--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/AFG3000_FPGA_0504.ise
-intstyle ise -v 20 -s 4 -xml AFG3000_FPGA AFG3000_FPGA.ncd -o AFG3000_FPGA.twr
AFG3000_FPGA.pcf -ucf AFG3000_FPGA.ucf

Design file:              AFG3000_FPGA.ncd
Physical constraint file: AFG3000_FPGA.pcf
Device,package,speed:     xc3s1400a,fg484,-4 (PRODUCTION 1.41 2008-07-25)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET 
"ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY =       
  0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.202ns ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.600ns timing constraint by 0.202ns
From                              To                                Delay(ns)
SLICE_X35Y129.X                   SLICE_X34Y126.G2                      0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap<15>" MAXDELAY =      
   0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.202ns ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.600ns timing constraint by 0.202ns
From                              To                                Delay(ns)
SLICE_X35Y127.X                   SLICE_X34Y124.G2                      0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap<23>" MAXDELAY =      
   0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.202ns ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.600ns timing constraint by 0.202ns
From                              To                                Delay(ns)
SLICE_X35Y125.X                   SLICE_X34Y122.G2                      0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.972ns.
--------------------------------------------------------------------------------
Slack:                  2.035ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
Report:    0.972ns delay meets   3.007ns timing constraint by 2.035ns
From                              To                                Delay(ns)
SLICE_X3Y57.X                     SLICE_X0Y51.SR                        0.751  
SLICE_X3Y57.X                     SLICE_X2Y53.SR                        0.484  
SLICE_X3Y57.X                     SLICE_X0Y53.SR                        0.972  
SLICE_X3Y57.X                     SLICE_X2Y55.SR                        0.478  
SLICE_X3Y57.X                     SLICE_X0Y61.SR                        0.915  
SLICE_X3Y57.X                     SLICE_X2Y61.SR                        0.913  
SLICE_X3Y57.X                     SLICE_X0Y63.SR                        0.736  
SLICE_X3Y57.X                     SLICE_X2Y63.SR                        0.474  
SLICE_X3Y57.X                     SLICE_X3Y54.CE                        0.774  
SLICE_X3Y57.X                     SLICE_X3Y55.CE                        0.774  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.536ns.
--------------------------------------------------------------------------------
Slack:                  2.975ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.536ns delay meets   4.511ns timing constraint by 2.975ns
From                              To                                Delay(ns)
SLICE_X3Y54.YQ                    SLICE_X0Y51.G1                        0.874  
SLICE_X3Y54.YQ                    SLICE_X2Y53.G1                        0.605  
SLICE_X3Y54.YQ                    SLICE_X0Y53.G1                        0.605  
SLICE_X3Y54.YQ                    SLICE_X2Y55.G1                        0.869  
SLICE_X3Y54.YQ                    SLICE_X0Y61.G1                        1.254  
SLICE_X3Y54.YQ                    SLICE_X2Y61.G1                        1.536  
SLICE_X3Y54.YQ                    SLICE_X0Y63.G1                        1.528  
SLICE_X3Y54.YQ                    SLICE_X2Y63.G1                        1.267  
SLICE_X3Y54.YQ                    SLICE_X3Y54.F4                        0.748  
SLICE_X3Y54.YQ                    SLICE_X3Y55.F4                        0.748  
SLICE_X3Y54.YQ                    SLICE_X3Y55.G4                        0.750  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.640ns.
--------------------------------------------------------------------------------
Slack:                  2.871ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.640ns delay meets   4.511ns timing constraint by 2.871ns
From                              To                                Delay(ns)
SLICE_X3Y54.XQ                    SLICE_X0Y51.G2                        1.013  
SLICE_X3Y54.XQ                    SLICE_X2Y53.G2                        0.469  
SLICE_X3Y54.XQ                    SLICE_X0Y53.G2                        1.282  
SLICE_X3Y54.XQ                    SLICE_X2Y55.G2                        0.766  
SLICE_X3Y54.XQ                    SLICE_X0Y61.G2                        1.103  
SLICE_X3Y54.XQ                    SLICE_X2Y61.G2                        1.096  
SLICE_X3Y54.XQ                    SLICE_X0Y63.G2                        1.640  
SLICE_X3Y54.XQ                    SLICE_X2Y63.G2                        1.106  
SLICE_X3Y54.XQ                    SLICE_X3Y54.F3                        0.688  
SLICE_X3Y54.XQ                    SLICE_X3Y54.G4                        0.388  
SLICE_X3Y54.XQ                    SLICE_X3Y55.F3                        0.688  
SLICE_X3Y54.XQ                    SLICE_X3Y55.G3                        0.720  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.368ns.
--------------------------------------------------------------------------------
Slack:                  3.143ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.368ns delay meets   4.511ns timing constraint by 3.143ns
From                              To                                Delay(ns)
SLICE_X3Y55.YQ                    SLICE_X0Y51.G3                        1.078  
SLICE_X3Y55.YQ                    SLICE_X2Y53.G3                        0.538  
SLICE_X3Y55.YQ                    SLICE_X0Y53.G3                        0.534  
SLICE_X3Y55.YQ                    SLICE_X2Y55.G3                        0.741  
SLICE_X3Y55.YQ                    SLICE_X0Y61.G3                        0.827  
SLICE_X3Y55.YQ                    SLICE_X2Y61.G3                        1.368  
SLICE_X3Y55.YQ                    SLICE_X0Y63.G3                        1.096  
SLICE_X3Y55.YQ                    SLICE_X2Y63.G3                        1.368  
SLICE_X3Y55.YQ                    SLICE_X3Y54.F2                        0.820  
SLICE_X3Y55.YQ                    SLICE_X3Y54.G2                        0.802  
SLICE_X3Y55.YQ                    SLICE_X3Y55.F2                        0.820  
SLICE_X3Y55.YQ                    SLICE_X3Y55.G2                        0.802  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.736ns.
--------------------------------------------------------------------------------
Slack:                  2.775ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.736ns delay meets   4.511ns timing constraint by 2.775ns
From                              To                                Delay(ns)
SLICE_X3Y55.XQ                    SLICE_X0Y51.G4                        1.467  
SLICE_X3Y55.XQ                    SLICE_X2Y53.G4                        0.540  
SLICE_X3Y55.XQ                    SLICE_X0Y53.G4                        1.736  
SLICE_X3Y55.XQ                    SLICE_X2Y55.G4                        0.717  
SLICE_X3Y55.XQ                    SLICE_X0Y61.G4                        1.174  
SLICE_X3Y55.XQ                    SLICE_X2Y61.G4                        1.169  
SLICE_X3Y55.XQ                    SLICE_X0Y63.G4                        1.718  
SLICE_X3Y55.XQ                    SLICE_X2Y63.G4                        1.446  
SLICE_X3Y55.XQ                    SLICE_X3Y54.F1                        0.784  
SLICE_X3Y55.XQ                    SLICE_X3Y54.G3                        0.499  
SLICE_X3Y55.XQ                    SLICE_X3Y55.F1                        0.784  
SLICE_X3Y55.XQ                    SLICE_X3Y55.G1                        0.797  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.276ns.
--------------------------------------------------------------------------------
Slack:                  1.731ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
Report:    1.276ns delay meets   3.007ns timing constraint by 1.731ns
From                              To                                Delay(ns)
SLICE_X1Y57.X                     SLICE_X0Y50.SR                        0.530  
SLICE_X1Y57.X                     SLICE_X2Y52.SR                        0.996  
SLICE_X1Y57.X                     SLICE_X0Y52.SR                        0.992  
SLICE_X1Y57.X                     SLICE_X2Y54.SR                        0.684  
SLICE_X1Y57.X                     SLICE_X0Y60.SR                        0.524  
SLICE_X1Y57.X                     SLICE_X2Y60.SR                        0.916  
SLICE_X1Y57.X                     SLICE_X0Y62.SR                        0.529  
SLICE_X1Y57.X                     SLICE_X2Y62.SR                        0.791  
SLICE_X1Y57.X                     SLICE_X1Y54.CE                        1.276  
SLICE_X1Y57.X                     SLICE_X1Y55.CE                        1.276  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.880ns.
--------------------------------------------------------------------------------
Slack:                  2.631ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<4>
Report:    1.880ns delay meets   4.511ns timing constraint by 2.631ns
From                              To                                Delay(ns)
SLICE_X1Y54.YQ                    SLICE_X0Y50.G1                        1.339  
SLICE_X1Y54.YQ                    SLICE_X2Y52.G1                        1.226  
SLICE_X1Y54.YQ                    SLICE_X0Y52.G1                        0.582  
SLICE_X1Y54.YQ                    SLICE_X2Y54.G1                        1.225  
SLICE_X1Y54.YQ                    SLICE_X0Y60.G1                        0.937  
SLICE_X1Y54.YQ                    SLICE_X2Y60.G1                        1.203  
SLICE_X1Y54.YQ                    SLICE_X0Y62.G1                        1.214  
SLICE_X1Y54.YQ                    SLICE_X2Y62.G1                        1.487  
SLICE_X1Y54.YQ                    SLICE_X1Y54.F1                        1.867  
SLICE_X1Y54.YQ                    SLICE_X1Y55.F1                        1.867  
SLICE_X1Y54.YQ                    SLICE_X1Y55.G1                        1.880  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.469ns.
--------------------------------------------------------------------------------
Slack:                  3.042ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>
Report:    1.469ns delay meets   4.511ns timing constraint by 3.042ns
From                              To                                Delay(ns)
SLICE_X1Y54.XQ                    SLICE_X0Y50.G2                        0.878  
SLICE_X1Y54.XQ                    SLICE_X2Y52.G2                        1.149  
SLICE_X1Y54.XQ                    SLICE_X0Y52.G2                        0.609  
SLICE_X1Y54.XQ                    SLICE_X2Y54.G2                        0.599  
SLICE_X1Y54.XQ                    SLICE_X0Y60.G2                        1.186  
SLICE_X1Y54.XQ                    SLICE_X2Y60.G2                        1.191  
SLICE_X1Y54.XQ                    SLICE_X0Y62.G2                        1.197  
SLICE_X1Y54.XQ                    SLICE_X2Y62.G2                        1.469  
SLICE_X1Y54.XQ                    SLICE_X1Y54.F3                        0.633  
SLICE_X1Y54.XQ                    SLICE_X1Y54.G3                        0.665  
SLICE_X1Y54.XQ                    SLICE_X1Y55.F3                        0.633  
SLICE_X1Y54.XQ                    SLICE_X1Y55.G3                        0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.430ns.
--------------------------------------------------------------------------------
Slack:                  3.081ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.430ns delay meets   4.511ns timing constraint by 3.081ns
From                              To                                Delay(ns)
SLICE_X1Y55.YQ                    SLICE_X0Y50.G3                        1.388  
SLICE_X1Y55.YQ                    SLICE_X2Y52.G3                        0.586  
SLICE_X1Y55.YQ                    SLICE_X0Y52.G3                        0.586  
SLICE_X1Y55.YQ                    SLICE_X2Y54.G3                        0.598  
SLICE_X1Y55.YQ                    SLICE_X0Y60.G3                        0.870  
SLICE_X1Y55.YQ                    SLICE_X2Y60.G3                        1.430  
SLICE_X1Y55.YQ                    SLICE_X0Y62.G3                        1.139  
SLICE_X1Y55.YQ                    SLICE_X2Y62.G3                        1.121  
SLICE_X1Y55.YQ                    SLICE_X1Y54.F2                        0.772  
SLICE_X1Y55.YQ                    SLICE_X1Y54.G2                        0.754  
SLICE_X1Y55.YQ                    SLICE_X1Y55.F2                        0.772  
SLICE_X1Y55.YQ                    SLICE_X1Y55.G2                        0.754  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.129ns.
--------------------------------------------------------------------------------
Slack:                  2.382ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
Report:    2.129ns delay meets   4.511ns timing constraint by 2.382ns
From                              To                                Delay(ns)
SLICE_X1Y55.XQ                    SLICE_X0Y50.G4                        0.783  
SLICE_X1Y55.XQ                    SLICE_X2Y52.G4                        0.773  
SLICE_X1Y55.XQ                    SLICE_X0Y52.G4                        0.783  
SLICE_X1Y55.XQ                    SLICE_X2Y54.G4                        0.505  
SLICE_X1Y55.XQ                    SLICE_X0Y60.G4                        1.602  
SLICE_X1Y55.XQ                    SLICE_X2Y60.G4                        1.608  
SLICE_X1Y55.XQ                    SLICE_X0Y62.G4                        2.126  
SLICE_X1Y55.XQ                    SLICE_X2Y62.G4                        2.129  
SLICE_X1Y55.XQ                    SLICE_X1Y54.F4                        0.505  
SLICE_X1Y55.XQ                    SLICE_X1Y54.G4                        0.507  
SLICE_X1Y55.XQ                    SLICE_X1Y55.F4                        0.505  
SLICE_X1Y55.XQ                    SLICE_X1Y55.G4                        0.507  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.303ns.
--------------------------------------------------------------------------------
Slack:                  1.704ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.303ns delay meets   3.007ns timing constraint by 1.704ns
From                              To                                Delay(ns)
SLICE_X3Y37.X                     SLICE_X0Y35.SR                        0.700  
SLICE_X3Y37.X                     SLICE_X2Y35.SR                        0.928  
SLICE_X3Y37.X                     SLICE_X0Y37.SR                        0.385  
SLICE_X3Y37.X                     SLICE_X2Y37.SR                        0.433  
SLICE_X3Y37.X                     SLICE_X0Y43.SR                        0.778  
SLICE_X3Y37.X                     SLICE_X2Y43.SR                        0.511  
SLICE_X3Y37.X                     SLICE_X0Y45.SR                        1.303  
SLICE_X3Y37.X                     SLICE_X2Y45.SR                        0.514  
SLICE_X3Y37.X                     SLICE_X3Y34.CE                        0.770  
SLICE_X3Y37.X                     SLICE_X3Y35.CE                        0.770  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.275ns.
--------------------------------------------------------------------------------
Slack:                  2.236ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<0>
Report:    2.275ns delay meets   4.511ns timing constraint by 2.236ns
From                              To                                Delay(ns)
SLICE_X3Y34.YQ                    SLICE_X0Y35.G1                        0.917  
SLICE_X3Y34.YQ                    SLICE_X2Y35.G1                        0.934  
SLICE_X3Y34.YQ                    SLICE_X0Y37.G1                        0.917  
SLICE_X3Y34.YQ                    SLICE_X2Y37.G1                        0.563  
SLICE_X3Y34.YQ                    SLICE_X0Y43.G1                        1.190  
SLICE_X3Y34.YQ                    SLICE_X2Y43.G1                        1.181  
SLICE_X3Y34.YQ                    SLICE_X0Y45.G1                        1.459  
SLICE_X3Y34.YQ                    SLICE_X2Y45.G1                        1.450  
SLICE_X3Y34.YQ                    SLICE_X16Y31.BY                       2.275  
SLICE_X3Y34.YQ                    SLICE_X3Y34.F1                        0.737  
SLICE_X3Y34.YQ                    SLICE_X3Y35.F1                        0.737  
SLICE_X3Y34.YQ                    SLICE_X3Y35.G1                        0.750  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.039ns.
--------------------------------------------------------------------------------
Slack:                  2.472ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<1>
Report:    2.039ns delay meets   4.511ns timing constraint by 2.472ns
From                              To                                Delay(ns)
SLICE_X3Y34.XQ                    SLICE_X0Y35.G2                        0.844  
SLICE_X3Y34.XQ                    SLICE_X2Y35.G2                        0.836  
SLICE_X3Y34.XQ                    SLICE_X0Y37.G2                        0.581  
SLICE_X3Y34.XQ                    SLICE_X2Y37.G2                        0.572  
SLICE_X3Y34.XQ                    SLICE_X0Y43.G2                        1.131  
SLICE_X3Y34.XQ                    SLICE_X2Y43.G2                        1.408  
SLICE_X3Y34.XQ                    SLICE_X0Y45.G2                        1.131  
SLICE_X3Y34.XQ                    SLICE_X2Y45.G2                        1.677  
SLICE_X3Y34.XQ                    SLICE_X16Y31.BX                       2.039  
SLICE_X3Y34.XQ                    SLICE_X3Y34.F3                        0.758  
SLICE_X3Y34.XQ                    SLICE_X3Y34.G3                        0.790  
SLICE_X3Y34.XQ                    SLICE_X3Y35.F3                        0.758  
SLICE_X3Y34.XQ                    SLICE_X3Y35.G3                        0.790  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.872ns.
--------------------------------------------------------------------------------
Slack:                  2.639ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<2>
Report:    1.872ns delay meets   4.511ns timing constraint by 2.639ns
From                              To                                Delay(ns)
SLICE_X3Y35.YQ                    SLICE_X0Y35.G3                        1.045  
SLICE_X3Y35.YQ                    SLICE_X2Y35.G3                        1.318  
SLICE_X3Y35.YQ                    SLICE_X0Y37.G3                        1.046  
SLICE_X3Y35.YQ                    SLICE_X2Y37.G3                        0.439  
SLICE_X3Y35.YQ                    SLICE_X0Y43.G3                        1.297  
SLICE_X3Y35.YQ                    SLICE_X2Y43.G3                        1.292  
SLICE_X3Y35.YQ                    SLICE_X0Y45.G3                        1.867  
SLICE_X3Y35.YQ                    SLICE_X2Y45.G3                        1.872  
SLICE_X3Y35.YQ                    SLICE_X16Y33.BY                       1.309  
SLICE_X3Y35.YQ                    SLICE_X3Y34.F4                        0.636  
SLICE_X3Y35.YQ                    SLICE_X3Y34.G4                        0.638  
SLICE_X3Y35.YQ                    SLICE_X3Y35.F4                        0.636  
SLICE_X3Y35.YQ                    SLICE_X3Y35.G4                        0.638  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.736ns.
--------------------------------------------------------------------------------
Slack:                  2.775ns ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<3>
Report:    1.736ns delay meets   4.511ns timing constraint by 2.775ns
From                              To                                Delay(ns)
SLICE_X3Y35.XQ                    SLICE_X0Y35.G4                        0.496  
SLICE_X3Y35.XQ                    SLICE_X2Y35.G4                        0.750  
SLICE_X3Y35.XQ                    SLICE_X0Y37.G4                        0.573  
SLICE_X3Y35.XQ                    SLICE_X2Y37.G4                        0.573  
SLICE_X3Y35.XQ                    SLICE_X0Y43.G4                        1.124  
SLICE_X3Y35.XQ                    SLICE_X2Y43.G4                        1.400  
SLICE_X3Y35.XQ                    SLICE_X0Y45.G4                        1.124  
SLICE_X3Y35.XQ                    SLICE_X2Y45.G4                        1.669  
SLICE_X3Y35.XQ                    SLICE_X16Y33.BX                       1.736  
SLICE_X3Y35.XQ                    SLICE_X3Y34.F2                        1.637  
SLICE_X3Y35.XQ                    SLICE_X3Y34.G2                        1.619  
SLICE_X3Y35.XQ                    SLICE_X3Y35.F2                        1.637  
SLICE_X3Y35.XQ                    SLICE_X3Y35.G2                        1.619  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.291ns.
--------------------------------------------------------------------------------
Slack:                  1.716ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<0>
Report:    1.291ns delay meets   3.007ns timing constraint by 1.716ns
From                              To                                Delay(ns)
SLICE_X1Y37.X                     SLICE_X0Y34.SR                        0.972  
SLICE_X1Y37.X                     SLICE_X2Y34.SR                        1.291  
SLICE_X1Y37.X                     SLICE_X0Y36.SR                        0.412  
SLICE_X1Y37.X                     SLICE_X2Y36.SR                        0.416  
SLICE_X1Y37.X                     SLICE_X0Y42.SR                        0.545  
SLICE_X1Y37.X                     SLICE_X2Y42.SR                        0.807  
SLICE_X1Y37.X                     SLICE_X0Y44.SR                        0.549  
SLICE_X1Y37.X                     SLICE_X2Y44.SR                        0.818  
SLICE_X1Y37.X                     SLICE_X1Y34.CE                        0.705  
SLICE_X1Y37.X                     SLICE_X1Y35.CE                        0.705  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.434ns.
--------------------------------------------------------------------------------
Slack:                  2.077ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<0>
Report:    2.434ns delay meets   4.511ns timing constraint by 2.077ns
From                              To                                Delay(ns)
SLICE_X1Y34.YQ                    SLICE_X0Y34.G1                        1.169  
SLICE_X1Y34.YQ                    SLICE_X2Y34.G1                        0.762  
SLICE_X1Y34.YQ                    SLICE_X0Y36.G1                        0.566  
SLICE_X1Y34.YQ                    SLICE_X2Y36.G1                        0.852  
SLICE_X1Y34.YQ                    SLICE_X0Y42.G1                        1.130  
SLICE_X1Y34.YQ                    SLICE_X2Y42.G1                        1.407  
SLICE_X1Y34.YQ                    SLICE_X0Y44.G1                        1.130  
SLICE_X1Y34.YQ                    SLICE_X2Y44.G1                        1.676  
SLICE_X1Y34.YQ                    SLICE_X20Y31.BY                       2.434  
SLICE_X1Y34.YQ                    SLICE_X1Y34.F4                        0.641  
SLICE_X1Y34.YQ                    SLICE_X1Y35.F4                        0.641  
SLICE_X1Y34.YQ                    SLICE_X1Y35.G4                        0.643  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.089ns.
--------------------------------------------------------------------------------
Slack:                  2.422ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<1>
Report:    2.089ns delay meets   4.511ns timing constraint by 2.422ns
From                              To                                Delay(ns)
SLICE_X1Y34.XQ                    SLICE_X0Y34.G2                        0.756  
SLICE_X1Y34.XQ                    SLICE_X2Y34.G2                        0.492  
SLICE_X1Y34.XQ                    SLICE_X0Y36.G2                        0.718  
SLICE_X1Y34.XQ                    SLICE_X2Y36.G2                        1.257  
SLICE_X1Y34.XQ                    SLICE_X0Y42.G2                        0.991  
SLICE_X1Y34.XQ                    SLICE_X2Y42.G2                        1.257  
SLICE_X1Y34.XQ                    SLICE_X0Y44.G2                        1.269  
SLICE_X1Y34.XQ                    SLICE_X2Y44.G2                        1.541  
SLICE_X1Y34.XQ                    SLICE_X20Y31.BX                       2.089  
SLICE_X1Y34.XQ                    SLICE_X1Y34.F3                        0.678  
SLICE_X1Y34.XQ                    SLICE_X1Y34.G3                        0.710  
SLICE_X1Y34.XQ                    SLICE_X1Y35.F3                        0.678  
SLICE_X1Y34.XQ                    SLICE_X1Y35.G3                        0.710  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.459ns.
--------------------------------------------------------------------------------
Slack:                  2.052ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<2>
Report:    2.459ns delay meets   4.511ns timing constraint by 2.052ns
From                              To                                Delay(ns)
SLICE_X1Y35.YQ                    SLICE_X0Y34.G3                        0.624  
SLICE_X1Y35.YQ                    SLICE_X2Y34.G3                        1.198  
SLICE_X1Y35.YQ                    SLICE_X0Y36.G3                        1.471  
SLICE_X1Y35.YQ                    SLICE_X2Y36.G3                        1.466  
SLICE_X1Y35.YQ                    SLICE_X0Y42.G3                        1.444  
SLICE_X1Y35.YQ                    SLICE_X2Y42.G3                        2.054  
SLICE_X1Y35.YQ                    SLICE_X0Y44.G3                        1.528  
SLICE_X1Y35.YQ                    SLICE_X2Y44.G3                        1.785  
SLICE_X1Y35.YQ                    SLICE_X14Y35.BY                       2.459  
SLICE_X1Y35.YQ                    SLICE_X1Y34.F2                        0.703  
SLICE_X1Y35.YQ                    SLICE_X1Y34.G2                        0.685  
SLICE_X1Y35.YQ                    SLICE_X1Y35.F2                        0.703  
SLICE_X1Y35.YQ                    SLICE_X1Y35.G2                        0.685  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 4.511 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.787ns.
--------------------------------------------------------------------------------
Slack:                  2.724ns ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<3>
Report:    1.787ns delay meets   4.511ns timing constraint by 2.724ns
From                              To                                Delay(ns)
SLICE_X1Y35.XQ                    SLICE_X0Y34.G4                        0.771  
SLICE_X1Y35.XQ                    SLICE_X2Y34.G4                        1.330  
SLICE_X1Y35.XQ                    SLICE_X0Y36.G4                        0.511  
SLICE_X1Y35.XQ                    SLICE_X2Y36.G4                        1.330  
SLICE_X1Y35.XQ                    SLICE_X0Y42.G4                        1.342  
SLICE_X1Y35.XQ                    SLICE_X2Y42.G4                        1.612  
SLICE_X1Y35.XQ                    SLICE_X0Y44.G4                        1.342  
SLICE_X1Y35.XQ                    SLICE_X2Y44.G4                        1.387  
SLICE_X1Y35.XQ                    SLICE_X14Y35.BX                       1.787  
SLICE_X1Y35.XQ                    SLICE_X1Y34.F1                        0.838  
SLICE_X1Y35.XQ                    SLICE_X1Y34.G1                        0.851  
SLICE_X1Y35.XQ                    SLICE_X1Y35.F1                        0.838  
SLICE_X1Y35.XQ                    SLICE_X1Y35.G1                        0.851  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/dqs_div_rst" MAXDELAY = 0.86 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.770ns.
--------------------------------------------------------------------------------
Slack:                  0.090ns ARB_MODE/MIG_20/top_00/dqs_div_rst
Report:    0.770ns delay meets   0.860ns timing constraint by 0.090ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y89.G2                        0.426  
H4.I                              SLICE_X0Y90.F4                        0.675  
H4.I                              SLICE_X0Y91.F1                        0.770  
H4.I                              SLICE_X0Y91.G3                        0.370  
H4.I                              SLICE_X1Y90.F2                        0.449  
H4.I                              SLICE_X1Y90.G2                        0.431  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div"         
MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.028ns.
--------------------------------------------------------------------------------
Slack:                  0.979ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    2.028ns delay meets   3.007ns timing constraint by 0.979ns
From                              To                                Delay(ns)
SLICE_X0Y91.X                     SLICE_X1Y37.BY                        1.821  
SLICE_X0Y91.X                     SLICE_X1Y37.F2                        1.804  
SLICE_X0Y91.X                     SLICE_X1Y57.BY                        1.500  
SLICE_X0Y91.X                     SLICE_X1Y57.F2                        1.483  
SLICE_X0Y91.X                     SLICE_X3Y37.G3                        2.028  
SLICE_X0Y91.X                     SLICE_X3Y57.G3                        1.995  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y97.Y                     SLICE_X0Y97.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/dqs_int_delay_in<1>" MAXDELAY = 
0.86 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.644ns.
--------------------------------------------------------------------------------
Slack:                  0.216ns ARB_MODE/MIG_20/top_00/dqs_int_delay_in<1>
Report:    0.644ns delay meets   0.860ns timing constraint by 0.216ns
From                              To                                Delay(ns)
K6.I                              SLICE_X1Y99.G3                        0.470  
K6.I                              SLICE_X1Y97.G4                        0.441  
K6.I                              SLICE_X1Y98.G2                        0.461  
K6.I                              SLICE_X1Y96.G2                        0.644  
K6.I                              SLICE_X0Y96.F3                        0.582  
K6.I                              SLICE_X0Y96.G3                        0.583  
K6.I                              SLICE_X0Y97.F3                        0.582  
K6.I                              SLICE_X0Y97.G3                        0.583  
K6.I                              SLICE_X0Y98.F3                        0.399  
K6.I                              SLICE_X0Y98.G3                        0.400  
K6.I                              SLICE_X0Y99.F3                        0.399  
K6.I                              SLICE_X0Y99.G3                        0.400  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.200ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X1Y96.Y                     SLICE_X0Y97.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.095ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.200ns timing constraint by 0.095ns
From                              To                                Delay(ns)
SLICE_X0Y97.Y                     SLICE_X1Y97.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.200ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X0Y96.X                     SLICE_X0Y96.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.014ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.200ns timing constraint by 0.014ns
From                              To                                Delay(ns)
SLICE_X0Y96.Y                     SLICE_X1Y96.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y99.Y                     SLICE_X0Y99.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.200ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X1Y98.Y                     SLICE_X0Y99.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.095ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.200ns timing constraint by 0.095ns
From                              To                                Delay(ns)
SLICE_X0Y99.Y                     SLICE_X1Y99.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.200ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X0Y98.X                     SLICE_X0Y98.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.014ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.200ns timing constraint by 0.014ns
From                              To                                Delay(ns)
SLICE_X0Y98.Y                     SLICE_X1Y98.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y77.Y                     SLICE_X0Y77.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>" MAXDELAY = 
0.86 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.815ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
Report:    0.815ns delay meets   0.860ns timing constraint by 0.045ns
From                              To                                Delay(ns)
K3.I                              SLICE_X1Y78.G2                        0.445  
K3.I                              SLICE_X1Y76.G2                        0.644  
K3.I                              SLICE_X1Y79.G1                        0.815  
K3.I                              SLICE_X1Y77.G4                        0.489  
K3.I                              SLICE_X0Y76.F3                        0.582  
K3.I                              SLICE_X0Y76.G3                        0.583  
K3.I                              SLICE_X0Y77.F3                        0.582  
K3.I                              SLICE_X0Y77.G3                        0.583  
K3.I                              SLICE_X0Y78.F3                        0.383  
K3.I                              SLICE_X0Y78.G2                        0.564  
K3.I                              SLICE_X0Y79.F2                        0.517  
K3.I                              SLICE_X0Y79.G1                        0.794  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.200ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X1Y76.Y                     SLICE_X0Y77.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.095ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.200ns timing constraint by 0.095ns
From                              To                                Delay(ns)
SLICE_X0Y77.Y                     SLICE_X1Y77.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.200ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X0Y76.X                     SLICE_X0Y76.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.014ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.200ns timing constraint by 0.014ns
From                              To                                Delay(ns)
SLICE_X0Y76.Y                     SLICE_X1Y76.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y79.Y                     SLICE_X0Y79.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.200ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X1Y78.Y                     SLICE_X0Y79.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.095ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.200ns timing constraint by 0.095ns
From                              To                                Delay(ns)
SLICE_X0Y79.Y                     SLICE_X1Y79.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.200ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X0Y78.X                     SLICE_X0Y78.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.014ns ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.200ns timing constraint by 0.014ns
From                              To                                Delay(ns)
SLICE_X0Y78.Y                     SLICE_X1Y78.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clock = PERIOD TIMEGRP "Clock" 54 MHz HIGH 50%;

 105 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.197ns.
--------------------------------------------------------------------------------
Slack:                  14.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_1 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      4.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.004 - 0.009)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_1 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y132.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/CLK_DIV_1
    SLICE_X18Y132.F1     net (fanout=2)        0.804   KEYPAD_MODULE/CLK_DIV<1>
    SLICE_X18Y132.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000012
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.F1     net (fanout=1)        0.439   KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (2.275ns logic, 1.917ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  14.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_3 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      4.089ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.004 - 0.009)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_3 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y133.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/CLK_DIV_3
    SLICE_X18Y132.F2     net (fanout=2)        0.701   KEYPAD_MODULE/CLK_DIV<3>
    SLICE_X18Y132.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000012
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.F1     net (fanout=1)        0.439   KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (2.275ns logic, 1.814ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack:                  14.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_12 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.207 - 0.244)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_12 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y138.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<12>
                                                       KEYPAD_MODULE/CLK_DIV_12
    SLICE_X18Y132.F4     net (fanout=2)        0.616   KEYPAD_MODULE/CLK_DIV<12>
    SLICE_X18Y132.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000012
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.F1     net (fanout=1)        0.439   KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (2.286ns logic, 1.729ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  14.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_0 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      4.020ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.004 - 0.009)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_0 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y132.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/CLK_DIV_0
    SLICE_X18Y136.F4     net (fanout=2)        0.647   KEYPAD_MODULE/CLK_DIV<0>
    SLICE_X18Y136.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000049
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000049
    SLICE_X18Y135.F2     net (fanout=1)        0.413   KEYPAD_MODULE/CLK_0_cmp_eq000049
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (2.286ns logic, 1.734ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  14.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_8 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.207 - 0.242)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_8 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y136.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/CLK_DIV_8
    SLICE_X18Y137.F1     net (fanout=2)        0.501   KEYPAD_MODULE/CLK_DIV<8>
    SLICE_X18Y137.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000054_2
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000054_2
    SLICE_X18Y135.F4     net (fanout=1)        0.399   KEYPAD_MODULE/CLK_0_cmp_eq000054_2
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (2.286ns logic, 1.574ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  14.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_10 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.828ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.207 - 0.242)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_10 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/CLK_DIV_10
    SLICE_X18Y137.F4     net (fanout=2)        0.469   KEYPAD_MODULE/CLK_DIV<10>
    SLICE_X18Y137.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000054_2
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000054_2
    SLICE_X18Y135.F4     net (fanout=1)        0.399   KEYPAD_MODULE/CLK_0_cmp_eq000054_2
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (2.286ns logic, 1.542ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  14.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_11 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.207 - 0.242)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_11 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/CLK_DIV_11
    SLICE_X18Y136.F2     net (fanout=2)        0.442   KEYPAD_MODULE/CLK_DIV<11>
    SLICE_X18Y136.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000049
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000049
    SLICE_X18Y135.F2     net (fanout=1)        0.413   KEYPAD_MODULE/CLK_0_cmp_eq000049
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (2.275ns logic, 1.529ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack:                  14.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_2 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.004 - 0.009)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_2 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y133.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/CLK_DIV_2
    SLICE_X18Y132.F3     net (fanout=2)        0.411   KEYPAD_MODULE/CLK_DIV<2>
    SLICE_X18Y132.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000012
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.F1     net (fanout=1)        0.439   KEYPAD_MODULE/CLK_0_cmp_eq000012
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (2.286ns logic, 1.524ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  14.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_9 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.759ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.207 - 0.242)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_9 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y136.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/CLK_DIV_9
    SLICE_X18Y137.F3     net (fanout=2)        0.411   KEYPAD_MODULE/CLK_DIV<9>
    SLICE_X18Y137.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_cmp_eq000054_2
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000054_2
    SLICE_X18Y135.F4     net (fanout=1)        0.399   KEYPAD_MODULE/CLK_0_cmp_eq000054_2
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (2.275ns logic, 1.484ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  14.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_5 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_11 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.205 - 0.244)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_5 to KEYPAD_MODULE/CLK_DIV_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV_5
    SLICE_X19Y134.G1     net (fanout=2)        0.720   KEYPAD_MODULE/CLK_DIV<5>
    SLICE_X19Y134.COUT   Topcyg                1.178   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV<5>_rt
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CLK    Tcinck                0.943   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<11>
                                                       KEYPAD_MODULE/CLK_DIV_11
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (2.961ns logic, 0.720ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack:                  14.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_1 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_11 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.655ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.205 - 0.248)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_1 to KEYPAD_MODULE/CLK_DIV_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y132.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/CLK_DIV_1
    SLICE_X19Y132.G3     net (fanout=2)        0.434   KEYPAD_MODULE/CLK_DIV<1>
    SLICE_X19Y132.COUT   Topcyg                1.178   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/CLK_DIV<1>_rt
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<1>
    SLICE_X19Y133.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<1>
    SLICE_X19Y133.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<2>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CLK    Tcinck                0.943   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<11>
                                                       KEYPAD_MODULE/CLK_DIV_11
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (3.221ns logic, 0.434ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------
Slack:                  14.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_4 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_4 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV_4
    SLICE_X18Y135.G3     net (fanout=2)        0.671   KEYPAD_MODULE/CLK_DIV<4>
    SLICE_X18Y135.Y      Tilo                  0.707   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000025
    SLICE_X18Y135.F3     net (fanout=1)        0.043   KEYPAD_MODULE/CLK_0_cmp_eq000025
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (2.301ns logic, 1.388ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  14.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_0 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_11 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.632ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.205 - 0.248)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_0 to KEYPAD_MODULE/CLK_DIV_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y132.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/CLK_DIV_0
    SLICE_X19Y132.F4     net (fanout=2)        0.383   KEYPAD_MODULE/CLK_DIV<0>
    SLICE_X19Y132.COUT   Topcyf                1.195   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_lut<0>_INV_0
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<0>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<1>
    SLICE_X19Y133.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<1>
    SLICE_X19Y133.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<2>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CLK    Tcinck                0.943   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<11>
                                                       KEYPAD_MODULE/CLK_DIV_11
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (3.249ns logic, 0.383ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack:                  14.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_7 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.662ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_7 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y135.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/CLK_DIV_7
    SLICE_X18Y135.G2     net (fanout=2)        0.655   KEYPAD_MODULE/CLK_DIV<7>
    SLICE_X18Y135.Y      Tilo                  0.707   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000025
    SLICE_X18Y135.F3     net (fanout=1)        0.043   KEYPAD_MODULE/CLK_0_cmp_eq000025
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (2.290ns logic, 1.372ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack:                  14.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_3 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_11 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.205 - 0.248)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_3 to KEYPAD_MODULE/CLK_DIV_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y133.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/CLK_DIV_3
    SLICE_X19Y133.G1     net (fanout=2)        0.523   KEYPAD_MODULE/CLK_DIV<3>
    SLICE_X19Y133.COUT   Topcyg                1.178   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/CLK_DIV<3>_rt
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CLK    Tcinck                0.943   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<11>
                                                       KEYPAD_MODULE/CLK_DIV_11
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (3.091ns logic, 0.523ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack:                  14.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_2 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_11 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.610ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.205 - 0.248)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_2 to KEYPAD_MODULE/CLK_DIV_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y133.XQ     Tcko                  0.591   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/CLK_DIV_2
    SLICE_X19Y133.F2     net (fanout=2)        0.491   KEYPAD_MODULE/CLK_DIV<2>
    SLICE_X19Y133.COUT   Topcyf                1.195   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/CLK_DIV<2>_rt
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<2>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CLK    Tcinck                0.943   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<11>
                                                       KEYPAD_MODULE/CLK_DIV_11
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (3.119ns logic, 0.491ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack:                  14.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_5 (FF)
  Destination:          KEYPAD_MODULE/CLK_0 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_5 to KEYPAD_MODULE/CLK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV_5
    SLICE_X18Y135.G4     net (fanout=2)        0.640   KEYPAD_MODULE/CLK_DIV<5>
    SLICE_X18Y135.Y      Tilo                  0.707   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000025
    SLICE_X18Y135.F3     net (fanout=1)        0.043   KEYPAD_MODULE/CLK_0_cmp_eq000025
    SLICE_X18Y135.X      Tilo                  0.692   KEYPAD_MODULE/CLK_0_not0002_inv
                                                       KEYPAD_MODULE/CLK_0_cmp_eq000058
    SLICE_X18Y134.CE     net (fanout=1)        0.674   KEYPAD_MODULE/CLK_0_not0002_inv
    SLICE_X18Y134.CLK    Tceck                 0.311   KEYPAD_MODULE/CLK_0
                                                       KEYPAD_MODULE/CLK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (2.290ns logic, 1.357ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  14.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_5 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_9 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.205 - 0.244)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_5 to KEYPAD_MODULE/CLK_DIV_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV_5
    SLICE_X19Y134.G1     net (fanout=2)        0.720   KEYPAD_MODULE/CLK_DIV<5>
    SLICE_X19Y134.COUT   Topcyg                1.178   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV<5>_rt
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CLK    Tcinck                0.943   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<9>
                                                       KEYPAD_MODULE/CLK_DIV_9
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (2.831ns logic, 0.720ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack:                  14.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_5 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_12 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.207 - 0.244)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_5 to KEYPAD_MODULE/CLK_DIV_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV_5
    SLICE_X19Y134.G1     net (fanout=2)        0.720   KEYPAD_MODULE/CLK_DIV<5>
    SLICE_X19Y134.COUT   Topcyg                1.178   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/CLK_DIV<5>_rt
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<9>
    SLICE_X19Y137.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<10>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<11>
    SLICE_X19Y138.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<11>
    SLICE_X19Y138.CLK    Tcinck                0.683   KEYPAD_MODULE/CLK_DIV<12>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<12>
                                                       KEYPAD_MODULE/CLK_DIV_12
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (2.831ns logic, 0.720ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack:                  14.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEYPAD_MODULE/CLK_DIV_1 (FF)
  Destination:          KEYPAD_MODULE/CLK_DIV_9 (FF)
  Requirement:          18.518ns
  Data Path Delay:      3.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.205 - 0.248)
  Source Clock:         CLK_54MHz rising at 0.000ns
  Destination Clock:    CLK_54MHz rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: KEYPAD_MODULE/CLK_DIV_1 to KEYPAD_MODULE/CLK_DIV_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y132.YQ     Tcko                  0.580   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/CLK_DIV_1
    SLICE_X19Y132.G3     net (fanout=2)        0.434   KEYPAD_MODULE/CLK_DIV<1>
    SLICE_X19Y132.COUT   Topcyg                1.178   KEYPAD_MODULE/CLK_DIV<0>
                                                       KEYPAD_MODULE/CLK_DIV<1>_rt
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<1>
    SLICE_X19Y133.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<1>
    SLICE_X19Y133.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<2>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<2>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<3>
    SLICE_X19Y134.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<4>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<5>
    SLICE_X19Y135.COUT   Tbyp                  0.130   KEYPAD_MODULE/CLK_DIV<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<6>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CIN    net (fanout=1)        0.000   KEYPAD_MODULE/Mcount_CLK_DIV_cy<7>
    SLICE_X19Y136.CLK    Tcinck                0.943   KEYPAD_MODULE/CLK_DIV<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_cy<8>
                                                       KEYPAD_MODULE/Mcount_CLK_DIV_xor<9>
                                                       KEYPAD_MODULE/CLK_DIV_9
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (3.091ns logic, 0.434ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FM_Mode_XLXI_13_Q1 = PERIOD TIMEGRP "FM_Mode/XLXI_13/Q1" 
20 ns HIGH 50%;

 1129819 paths analyzed, 628 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  19.966ns.
--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.867ns (Levels of Logic = 20)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P8    Tmult                 4.447   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y8.F1       net (fanout=1)        1.449   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><8>
    SLICE_X75Y8.COUT     Topcyf                1.195   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.867ns (13.961ns logic, 5.906ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.864ns (Levels of Logic = 20)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P8    Tmult                 4.447   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y8.F1       net (fanout=1)        1.449   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><8>
    SLICE_X75Y8.COUT     Topcyf                1.195   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.864ns (13.961ns logic, 5.903ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.857ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P15   Tmult                 4.834   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y11.G1      net (fanout=1)        1.459   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><15>
    SLICE_X75Y11.COUT    Topcyg                1.178   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<15>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.857ns (13.941ns logic, 5.916ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.854ns (Levels of Logic = 17)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P15   Tmult                 4.834   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y11.G1      net (fanout=1)        1.459   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><15>
    SLICE_X75Y11.COUT    Topcyg                1.178   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<15>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.854ns (13.941ns logic, 5.913ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.737ns (Levels of Logic = 14)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P8    Tmult                 4.447   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y8.F1       net (fanout=1)        1.449   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><8>
    SLICE_X75Y8.COUT     Topcyf                1.195   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<26>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<26>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<27>
    SLICE_X75Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<27>
    SLICE_X75Y18.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<28>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<28>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<29>
    SLICE_X73Y26.F2      net (fanout=14)       1.687   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<29>
    SLICE_X73Y26.CLK     Tfck                  1.932   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.737ns (13.105ns logic, 6.632ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.737ns (Levels of Logic = 19)
  Clock Path Skew:      -0.095ns (0.466 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P8    Tmult                 4.447   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y8.F1       net (fanout=1)        1.449   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><8>
    SLICE_X75Y8.COUT     Topcyf                1.195   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CLK     Tcinck                0.943   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    -------------------------------------------------  ---------------------------
    Total                                     19.737ns (13.831ns logic, 5.906ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.734ns (Levels of Logic = 19)
  Clock Path Skew:      -0.095ns (0.466 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P8    Tmult                 4.447   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y8.F1       net (fanout=1)        1.449   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><8>
    SLICE_X75Y8.COUT     Topcyf                1.195   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CLK     Tcinck                0.943   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    -------------------------------------------------  ---------------------------
    Total                                     19.734ns (13.831ns logic, 5.903ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack:                  0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.727ns (Levels of Logic = 11)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P15   Tmult                 4.834   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y11.G1      net (fanout=1)        1.459   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><15>
    SLICE_X75Y11.COUT    Topcyg                1.178   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<15>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<26>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<26>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<27>
    SLICE_X75Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<27>
    SLICE_X75Y18.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<28>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<28>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<29>
    SLICE_X73Y26.F2      net (fanout=14)       1.687   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<29>
    SLICE_X73Y26.CLK     Tfck                  1.932   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.727ns (13.085ns logic, 6.642ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.727ns (Levels of Logic = 16)
  Clock Path Skew:      -0.095ns (0.466 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P15   Tmult                 4.834   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y11.G1      net (fanout=1)        1.459   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><15>
    SLICE_X75Y11.COUT    Topcyg                1.178   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<15>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CLK     Tcinck                0.943   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    -------------------------------------------------  ---------------------------
    Total                                     19.727ns (13.811ns logic, 5.916ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack:                  0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.724ns (Levels of Logic = 16)
  Clock Path Skew:      -0.095ns (0.466 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P15   Tmult                 4.834   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y11.G1      net (fanout=1)        1.459   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><15>
    SLICE_X75Y11.COUT    Topcyg                1.178   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<15>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CLK     Tcinck                0.943   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23
    -------------------------------------------------  ---------------------------
    Total                                     19.724ns (13.811ns logic, 5.913ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack:                  0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.707ns (Levels of Logic = 23)
  Clock Path Skew:      -0.103ns (0.462 - 0.565)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    SLICE_X66Y15.BX      net (fanout=1)        0.983   FM_Mode/XLXN_7<4>
    SLICE_X66Y15.XB      Tbxxb                 1.286   DAC7821_Data_4_OBUF
                                                       FM_Mode/XLXI_4/XLXI_9
    MULT18X18_X1Y0.B4    net (fanout=5)        1.515   FM_Mode/XLXN_8<4>
    MULT18X18_X1Y0.P19   Tmult                 4.873   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
    SLICE_X75Y5.F1       net (fanout=1)        1.277   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<0><0><19>
    SLICE_X75Y5.COUT     Topcyf                1.195   FM_Mode/XLXN_143<19>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<21>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.707ns (14.971ns logic, 4.736ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.704ns (Levels of Logic = 23)
  Clock Path Skew:      -0.103ns (0.462 - 0.565)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    SLICE_X66Y15.BX      net (fanout=1)        0.983   FM_Mode/XLXN_7<4>
    SLICE_X66Y15.XB      Tbxxb                 1.286   DAC7821_Data_4_OBUF
                                                       FM_Mode/XLXI_4/XLXI_9
    MULT18X18_X1Y0.B4    net (fanout=5)        1.515   FM_Mode/XLXN_8<4>
    MULT18X18_X1Y0.P19   Tmult                 4.873   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
    SLICE_X75Y5.F1       net (fanout=1)        1.277   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<0><0><19>
    SLICE_X75Y5.COUT     Topcyf                1.195   FM_Mode/XLXN_143<19>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<21>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.704ns (14.971ns logic, 4.733ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.706ns (Levels of Logic = 21)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P8    Tmult                 4.447   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y8.F1       net (fanout=1)        1.449   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><8>
    SLICE_X75Y8.COUT     Topcyf                1.195   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.X       Tcinx                 0.604   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<26>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<26>
    SLICE_X73Y18.G2      net (fanout=1)        0.947   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<26>
    SLICE_X73Y18.COUT    Topcyg                1.178   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<9>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.706ns (13.814ns logic, 5.892ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.696ns (Levels of Logic = 18)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P15   Tmult                 4.834   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y11.G1      net (fanout=1)        1.459   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><15>
    SLICE_X75Y11.COUT    Topcyg                1.178   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<15>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<25>
    SLICE_X75Y17.X       Tcinx                 0.604   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<26>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<26>
    SLICE_X73Y18.G2      net (fanout=1)        0.947   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<26>
    SLICE_X73Y18.COUT    Topcyg                1.178   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<9>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.696ns (13.794ns logic, 5.902ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.690ns (Levels of Logic = 19)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P11   Tmult                 4.654   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y9.G1       net (fanout=1)        1.212   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><11>
    SLICE_X75Y9.COUT     Topcyg                1.178   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<11>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.690ns (14.021ns logic, 5.669ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.687ns (Levels of Logic = 19)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X67Y6.BX       net (fanout=1)        1.360   FM_Mode/XLXN_7<1>
    SLICE_X67Y6.XB       Tbxxb                 1.092   DAC7821_Data_1_OBUF
                                                       FM_Mode/XLXI_4/XLXI_12
    MULT18X18_X1Y2.B1    net (fanout=5)        2.136   FM_Mode/XLXN_8<1>
    MULT18X18_X1Y2.P11   Tmult                 4.654   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio
    SLICE_X75Y9.G1       net (fanout=1)        1.212   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<1><0><11>
    SLICE_X75Y9.COUT     Topcyg                1.178   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<11>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.687ns (14.021ns logic, 5.666ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack:                  0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.672ns (Levels of Logic = 23)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB3     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X71Y12.BX      net (fanout=1)        1.309   FM_Mode/XLXN_7<3>
    SLICE_X71Y12.XB      Tbxxb                 1.092   DAC7821_Data_3_OBUF
                                                       FM_Mode/XLXI_4/XLXI_10
    MULT18X18_X1Y0.B3    net (fanout=5)        1.348   FM_Mode/XLXN_8<3>
    MULT18X18_X1Y0.P19   Tmult                 4.873   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
    SLICE_X75Y5.F1       net (fanout=1)        1.277   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<0><0><19>
    SLICE_X75Y5.COUT     Topcyf                1.195   FM_Mode/XLXN_143<19>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<21>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.672ns (14.777ns logic, 4.895ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack:                  0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.669ns (Levels of Logic = 23)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB3     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    SLICE_X71Y12.BX      net (fanout=1)        1.309   FM_Mode/XLXN_7<3>
    SLICE_X71Y12.XB      Tbxxb                 1.092   DAC7821_Data_3_OBUF
                                                       FM_Mode/XLXI_4/XLXI_10
    MULT18X18_X1Y0.B3    net (fanout=5)        1.348   FM_Mode/XLXN_8<3>
    MULT18X18_X1Y0.P19   Tmult                 4.873   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
    SLICE_X75Y5.F1       net (fanout=1)        1.277   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<0><0><19>
    SLICE_X75Y5.COUT     Topcyf                1.195   FM_Mode/XLXN_143<19>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<21>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.669ns (14.777ns logic, 4.892ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack:                  0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.660ns (Levels of Logic = 23)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOB2     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    SLICE_X69Y12.BX      net (fanout=1)        1.426   FM_Mode/XLXN_7<10>
    SLICE_X69Y12.XB      Tbxxb                 1.092   DAC7821_Data_10_OBUF
                                                       FM_Mode/XLXI_4/XLXI_2
    MULT18X18_X1Y0.B10   net (fanout=5)        1.219   FM_Mode/XLXN_8<10>
    MULT18X18_X1Y0.P19   Tmult                 4.873   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
    SLICE_X75Y5.F1       net (fanout=1)        1.277   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<0><0><19>
    SLICE_X75Y5.COUT     Topcyf                1.195   FM_Mode/XLXN_143<19>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<21>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<21>
    SLICE_X75Y15.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<23>
    SLICE_X75Y16.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<25>
    SLICE_X73Y18.F1      net (fanout=1)        0.961   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<25>
    SLICE_X73Y18.COUT    Topcyf                1.195   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.660ns (14.777ns logic, 4.883ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:          FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.657ns (Levels of Logic = 23)
  Clock Path Skew:      -0.099ns (0.462 - 0.561)
  Source Clock:         CLK_6MHz rising at 0.000ns
  Destination Clock:    CLK_6MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram to FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOB2     Trcko_DORB            2.405   FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
                                                       FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    SLICE_X69Y12.BX      net (fanout=1)        1.426   FM_Mode/XLXN_7<10>
    SLICE_X69Y12.XB      Tbxxb                 1.092   DAC7821_Data_10_OBUF
                                                       FM_Mode/XLXI_4/XLXI_2
    MULT18X18_X1Y0.B10   net (fanout=5)        1.219   FM_Mode/XLXN_8<10>
    MULT18X18_X1Y0.P19   Tmult                 4.873   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio
    SLICE_X75Y5.F1       net (fanout=1)        1.277   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi<0><0><19>
    SLICE_X75Y5.COUT     Topcyf                1.195   FM_Mode/XLXN_143<19>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<2>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<3>
    SLICE_X75Y6.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<21>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<5>
    SLICE_X75Y7.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<23>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<7>
    SLICE_X75Y8.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.CIN      net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<9>
    SLICE_X75Y9.COUT     Tbyp                  0.130   FM_Mode/XLXN_143<27>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<11>
    SLICE_X75Y10.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<29>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<13>
    SLICE_X75Y11.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<31>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<15>
    SLICE_X75Y12.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<33>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<17>
    SLICE_X75Y13.COUT    Tbyp                  0.130   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<19>
    SLICE_X75Y14.Y       Tciny                 0.864   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor<21>
    SLICE_X73Y16.F2      net (fanout=1)        0.958   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10<21>
    SLICE_X73Y16.COUT    Topcyf                1.195   FM_Mode/XLXN_143<38>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<4>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<5>
    SLICE_X73Y17.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<40>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<6>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<7>
    SLICE_X73Y18.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<42>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<8>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<9>
    SLICE_X73Y19.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<44>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<10>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<11>
    SLICE_X73Y20.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<46>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<12>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<13>
    SLICE_X73Y21.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<48>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<14>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<15>
    SLICE_X73Y22.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<50>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<16>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<17>
    SLICE_X73Y23.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<52>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<18>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<19>
    SLICE_X73Y24.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<54>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<20>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<21>
    SLICE_X73Y25.COUT    Tbyp                  0.130   FM_Mode/XLXN_143<56>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<22>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CIN     net (fanout=1)        0.000   FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<23>
    SLICE_X73Y26.CLK     Tcinck                0.943   FM_Mode/XLXN_143<58>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy<24>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor<25>
                                                       FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25
    -------------------------------------------------  ---------------------------
    Total                                     19.657ns (14.777ns logic, 4.880ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FM_Mode_XLXI_13_XLXN_6 = PERIOD TIMEGRP 
"FM_Mode/XLXI_13/XLXN_6" 5 ns HIGH         50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.732ns.
--------------------------------------------------------------------------------
Slack:                  3.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FM_Mode/XLXI_13/XLXI_3/Q (FF)
  Destination:          FM_Mode/XLXI_13/XLXI_3/Q (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         FM_Mode/XLXI_13/XLXN_6 rising at 0.000ns
  Destination Clock:    FM_Mode/XLXI_13/XLXN_6 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FM_Mode/XLXI_13/XLXI_3/Q to FM_Mode/XLXI_13/XLXI_3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y98.YQ      Tcko                  0.676   FM_Mode/XLXI_13/XLXN_12
                                                       FM_Mode/XLXI_13/XLXI_3/Q
    SLICE_X78Y98.BY      net (fanout=2)        0.670   FM_Mode/XLXI_13/XLXN_12
    SLICE_X78Y98.CLK     Tdick                 0.386   FM_Mode/XLXI_13/XLXN_12
                                                       FM_Mode/XLXI_13/XLXI_3/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.062ns logic, 0.670ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK = MAXDELAY FROM TIMEGRP "clk0" TO TIMEGRP "dqs_clk" 
18 ns DATAPATHONLY;

 4896 paths analyzed, 144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  12.250ns.
--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE (RAM)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X0Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE (RAM)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X0Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE (RAM)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X0Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE (RAM)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.PADOUT            Tiockp+Tiopp          3.158   DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N
                                                       DDR2_DQS_N<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.DIFFI_IN          net (fanout=1)        0.000   ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN
    K3.I                 Tdiffin               1.165   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X0Y35.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  5.750ns (requirement - data path)
  Source:               ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0 (FF)
  Requirement:          18.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 6)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiockp+Tiopi          4.323   DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3
                                                       DDR2_DQS<0>
                                                       ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS
                                                       DDR2_DQS<0>.DELAY_ADJ
    SLICE_X0Y76.F3       net (fanout=12)       0.582   ARB_MODE/MIG_20/top_00/dqs_int_delay_in<0>
    SLICE_X0Y76.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four
    SLICE_X0Y76.G1       net (fanout=1)        0.165   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
    SLICE_X0Y76.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three
    SLICE_X1Y76.G1       net (fanout=1)        0.186   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
    SLICE_X1Y76.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six
    SLICE_X0Y77.G2       net (fanout=1)        0.121   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
    SLICE_X0Y77.Y        Tilo                  0.707   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two
    SLICE_X1Y77.G2       net (fanout=1)        0.105   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
    SLICE_X1Y77.Y        Tilo                  0.648   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five
    SLICE_X0Y77.F1       net (fanout=1)        0.155   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
    SLICE_X0Y77.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one
    SLICE_X1Y34.CLK      net (fanout=11)       2.519   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (8.417ns logic, 3.833ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK90 = MAXDELAY FROM TIMEGRP "dqs_clk" TO TIMEGRP 
"clk90" 18 ns         DATAPATHONLY;

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.677ns.
--------------------------------------------------------------------------------
Slack:                  13.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14 (FF)
  Requirement:          18.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<14>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F
    SLICE_X18Y47.BY      net (fanout=1)        2.576   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<14>
    SLICE_X18Y47.CLK     Tdick                 0.386   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (2.101ns logic, 2.576ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  13.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_10 (FF)
  Requirement:          18.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<10>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.SLICEM_F
    SLICE_X25Y39.BY      net (fanout=1)        2.303   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<10>
    SLICE_X25Y39.CLK     Tdick                 0.314   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<11>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (2.029ns logic, 2.303ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  13.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_13 (FF)
  Requirement:          18.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.SLICEM_F
    SLICE_X20Y47.BX      net (fanout=1)        2.148   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<13>
    SLICE_X20Y47.CLK     Tdick                 0.343   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (2.058ns logic, 2.148ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  13.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_14 (FF)
  Requirement:          18.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<14>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.SLICEM_F
    SLICE_X16Y54.BY      net (fanout=1)        1.952   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<14>
    SLICE_X16Y54.CLK     Tdick                 0.386   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (2.101ns logic, 1.952ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  13.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_9 (FF)
  Requirement:          18.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<9>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.SLICEM_F
    SLICE_X21Y42.BX      net (fanout=1)        2.040   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<9>
    SLICE_X21Y42.CLK     Tdick                 0.251   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<9>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_9
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (1.966ns logic, 2.040ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  14.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_11 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<11>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.SLICEM_F
    SLICE_X25Y39.BX      net (fanout=1)        1.979   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<11>
    SLICE_X25Y39.CLK     Tdick                 0.251   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<11>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_11
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.966ns logic, 1.979ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_10 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<10>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.SLICEM_F
    SLICE_X21Y48.BY      net (fanout=1)        1.913   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<10>
    SLICE_X21Y48.CLK     Tdick                 0.314   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r<11>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (2.029ns logic, 1.913ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_8 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<8>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.SLICEM_F
    SLICE_X21Y46.BY      net (fanout=1)        1.913   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<8>
    SLICE_X21Y46.CLK     Tdick                 0.314   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r<9>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (2.029ns logic, 1.913ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  14.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_12 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<12>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F
    SLICE_X20Y47.BY      net (fanout=1)        1.813   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<12>
    SLICE_X20Y47.CLK     Tdick                 0.386   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (2.101ns logic, 1.813ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  14.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_12 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<12>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.SLICEM_F
    SLICE_X20Y53.BY      net (fanout=1)        1.804   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<12>
    SLICE_X20Y53.CLK     Tdick                 0.386   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (2.101ns logic, 1.804ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  14.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_15 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y62.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F
    SLICE_X18Y47.BX      net (fanout=1)        1.809   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<15>
    SLICE_X18Y47.CLK     Tdick                 0.343   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_15
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (2.058ns logic, 1.809ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  14.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_8 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<8>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.SLICEM_F
    SLICE_X21Y42.BY      net (fanout=1)        1.795   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<8>
    SLICE_X21Y42.CLK     Tdick                 0.314   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<9>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (2.029ns logic, 1.795ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  14.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_13 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.SLICEM_F
    SLICE_X20Y53.BX      net (fanout=1)        1.762   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<13>
    SLICE_X20Y53.CLK     Tdick                 0.343   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (2.058ns logic, 1.762ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  14.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_2 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<2>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.SLICEM_F
    SLICE_X22Y33.BY      net (fanout=1)        1.709   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<2>
    SLICE_X22Y33.CLK     Tdick                 0.386   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (2.101ns logic, 1.709ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  14.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_4 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<4>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.SLICEM_F
    SLICE_X25Y35.BY      net (fanout=1)        1.753   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<4>
    SLICE_X25Y35.CLK     Tdick                 0.314   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (2.029ns logic, 1.753ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  14.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_3 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F
    SLICE_X22Y33.BX      net (fanout=1)        1.714   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<3>
    SLICE_X22Y33.CLK     Tdick                 0.343   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (2.058ns logic, 1.714ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  14.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_2 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<2>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.SLICEM_F
    SLICE_X21Y36.BY      net (fanout=1)        1.736   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<2>
    SLICE_X21Y36.CLK     Tdick                 0.314   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (2.029ns logic, 1.736ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  14.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_5 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F
    SLICE_X25Y35.BX      net (fanout=1)        1.797   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<5>
    SLICE_X25Y35.CLK     Tdick                 0.251   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (1.966ns logic, 1.797ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  14.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_6 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> rising
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<6>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.SLICEM_F
    SLICE_X19Y36.BY      net (fanout=1)        1.701   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<6>
    SLICE_X19Y36.CLK     Tdick                 0.314   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (2.029ns logic, 1.701ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  14.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.SLICEM_F (RAM)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_3 (FF)
  Requirement:          18.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> falling
  Destination Clock:    ARB_MODE/CLK90_TB rising at 1.852ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.SLICEM_F to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.X        Tshcko                1.715   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.SLICEM_F
    SLICE_X21Y36.BX      net (fanout=1)        1.634   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<3>
    SLICE_X21Y36.CLK     Tdick                 0.251   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (1.966ns logic, 1.634ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQS_CLK = MAXDELAY FROM TIMEGRP "dqs_clk" TO TIMEGRP 
"fifo_clk" 5 ns         DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WE_CLK = MAXDELAY FROM TIMEGRP "dqs_clk" TO TIMEGRP 
"fifo_we_clk" 5 ns         DATAPATHONLY;

 154 paths analyzed, 146 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.535ns.
--------------------------------------------------------------------------------
Slack:                  1.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y37.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X2Y35.SR       net (fanout=10)       0.928   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X2Y35.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<1>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.809ns logic, 1.726ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y37.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1
    SLICE_X2Y34.SR       net (fanout=10)       1.291   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<0>
    SLICE_X2Y34.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<1>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.809ns logic, 1.720ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X2Y61.SR       net (fanout=10)       0.913   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X2Y61.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.809ns logic, 1.711ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X2Y52.SR       net (fanout=10)       0.996   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X2Y52.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<9>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (1.809ns logic, 1.425ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  1.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X2Y60.SR       net (fanout=10)       0.916   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X2Y60.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (1.809ns logic, 1.345ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  1.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y37.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X2Y45.SR       net (fanout=10)       0.514   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X2Y45.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.809ns logic, 1.312ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  1.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y37.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X2Y43.SR       net (fanout=10)       0.511   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X2Y43.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.809ns logic, 1.309ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  1.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X2Y53.SR       net (fanout=10)       0.484   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X2Y53.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<9>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.809ns logic, 1.282ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X2Y55.SR       net (fanout=10)       0.478   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X2Y55.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<11>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (1.809ns logic, 1.276ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X2Y63.SR       net (fanout=10)       0.474   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X2Y63.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (1.809ns logic, 1.272ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.XQ       Tcko                  0.591   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3
    SLICE_X2Y62.G4       net (fanout=12)       2.129   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
    SLICE_X2Y62.CLK      Tas                   0.359   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.950ns logic, 2.129ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1
    SLICE_X3Y37.F4       net (fanout=1)        0.342   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X2Y35.SR       net (fanout=10)       0.928   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X2Y35.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<1>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (1.809ns logic, 1.270ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_G (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.XQ       Tcko                  0.591   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3
    SLICE_X2Y62.G4       net (fanout=12)       2.129   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
    SLICE_X2Y62.CLK      Tas                   0.359   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.950ns logic, 2.129ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  1.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.064ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1
    SLICE_X3Y57.F4       net (fanout=1)        0.342   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X2Y61.SR       net (fanout=10)       0.913   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X2Y61.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (1.809ns logic, 1.255ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y37.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1
    SLICE_X2Y44.SR       net (fanout=10)       0.818   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<0>
    SLICE_X2Y44.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.809ns logic, 1.247ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.045ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y37.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1
    SLICE_X2Y42.SR       net (fanout=10)       0.807   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<0>
    SLICE_X2Y42.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (1.809ns logic, 1.236ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y37.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X2Y37.SR       net (fanout=10)       0.433   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X2Y37.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (1.809ns logic, 1.231ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  1.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X2Y62.SR       net (fanout=10)       0.791   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X2Y62.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (1.809ns logic, 1.220ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y35.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2
    SLICE_X2Y42.G3       net (fanout=13)       2.054   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<2>
    SLICE_X2Y42.CLK      Tas                   0.359   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.939ns logic, 2.054ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_G (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y35.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2
    SLICE_X2Y42.G3       net (fanout=13)       2.054   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<2>
    SLICE_X2Y42.CLK      Tas                   0.359   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.939ns logic, 2.054ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WADDR_CLK = MAXDELAY FROM TIMEGRP "dqs_clk" TO TIMEGRP 
"fifo_waddr_clk" 5         ns DATAPATHONLY;

 236 paths analyzed, 220 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.910ns.
--------------------------------------------------------------------------------
Slack:                  1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y37.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X0Y45.SR       net (fanout=10)       1.303   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X0Y45.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<6>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (1.809ns logic, 2.101ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  1.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X0Y53.SR       net (fanout=10)       0.972   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X0Y53.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<10>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.809ns logic, 1.770ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X0Y61.SR       net (fanout=10)       0.915   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X0Y61.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<12>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.809ns logic, 1.713ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1
    SLICE_X3Y37.F4       net (fanout=1)        0.342   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X0Y45.SR       net (fanout=10)       1.303   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X0Y45.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<6>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.809ns logic, 1.645ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y37.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X0Y43.SR       net (fanout=10)       0.778   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X0Y43.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<4>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.809ns logic, 1.576ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X0Y51.SR       net (fanout=10)       0.751   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X0Y51.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<8>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (1.809ns logic, 1.549ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X0Y63.SR       net (fanout=10)       0.736   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X0Y63.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<14>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.809ns logic, 1.534ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  1.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y37.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1
    SLICE_X0Y35.SR       net (fanout=10)       0.700   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<0>
    SLICE_X0Y35.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (1.809ns logic, 1.498ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X1Y54.CE       net (fanout=10)       1.276   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X1Y54.CLK      Tceck                 0.311   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.534ns logic, 1.705ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X1Y55.CE       net (fanout=10)       1.276   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X1Y55.CLK      Tceck                 0.311   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.534ns logic, 1.705ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X1Y55.CE       net (fanout=10)       1.276   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X1Y55.CLK      Tceck                 0.311   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.534ns logic, 1.705ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X1Y54.CE       net (fanout=10)       1.276   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X1Y54.CLK      Tceck                 0.311   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.534ns logic, 1.705ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  1.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y57.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1
    SLICE_X0Y52.SR       net (fanout=10)       0.992   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<1>
    SLICE_X0Y52.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<10>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.809ns logic, 1.421ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff
    SLICE_X1Y37.F4       net (fanout=3)        0.429   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
    SLICE_X1Y37.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1
    SLICE_X0Y34.SR       net (fanout=10)       0.972   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en<0>
    SLICE_X0Y34.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<0>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (1.809ns logic, 1.401ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  1.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0
    SLICE_X1Y55.G1       net (fanout=11)       1.880   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<4>
    SLICE_X1Y55.CLK      Tgck                  0.727   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/Mrom_d_in21
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.307ns logic, 1.880ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0
    SLICE_X1Y54.F1       net (fanout=11)       1.867   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<4>
    SLICE_X1Y54.CLK      Tfck                  0.722   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/Mrom_d_in111
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (1.302ns logic, 1.867ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0 to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0
    SLICE_X1Y55.F1       net (fanout=11)       1.867   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<4>
    SLICE_X1Y55.CLK      Tfck                  0.722   ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/Mrom_d_in31
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (1.302ns logic, 1.867ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> rising
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1
    SLICE_X3Y57.F4       net (fanout=1)        0.342   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X0Y53.SR       net (fanout=10)       0.972   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X0Y53.CLK      Tws                   0.586   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out<10>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (1.809ns logic, 1.314ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X3Y55.CE       net (fanout=10)       0.774   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X3Y55.CLK      Tceck                 0.311   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.534ns logic, 1.572ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> falling
  Destination Clock:    ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.YQ       Tcko                  0.580   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff
    SLICE_X3Y57.F2       net (fanout=3)        0.798   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay
    SLICE_X3Y57.X        Tilo                  0.643   ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1
    SLICE_X3Y55.CE       net (fanout=10)       0.774   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en<1>
    SLICE_X3Y55.CLK      Tceck                 0.311   ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.534ns logic, 1.572ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_clk_int = PERIOD TIMEGRP "SYS_clk_int" 7.52 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_clk90_int = PERIOD TIMEGRP "SYS_clk90_int" 7.52 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_EDDS_SIN = PERIOD TIMEGRP "ARB_EDDS_SIN" 12.5 MHz 
HIGH 50%;

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.072ns.
--------------------------------------------------------------------------------
Slack:                  76.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.836 - 0.988)
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y73.YQ      Tcko                  0.580   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0
    SLICE_X68Y90.G3      net (fanout=1)        1.523   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<0>
    SLICE_X68Y90.CLK     Tgck                  0.817   ARB_MODE/DDR2_16_TO_64/XLXN_249
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<8>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.397ns logic, 1.523ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  77.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (0.818 - 1.046)
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y90.XQ      Tcko                  0.591   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5
    SLICE_X70Y91.G2      net (fanout=1)        0.430   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<5>
    SLICE_X70Y91.CLK     Tgck                  0.817   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<3>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (1.408ns logic, 0.430ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack:                  77.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      -0.188ns (0.836 - 1.024)
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y90.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8
    SLICE_X68Y90.F4      net (fanout=1)        0.365   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<8>
    SLICE_X68Y90.CLK     Tfck                  0.802   ARB_MODE/DDR2_16_TO_64/XLXN_249
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<0>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (1.478ns logic, 0.365ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack:                  78.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y91.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6
    SLICE_X70Y91.F2      net (fanout=1)        0.394   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<6>
    SLICE_X70Y91.CLK     Tfck                  0.802   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<2>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.478ns logic, 0.394ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------
Slack:                  78.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y91.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2
    SLICE_X68Y91.F2      net (fanout=1)        0.394   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<2>
    SLICE_X68Y91.CLK     Tfck                  0.802   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<6>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.478ns logic, 0.394ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------
Slack:                  78.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.022 - 0.028)
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y90.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXN_249
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1
    SLICE_X68Y91.G3      net (fanout=1)        0.364   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<1>
    SLICE_X68Y91.CLK     Tgck                  0.817   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<7>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (1.493ns logic, 0.364ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack:                  78.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.019 - 0.025)
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y91.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7
    SLICE_X70Y90.G4      net (fanout=1)        0.404   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<7>
    SLICE_X70Y90.CLK     Tgck                  0.817   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<1>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (1.448ns logic, 0.404ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------
Slack:                  78.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y90.YQ      Tcko                  0.580   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4
    SLICE_X69Y90.F1      net (fanout=1)        0.471   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<4>
    SLICE_X69Y90.CLK     Tfck                  0.722   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<4>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (1.302ns logic, 0.471ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack:                  78.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.022 - 0.028)
  Source Clock:         ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 0.000ns
  Destination Clock:    ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3 to ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y91.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3
    SLICE_X69Y90.G4      net (fanout=1)        0.344   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<3>
    SLICE_X69Y90.CLK     Tgck                  0.727   ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000<5>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (1.358ns logic, 0.344ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCM_INTRST_DCM214MHz_CLK2X_BUF = PERIOD TIMEGRP         
"DCM_INTRST_DCM214MHz_CLK2X_BUF" TS_Clock * 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCM_INTRST_DCM214MHz_CLKFX_BUF = PERIOD TIMEGRP         
"DCM_INTRST_DCM214MHz_CLKFX_BUF" TS_Clock * 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_DCM_133_XLXN_6 = PERIOD TIMEGRP 
"ARB_MODE_DCM_133_XLXN_6" TS_Clock         * 2.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF = PERIOD TIMEGRP         
"ARB_MODE_DCM_133_XLXI_2_CLK0_BUF" TS_ARB_MODE_DCM_133_XLXN_6 HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_XLXN_339 = PERIOD TIMEGRP "ARB_MODE_XLXN_339"    
     TS_ARB_MODE_DCM_133_XLXN_6 PHASE 1.852 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCM_INTRST_DCM214MHz_CLK2X_BUF_0 = PERIOD TIMEGRP         
"DCM_INTRST_DCM214MHz_CLK2X_BUF_0" TS_Clock * 2 HIGH 50%;

 9177 paths analyzed, 4886 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.830ns.
--------------------------------------------------------------------------------
Slack:                  0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_Stack_Region/DSTemp4/Dout_6 (FF)
  Destination:          LD_Region/Sweep_StaEnd_VU/Dout_6 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.466 - 0.557)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Data_Stack_Region/DSTemp4/Dout_6 to LD_Region/Sweep_StaEnd_VU/Dout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.YQ      Tcko                  0.676   DataStack_48B<7>
                                                       Data_Stack_Region/DSTemp4/Dout_6
    SLICE_X58Y3.BY       net (fanout=11)       7.677   DataStack_48B<6>
    SLICE_X58Y3.CLK      Tdick                 0.386   SW_StaEnd_Value<7>
                                                       LD_Region/Sweep_StaEnd_VU/Dout_6
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (1.062ns logic, 7.677ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_Stack_Region/DSTemp4/Dout_11 (FF)
  Destination:          LD_Region/FM_Deviation_VU/Dout_11 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.613ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.455 - 0.524)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Data_Stack_Region/DSTemp4/Dout_11 to LD_Region/FM_Deviation_VU/Dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.XQ      Tcko                  0.631   DataStack_48B<11>
                                                       Data_Stack_Region/DSTemp4/Dout_11
    SLICE_X60Y4.BX       net (fanout=11)       7.639   DataStack_48B<11>
    SLICE_X60Y4.CLK      Tdick                 0.343   Deviation_Value<11>
                                                       LD_Region/FM_Deviation_VU/Dout_11
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (0.974ns logic, 7.639ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.422ns (Levels of Logic = 14)
  Clock Path Skew:      -0.133ns (0.412 - 0.545)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.XQ       Tcko                  0.591   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9
    SLICE_X4Y38.G2       net (fanout=1)        1.553   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<9>
    SLICE_X4Y38.COUT     Topcyg                1.296   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.422ns (5.333ns logic, 3.089ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_1 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.378ns (Levels of Logic = 18)
  Clock Path Skew:      -0.148ns (0.412 - 0.560)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_1 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y32.XQ       Tcko                  0.631   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<1>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_1
    SLICE_X4Y34.G2       net (fanout=1)        0.845   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<1>
    SLICE_X4Y34.COUT     Topcyg                1.296   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<1>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut<1>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<1>
    SLICE_X4Y35.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<1>
    SLICE_X4Y35.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<2>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
    SLICE_X4Y36.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<4>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<6>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<8>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.378ns (5.997ns logic, 2.381ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_4 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.383ns (Levels of Logic = 16)
  Clock Path Skew:      -0.133ns (0.412 - 0.545)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_4 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.YQ       Tcko                  0.676   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_4
    SLICE_X4Y36.F2       net (fanout=1)        1.108   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<4>
    SLICE_X4Y36.COUT     Topcyf                1.305   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut<4>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<4>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<6>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<8>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (5.739ns logic, 2.644ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack:                  0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 (FF)
  Destination:          DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.417ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.520 - 0.570)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 to DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y65.XQ      Tcko                  0.631   DEC_DAC/FPGA_INT_ADDR<17>
                                                       DEC_DAC/CPU_Da_Ad/FPGA_Addr_17
    SLICE_X75Y55.G1      net (fanout=6)        1.666   DEC_DAC/FPGA_INT_ADDR<17>
    SLICE_X75Y55.COUT    Topcyg                1.178   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<2>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<4>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.XB      Tcinxb                0.296   DEC_DAC/Decode_DAoutT0<6>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.F3      net (fanout=2)        1.971   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.X       Tilo                  0.643   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001
    SLICE_X70Y18.CE      net (fanout=4)        1.461   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
    SLICE_X70Y18.CLK     Tceck                 0.311   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (3.319ns logic, 5.098ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 (FF)
  Destination:          DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_3 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.417ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.520 - 0.570)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 to DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y65.XQ      Tcko                  0.631   DEC_DAC/FPGA_INT_ADDR<17>
                                                       DEC_DAC/CPU_Da_Ad/FPGA_Addr_17
    SLICE_X75Y55.G1      net (fanout=6)        1.666   DEC_DAC/FPGA_INT_ADDR<17>
    SLICE_X75Y55.COUT    Topcyg                1.178   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<2>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<4>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.XB      Tcinxb                0.296   DEC_DAC/Decode_DAoutT0<6>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.F3      net (fanout=2)        1.971   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.X       Tilo                  0.643   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001
    SLICE_X70Y18.CE      net (fanout=4)        1.461   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
    SLICE_X70Y18.CLK     Tceck                 0.311   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_3
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (3.319ns logic, 5.098ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPReg1B/Dout (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Clock Path Skew:      -0.273ns (1.354 - 1.627)
  Source Clock:         CLK_214MHz rising at 4.629ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPReg1B/Dout to Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y44.YQ      Tcko                  0.676   Burst_Ctrl_Mode/BC_Rear1/BPI_Sout
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPReg1B/Dout
    SLICE_X35Y51.G1      net (fanout=3)        2.128   Burst_Ctrl_Mode/BC_Rear1/BPI_Sout
    SLICE_X35Y51.CLK     Tgck                  0.727   Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp
                                                       Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp_or00001
                                                       Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.403ns logic, 2.128ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_3 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.191ns (Levels of Logic = 17)
  Clock Path Skew:      -0.148ns (0.412 - 0.560)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_3 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.XQ       Tcko                  0.591   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<3>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_3
    SLICE_X4Y35.G1       net (fanout=1)        0.854   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<3>
    SLICE_X4Y35.COUT     Topcyg                1.296   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut<3>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
    SLICE_X4Y36.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<4>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<6>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<8>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.191ns (5.801ns logic, 2.390ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack:                  0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_5 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.142ns (Levels of Logic = 16)
  Clock Path Skew:      -0.133ns (0.412 - 0.545)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_5 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.XQ       Tcko                  0.631   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_5
    SLICE_X4Y36.G2       net (fanout=1)        0.921   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<5>
    SLICE_X4Y36.COUT     Topcyg                1.296   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<6>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<8>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (5.685ns logic, 2.457ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack:                  0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_Stack_Region/DSTemp4/Dout_5 (FF)
  Destination:          LD_Region/Sweep_StaEnd_VU/Dout_5 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.176ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.470 - 0.559)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Data_Stack_Region/DSTemp4/Dout_5 to LD_Region/Sweep_StaEnd_VU/Dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.XQ      Tcko                  0.631   DataStack_48B<5>
                                                       Data_Stack_Region/DSTemp4/Dout_5
    SLICE_X58Y1.BX       net (fanout=11)       7.202   DataStack_48B<5>
    SLICE_X58Y1.CLK      Tdick                 0.343   SW_StaEnd_Value<5>
                                                       LD_Region/Sweep_StaEnd_VU/Dout_5
    -------------------------------------------------  ---------------------------
    Total                                      8.176ns (0.974ns logic, 7.202ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 (FF)
  Destination:          DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_5 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.177ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.501 - 0.570)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 to DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y65.XQ      Tcko                  0.631   DEC_DAC/FPGA_INT_ADDR<17>
                                                       DEC_DAC/CPU_Da_Ad/FPGA_Addr_17
    SLICE_X75Y55.G1      net (fanout=6)        1.666   DEC_DAC/FPGA_INT_ADDR<17>
    SLICE_X75Y55.COUT    Topcyg                1.178   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<2>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<4>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.XB      Tcinxb                0.296   DEC_DAC/Decode_DAoutT0<6>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.F3      net (fanout=2)        1.971   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.X       Tilo                  0.643   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001
    SLICE_X67Y20.CE      net (fanout=4)        1.221   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
    SLICE_X67Y20.CLK     Tceck                 0.311   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32<5>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_5
    -------------------------------------------------  ---------------------------
    Total                                      8.177ns (3.319ns logic, 4.858ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 (FF)
  Destination:          DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_4 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.177ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.501 - 0.570)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DEC_DAC/CPU_Da_Ad/FPGA_Addr_17 to DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y65.XQ      Tcko                  0.631   DEC_DAC/FPGA_INT_ADDR<17>
                                                       DEC_DAC/CPU_Da_Ad/FPGA_Addr_17
    SLICE_X75Y55.G1      net (fanout=6)        1.666   DEC_DAC/FPGA_INT_ADDR<17>
    SLICE_X75Y55.COUT    Topcyg                1.178   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<2>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<4>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.XB      Tcinxb                0.296   DEC_DAC/Decode_DAoutT0<6>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.F3      net (fanout=2)        1.971   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.X       Tilo                  0.643   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001
    SLICE_X67Y20.CE      net (fanout=4)        1.221   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
    SLICE_X67Y20.CLK     Tceck                 0.311   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32<5>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_4
    -------------------------------------------------  ---------------------------
    Total                                      8.177ns (3.319ns logic, 4.858ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_8 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.102ns (Levels of Logic = 14)
  Clock Path Skew:      -0.133ns (0.412 - 0.545)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_8 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.YQ       Tcko                  0.580   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_8
    SLICE_X4Y38.F2       net (fanout=1)        1.235   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<8>
    SLICE_X4Y38.COUT     Topcyf                1.305   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut<8>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<8>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.102ns (5.331ns logic, 2.771ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack:                  1.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/BG_SEL/Mux_out (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR00/Dout (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.261ns (Levels of Logic = 2)
  Clock Path Skew:      -0.331ns (1.374 - 1.705)
  Source Clock:         CLK_214MHz rising at 4.629ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/BG_SEL/Mux_out to Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR00/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y75.YQ      Tcko                  0.580   Burst_Ctrl_Mode/BC_Rear2/BGS_temp
                                                       Burst_Ctrl_Mode/BC_Rear2/BG_SEL/Mux_out
    SLICE_X36Y64.G4      net (fanout=1)        1.019   Burst_Ctrl_Mode/BC_Rear2/BGS_temp
    SLICE_X36Y64.Y       Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/Pin_Buf01
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mux00/Dout1
    SLICE_X37Y65.G1      net (fanout=2)        0.228   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/CSwire00
    SLICE_X37Y65.CLK     Tgck                  0.727   Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/Pin_Buf
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mux01/Dout1
                                                       Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR00/Dout
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (2.014ns logic, 1.247ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  1.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Triangle_DPTH/ENBR02/Dout (FF)
  Destination:          INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          4.630ns
  Data Path Delay:      3.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.317ns (1.356 - 1.673)
  Source Clock:         CLK_214MHz rising at 4.629ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Triangle_DPTH/ENBR02/Dout to INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y106.YQ     Tcko                  0.580   Triangle_WEN
                                                       Triangle_DPTH/ENBR02/Dout
    RAMB16_X1Y10.WEA1    net (fanout=4)        1.793   Triangle_WEN
    RAMB16_X1Y10.CLKA    Trcck_WEA             0.897   INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.477ns logic, 1.793ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  1.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Triangle_DPTH/ENBR02/Dout (FF)
  Destination:          INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          4.630ns
  Data Path Delay:      3.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.317ns (1.356 - 1.673)
  Source Clock:         CLK_214MHz rising at 4.629ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Triangle_DPTH/ENBR02/Dout to INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y106.YQ     Tcko                  0.580   Triangle_WEN
                                                       Triangle_DPTH/ENBR02/Dout
    RAMB16_X1Y10.WEA2    net (fanout=4)        1.793   Triangle_WEN
    RAMB16_X1Y10.CLKA    Trcck_WEA             0.897   INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.477ns logic, 1.793ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT_0 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.042ns (Levels of Logic = 18)
  Clock Path Skew:      -0.164ns (0.412 - 0.576)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT_0 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.XQ       Tcko                  0.591   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT<0>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT_0
    SLICE_X4Y34.F3       net (fanout=2)        0.540   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT<0>
    SLICE_X4Y34.COUT     Topcyf                1.305   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<1>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut<0>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<0>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<1>
    SLICE_X4Y35.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<1>
    SLICE_X4Y35.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<2>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<3>
    SLICE_X4Y36.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<4>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<5>
    SLICE_X4Y37.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<6>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<7>
    SLICE_X4Y38.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<8>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.042ns (5.966ns logic, 2.076ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack:                  1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.045ns (Levels of Logic = 14)
  Clock Path Skew:      -0.133ns (0.412 - 0.545)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9 to Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.XQ       Tcko                  0.591   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9
    SLICE_X4Y38.G2       net (fanout=1)        1.553   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp<9>
    SLICE_X4Y38.COUT     Topcyg                0.919   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<9>
    SLICE_X4Y39.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<10>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<11>
    SLICE_X4Y40.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<12>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<13>
    SLICE_X4Y41.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<14>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<15>
    SLICE_X4Y42.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<16>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<17>
    SLICE_X4Y43.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<18>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<19>
    SLICE_X4Y44.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<20>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<21>
    SLICE_X4Y45.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<22>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<23>
    SLICE_X4Y46.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<24>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<25>
    SLICE_X4Y47.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<26>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<27>
    SLICE_X4Y48.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<28>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<29>
    SLICE_X4Y49.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<30>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.000   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<31>
    SLICE_X4Y50.COUT     Tbyp                  0.156   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<32>
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy<33>
    SLICE_X6Y53.G2       net (fanout=1)        0.684   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000
    SLICE_X6Y53.Y        Tilo                  0.707   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011
    SLICE_X12Y53.SR      net (fanout=1)        0.852   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001
    SLICE_X12Y53.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout
                                                       Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (4.956ns logic, 3.089ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack:                  1.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DEC_DAC/CPU_Da_Ad/FPGA_Addr_16 (FF)
  Destination:          DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2 (FF)
  Requirement:          9.259ns
  Data Path Delay:      8.121ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.520 - 0.570)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_107MHz rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DEC_DAC/CPU_Da_Ad/FPGA_Addr_16 to DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y65.YQ      Tcko                  0.676   DEC_DAC/FPGA_INT_ADDR<17>
                                                       DEC_DAC/CPU_Da_Ad/FPGA_Addr_16
    SLICE_X75Y55.G3      net (fanout=6)        1.325   DEC_DAC/FPGA_INT_ADDR<16>
    SLICE_X75Y55.COUT    Topcyg                1.178   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut<1>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<1>
    SLICE_X75Y56.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<2>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<3>
    SLICE_X75Y57.COUT    Tbyp                  0.130   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<4>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.CIN     net (fanout=1)        0.000   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<5>
    SLICE_X75Y58.XB      Tcinxb                0.296   DEC_DAC/Decode_DAoutT0<6>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.F3      net (fanout=2)        1.971   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy<6>
    SLICE_X71Y21.X       Tilo                  0.643   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001
    SLICE_X70Y18.CE      net (fanout=4)        1.461   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000
    SLICE_X70Y18.CLK     Tceck                 0.311   DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32<3>
                                                       DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2
    -------------------------------------------------  ---------------------------
    Total                                      8.121ns (3.364ns logic, 4.757ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCM_INTRST_DCM214MHz_CLKFX_BUF_0 = PERIOD TIMEGRP         
"DCM_INTRST_DCM214MHz_CLKFX_BUF_0" TS_Clock * 4 HIGH 50%;

 4234 paths analyzed, 3947 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.613ns.
--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_0 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (1.473 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y13.G3      net (fanout=21)       0.809   CTRL_WORD<0>
    SLICE_X79Y13.Y       Tilo                  0.648   FSK_Rate_Mode/FSK_ACC/Stage5_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_or00001
    SLICE_X78Y11.SR      net (fanout=2)        1.430   FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_not0001_inv
    SLICE_X78Y11.CLK     Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage18_AtoR17<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_0
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (2.191ns logic, 2.239ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_1 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (1.473 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y13.G3      net (fanout=21)       0.809   CTRL_WORD<0>
    SLICE_X79Y13.Y       Tilo                  0.648   FSK_Rate_Mode/FSK_ACC/Stage5_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_or00001
    SLICE_X78Y11.SR      net (fanout=2)        1.430   FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_not0001_inv
    SLICE_X78Y11.CLK     Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage18_AtoR17<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_1
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (2.191ns logic, 2.239ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_0 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.440 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y8.G4       net (fanout=21)       1.071   CTRL_WORD<0>
    SLICE_X79Y8.Y        Tilo                  0.648   FSK_Rate_Mode/FSK_ACC/Stage12_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_or00001
    SLICE_X78Y6.SR       net (fanout=2)        1.134   FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_not0001_inv
    SLICE_X78Y6.CLK      Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_0
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (2.191ns logic, 2.205ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_1 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.440 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y8.G4       net (fanout=21)       1.071   CTRL_WORD<0>
    SLICE_X79Y8.Y        Tilo                  0.648   FSK_Rate_Mode/FSK_ACC/Stage12_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_or00001
    SLICE_X78Y6.SR       net (fanout=2)        1.134   FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_not0001_inv
    SLICE_X78Y6.CLK      Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_1
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (2.191ns logic, 2.205ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_21 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_1 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.188ns (1.408 - 1.596)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_21 to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.XQ     Tcko                  0.591   CTRL_WORD<21>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_21
    SLICE_X51Y112.G2     net (fanout=30)       1.076   CTRL_WORD<21>
    SLICE_X51Y112.Y      Tilo                  0.648   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_acc/out_c_not0001_inv
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_or00001
    SLICE_X50Y112.SR     net (fanout=2)        1.237   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_not0001_inv
    SLICE_X50Y112.CLK    Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c<1>
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_1
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (2.106ns logic, 2.313ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_21 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_0 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.188ns (1.408 - 1.596)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_21 to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.XQ     Tcko                  0.591   CTRL_WORD<21>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_21
    SLICE_X51Y112.G2     net (fanout=30)       1.076   CTRL_WORD<21>
    SLICE_X51Y112.Y      Tilo                  0.648   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_acc/out_c_not0001_inv
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_or00001
    SLICE_X50Y112.SR     net (fanout=2)        1.237   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_not0001_inv
    SLICE_X50Y112.CLK    Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c<1>
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_0
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (2.106ns logic, 2.313ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_21 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_1 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (1.458 - 1.596)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_21 to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.XQ     Tcko                  0.591   CTRL_WORD<21>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_21
    SLICE_X57Y99.G1      net (fanout=30)       1.239   CTRL_WORD<21>
    SLICE_X57Y99.Y       Tilo                  0.648   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_acc/out_c_not0001_inv
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_or00001
    SLICE_X56Y98.SR      net (fanout=2)        1.112   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_not0001_inv
    SLICE_X56Y98.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_AtoR22<1>
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_1
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (2.106ns logic, 2.351ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_21 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/cout (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (1.458 - 1.596)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_21 to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.XQ     Tcko                  0.591   CTRL_WORD<21>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_21
    SLICE_X57Y99.G1      net (fanout=30)       1.239   CTRL_WORD<21>
    SLICE_X57Y99.Y       Tilo                  0.648   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_acc/out_c_not0001_inv
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_or00001
    SLICE_X56Y99.SR      net (fanout=2)        1.112   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_not0001_inv
    SLICE_X56Y99.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Carry_Stage_23to24
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/cout
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (2.106ns logic, 2.351ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_21 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_0 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (1.458 - 1.596)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_21 to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.XQ     Tcko                  0.591   CTRL_WORD<21>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_21
    SLICE_X57Y99.G1      net (fanout=30)       1.239   CTRL_WORD<21>
    SLICE_X57Y99.Y       Tilo                  0.648   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_acc/out_c_not0001_inv
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_or00001
    SLICE_X56Y98.SR      net (fanout=2)        1.112   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_not0001_inv
    SLICE_X56Y98.CLK     Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_AtoR22<1>
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_0
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (2.106ns logic, 2.351ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_1 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.188ns (1.468 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y4.F4       net (fanout=21)       1.335   CTRL_WORD<0>
    SLICE_X79Y4.X        Tilo                  0.643   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_or00001
    SLICE_X77Y3.SR       net (fanout=2)        0.882   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv
    SLICE_X77Y3.CLK      Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_1
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (2.186ns logic, 2.217ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage14_acc/cout (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.188ns (1.468 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage14_acc/cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y4.F4       net (fanout=21)       1.335   CTRL_WORD<0>
    SLICE_X79Y4.X        Tilo                  0.643   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_or00001
    SLICE_X77Y2.SR       net (fanout=2)        0.882   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv
    SLICE_X77Y2.CLK      Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Carry_Stage_14to15
                                                       FSK_Rate_Mode/FSK_ACC/Stage14_acc/cout
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (2.186ns logic, 2.217ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_0 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.188ns (1.468 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y4.F4       net (fanout=21)       1.335   CTRL_WORD<0>
    SLICE_X79Y4.X        Tilo                  0.643   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_or00001
    SLICE_X77Y3.SR       net (fanout=2)        0.882   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv
    SLICE_X77Y3.CLK      Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_0
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (2.186ns logic, 2.217ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_21 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_0 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.392ns (Levels of Logic = 1)
  Clock Path Skew:      -0.198ns (1.398 - 1.596)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_21 to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.XQ     Tcko                  0.591   CTRL_WORD<21>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_21
    SLICE_X50Y110.F2     net (fanout=30)       0.974   CTRL_WORD<21>
    SLICE_X50Y110.X      Tilo                  0.692   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_or00001
    SLICE_X55Y111.SR     net (fanout=2)        1.268   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv
    SLICE_X55Y111.CLK    Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c<1>
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_0
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (2.150ns logic, 2.242ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_21 (FF)
  Destination:          Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_1 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.392ns (Levels of Logic = 1)
  Clock Path Skew:      -0.198ns (1.398 - 1.596)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_21 to Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.XQ     Tcko                  0.591   CTRL_WORD<21>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_21
    SLICE_X50Y110.F2     net (fanout=30)       0.974   CTRL_WORD<21>
    SLICE_X50Y110.X      Tilo                  0.692   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_or00001
    SLICE_X55Y111.SR     net (fanout=2)        1.268   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv
    SLICE_X55Y111.CLK    Tsrck                 0.867   Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c<1>
                                                       Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_1
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (2.150ns logic, 2.242ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage18_acc/cout (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.406ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (1.473 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage18_acc/cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X79Y13.G3      net (fanout=21)       0.809   CTRL_WORD<0>
    SLICE_X79Y13.Y       Tilo                  0.648   FSK_Rate_Mode/FSK_ACC/Stage5_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_or00001
    SLICE_X79Y11.SR      net (fanout=2)        1.406   FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_not0001_inv
    SLICE_X79Y11.CLK     Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Carry_Stage_18to19
                                                       FSK_Rate_Mode/FSK_ACC/Stage18_acc/cout
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (2.191ns logic, 2.215ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_11 (FF)
  Destination:          Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_27 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (1.453 - 1.665)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_11 to Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.XQ      Tcko                  0.631   CTRL_WORD<11>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_11
    SLICE_X43Y22.F2      net (fanout=49)       3.015   CTRL_WORD<11>
    SLICE_X43Y22.CLK     Tfck                  0.722   Phase_VU<27>
                                                       Normal_FMSWEEP_SEL/DTemp<27>1
                                                       Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_27
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.353ns logic, 3.015ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_11 (FF)
  Destination:          Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_26 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (1.453 - 1.665)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_11 to Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.XQ      Tcko                  0.631   CTRL_WORD<11>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_11
    SLICE_X43Y22.G2      net (fanout=49)       2.997   CTRL_WORD<11>
    SLICE_X43Y22.CLK     Tgck                  0.727   Phase_VU<27>
                                                       Normal_FMSWEEP_SEL/DTemp<26>1
                                                       Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_26
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.358ns logic, 2.997ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_1 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.199ns (1.457 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X76Y11.F4      net (fanout=21)       0.766   CTRL_WORD<0>
    SLICE_X76Y11.X       Tilo                  0.692   FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_or00001
    SLICE_X76Y10.SR      net (fanout=2)        1.326   FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv
    SLICE_X76Y10.CLK     Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_1
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (2.235ns logic, 2.092ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INTDDFS/ABTM_BLK/BUFTEMP02/Dout_9 (FF)
  Destination:          INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009 (RAM)
  Requirement:          4.629ns
  Data Path Delay:      4.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.609 - 0.744)
  Source Clock:         CLK_214MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INTDDFS/ABTM_BLK/BUFTEMP02/Dout_9 to INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.XQ     Tcko                  0.591   INTDDFS/ROM_Addr<9>
                                                       INTDDFS/ABTM_BLK/BUFTEMP02/Dout_9
    RAMB16_X1Y12.ADDRA9  net (fanout=17)       3.479   INTDDFS/ROM_Addr<9>
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.321   INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009
                                                       INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (0.912ns logic, 3.479ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DECOPCTRL_DPATH/OPC_P02/Dout_0 (FF)
  Destination:          FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_0 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.199ns (1.457 - 1.656)
  Source Clock:         CLK_107MHz rising at 0.000ns
  Destination Clock:    CLK_214MHz rising at 4.629ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DECOPCTRL_DPATH/OPC_P02/Dout_0 to FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.676   CTRL_WORD<1>
                                                       DECOPCTRL_DPATH/OPC_P02/Dout_0
    SLICE_X76Y11.F4      net (fanout=21)       0.766   CTRL_WORD<0>
    SLICE_X76Y11.X       Tilo                  0.692   FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv
                                                       FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_or00001
    SLICE_X76Y10.SR      net (fanout=2)        1.326   FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv
    SLICE_X76Y10.CLK     Tsrck                 0.867   FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c<1>
                                                       FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_0
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (2.235ns logic, 2.092ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_DCM_133_XLXN_6_0 = PERIOD TIMEGRP 
"ARB_MODE_DCM_133_XLXN_6_0"         TS_Clock * 2.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_0 = PERIOD TIMEGRP       
  "ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_0" TS_ARB_MODE_DCM_133_XLXN_6 HIGH         
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_XLXN_339_0 = PERIOD TIMEGRP 
"ARB_MODE_XLXN_339_0"         TS_ARB_MODE_DCM_133_XLXN_6 PHASE 1.852 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_1 = PERIOD TIMEGRP       
  "ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_1" TS_ARB_MODE_DCM_133_XLXN_6_0 HIGH        
 50%;

 5666 paths analyzed, 1419 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.246ns.
--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/CMD_out_1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.497ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.599 - 0.670)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/CMD_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X35Y55.CE      net (fanout=34)       2.510   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X35Y55.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXN_38<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CMD_out_1
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.987ns logic, 2.510ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17 (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.505ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.217 - 0.262)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.F4      net (fanout=34)       0.562   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CE      net (fanout=11)       1.264   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<17>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (1.679ns logic, 1.826ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16 (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.505ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.217 - 0.262)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.F4      net (fanout=34)       0.562   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CE      net (fanout=11)       1.264   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<17>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (1.679ns logic, 1.826ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.483ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (0.445 - 0.505)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X69Y47.CE      net (fanout=34)       2.496   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X69Y47.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (0.987ns logic, 2.496ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4 (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.198ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.227 - 0.275)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 11.110ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 to ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19
    SLICE_X57Y56.G2      net (fanout=5)        1.115   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
    SLICE_X57Y56.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<5>
    SLICE_X56Y54.G2      net (fanout=3)        0.670   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
    SLICE_X56Y54.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y54.F4      net (fanout=9)        0.211   ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y54.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
    SLICE_X54Y55.G4      net (fanout=3)        0.442   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
    SLICE_X54Y55.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000<0>_SW0
    SLICE_X54Y55.F3      net (fanout=1)        0.043   ARB_MODE/DDR2_16_TO_64/XLXI_3/N10
    SLICE_X54Y55.CLK     Tfck                  0.802   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4
    -------------------------------------------------  ---------------------------
    Total                                      7.198ns (4.717ns logic, 2.481ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack:                  0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_0 (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.222 - 0.262)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.F4      net (fanout=34)       0.562   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X56Y55.CE      net (fanout=11)       1.240   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X56Y55.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.679ns logic, 1.802ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_3 (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.213 - 0.262)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.F4      net (fanout=34)       0.562   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X59Y54.CE      net (fanout=11)       1.226   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X59Y54.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_3
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.679ns logic, 1.788ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_2 (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.213 - 0.262)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.F4      net (fanout=34)       0.562   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X56Y57.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X59Y54.CE      net (fanout=11)       1.226   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X59Y54.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.679ns logic, 1.788ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_5 (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.133ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.213 - 0.275)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 11.110ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19
    SLICE_X57Y56.G2      net (fanout=5)        1.115   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
    SLICE_X57Y56.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<5>
    SLICE_X56Y54.G2      net (fanout=3)        0.670   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
    SLICE_X56Y54.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X57Y52.G3      net (fanout=9)        0.495   ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X57Y52.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<10>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000<0>21
    SLICE_X58Y55.F1      net (fanout=20)       0.887   ARB_MODE/DDR2_16_TO_64/XLXI_3/N2
    SLICE_X58Y55.CLK     Tfck                  0.802   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000<14>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_5
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (3.966ns logic, 3.167ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack:                  0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.440ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.217 - 0.262)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK to ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X54Y56.F3      net (fanout=34)       0.872   ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK
    SLICE_X54Y56.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_not00011
    SLICE_X59Y56.CE      net (fanout=1)        0.889   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_not0001
    SLICE_X59Y56.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.679ns logic, 1.761ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 (FF)
  Destination:          ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.198ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.094 - 0.077)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 to ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y129.XQ     Tcko                  0.631   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0
    SLICE_X37Y128.G1     net (fanout=23)       1.231   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
    SLICE_X37Y128.F5     Tif5                  0.773   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_92
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f5_1
    SLICE_X37Y128.FXINA  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
    SLICE_X37Y128.FX     Tinafx                0.254   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FX     Tinbfx                0.285   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.Y      Tif6y                 0.291   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8
    SLICE_X40Y126.G4     net (fanout=1)        0.678   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
    SLICE_X40Y126.Y      Tilo                  0.707   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121
    SLICE_X41Y127.F1     net (fanout=2)        0.215   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15
    SLICE_X41Y127.X      Tilo                  0.643   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011
    SLICE_X38Y124.CE     net (fanout=1)        1.179   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
    SLICE_X38Y124.CLK    Tceck                 0.311   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    -------------------------------------------------  ---------------------------
    Total                                      7.198ns (3.895ns logic, 3.303ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 (FF)
  Destination:          ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.198ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.094 - 0.077)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 to ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y129.XQ     Tcko                  0.631   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0
    SLICE_X37Y129.G1     net (fanout=23)       1.231   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
    SLICE_X37Y129.F5     Tif5                  0.773   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_10
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
    SLICE_X37Y128.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
    SLICE_X37Y128.FX     Tinbfx                0.254   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FX     Tinbfx                0.285   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.Y      Tif6y                 0.291   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8
    SLICE_X40Y126.G4     net (fanout=1)        0.678   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
    SLICE_X40Y126.Y      Tilo                  0.707   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121
    SLICE_X41Y127.F1     net (fanout=2)        0.215   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15
    SLICE_X41Y127.X      Tilo                  0.643   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011
    SLICE_X38Y124.CE     net (fanout=1)        1.179   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
    SLICE_X38Y124.CLK    Tceck                 0.311   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    -------------------------------------------------  ---------------------------
    Total                                      7.198ns (3.895ns logic, 3.303ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_2 (FF)
  Destination:          ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.188ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.355 - 0.345)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_2 to ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y130.YQ     Tcko                  0.580   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg<3>
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_2
    SLICE_X37Y129.F2     net (fanout=1)        1.272   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg<2>
    SLICE_X37Y129.F5     Tif5                  0.773   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_93
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
    SLICE_X37Y128.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
    SLICE_X37Y128.FX     Tinbfx                0.254   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FX     Tinbfx                0.285   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.Y      Tif6y                 0.291   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8
    SLICE_X40Y126.G4     net (fanout=1)        0.678   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
    SLICE_X40Y126.Y      Tilo                  0.707   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121
    SLICE_X41Y127.F1     net (fanout=2)        0.215   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15
    SLICE_X41Y127.X      Tilo                  0.643   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011
    SLICE_X38Y124.CE     net (fanout=1)        1.179   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
    SLICE_X38Y124.CLK    Tceck                 0.311   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (3.844ns logic, 3.344ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF (FF)
  Destination:          ARB_MODE/INITIAL_DDR2/CMD_out1_1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.443 - 0.541)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF to ARB_MODE/INITIAL_DDR2/CMD_out1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.YQ      Tcko                  0.676   ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF
                                                       ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF
    SLICE_X23Y48.G4      net (fanout=5)        0.520   ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF
    SLICE_X23Y48.Y       Tilo                  0.648   ARB_MODE/INITIAL_DDR2/inited<1>
                                                       ARB_MODE/INITIAL_DDR2/CMD_out1_or00001
    SLICE_X22Y48.SR      net (fanout=1)        0.656   ARB_MODE/INITIAL_DDR2/CMD_out1_not0001_inv
    SLICE_X22Y48.CLK     Tsrck                 0.867   ARB_MODE/INITIAL_DDR2/CMD_out1<1>
                                                       ARB_MODE/INITIAL_DDR2/CMD_out1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (2.191ns logic, 1.176ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 (FF)
  Destination:          ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.185ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.094 - 0.077)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 to ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y129.XQ     Tcko                  0.631   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0
    SLICE_X37Y128.F1     net (fanout=23)       1.218   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
    SLICE_X37Y128.F5     Tif5                  0.773   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_85
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f5_1
    SLICE_X37Y128.FXINA  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
    SLICE_X37Y128.FX     Tinafx                0.254   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FX     Tinbfx                0.285   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.Y      Tif6y                 0.291   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8
    SLICE_X40Y126.G4     net (fanout=1)        0.678   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
    SLICE_X40Y126.Y      Tilo                  0.707   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121
    SLICE_X41Y127.F1     net (fanout=2)        0.215   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15
    SLICE_X41Y127.X      Tilo                  0.643   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011
    SLICE_X38Y124.CE     net (fanout=1)        1.179   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
    SLICE_X38Y124.CLK    Tceck                 0.311   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (3.895ns logic, 3.290ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 (FF)
  Destination:          ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.185ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.094 - 0.077)
  Source Clock:         ARB_MODE/CLK_TB rising at 0.000ns
  Destination Clock:    ARB_MODE/CLK_TB rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0 to ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y129.XQ     Tcko                  0.631   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0
    SLICE_X37Y129.F1     net (fanout=23)       1.218   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt<0>
    SLICE_X37Y129.F5     Tif5                  0.773   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_93
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
    SLICE_X37Y128.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5
    SLICE_X37Y128.FX     Tinbfx                0.254   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6
    SLICE_X36Y129.FX     Tinbfx                0.285   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.FXINB  net (fanout=1)        0.000   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7
    SLICE_X37Y127.Y      Tif6y                 0.291   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8
    SLICE_X40Y126.G4     net (fanout=1)        0.678   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000
    SLICE_X40Y126.Y      Tilo                  0.707   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121
    SLICE_X41Y127.F1     net (fanout=2)        0.215   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15
    SLICE_X41Y127.X      Tilo                  0.643   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011
    SLICE_X38Y124.CE     net (fanout=1)        1.179   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001
    SLICE_X38Y124.CLK    Tceck                 0.311   ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
                                                       ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (3.895ns logic, 3.290ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_9 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4 (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.116ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.227 - 0.275)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 11.110ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_9 to ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.XQ      Tcko                  0.591   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_9
    SLICE_X57Y55.F4      net (fanout=5)        0.926   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<9>
    SLICE_X57Y55.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<3>
    SLICE_X57Y56.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<3>
    SLICE_X57Y56.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<5>
    SLICE_X56Y54.G2      net (fanout=3)        0.670   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
    SLICE_X56Y54.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y54.F4      net (fanout=9)        0.211   ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y54.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
    SLICE_X54Y55.G4      net (fanout=3)        0.442   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
    SLICE_X54Y55.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000<0>_SW0
    SLICE_X54Y55.F3      net (fanout=1)        0.043   ARB_MODE/DDR2_16_TO_64/XLXI_3/N10
    SLICE_X54Y55.CLK     Tfck                  0.802   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (4.824ns logic, 2.292ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_8 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16 (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.105ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.217 - 0.275)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 11.110ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_8 to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.YQ      Tcko                  0.580   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_8
    SLICE_X65Y54.F1      net (fanout=6)        1.706   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<8>
    SLICE_X65Y54.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_lut<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<5>
    SLICE_X65Y55.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<5>
    SLICE_X65Y55.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<7>
    SLICE_X65Y56.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<7>
    SLICE_X65Y56.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_3/ADDR_MAX_DONE
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy<9>
    SLICE_X56Y55.G3      net (fanout=1)        1.086   ARB_MODE/DDR2_16_TO_64/XLXI_3/ADDR_MAX_DONE
    SLICE_X56Y55.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000<0>11
    SLICE_X58Y56.G2      net (fanout=20)       0.754   ARB_MODE/DDR2_16_TO_64/XLXI_3/N11
    SLICE_X58Y56.CLK     Tgck                  0.817   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<17>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000<3>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16
    -------------------------------------------------  ---------------------------
    Total                                      7.105ns (3.559ns logic, 3.546ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17 (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.217 - 0.275)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 11.110ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19
    SLICE_X57Y56.G2      net (fanout=5)        1.115   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
    SLICE_X57Y56.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<5>
    SLICE_X56Y54.G2      net (fanout=3)        0.670   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
    SLICE_X56Y54.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y57.F2      net (fanout=9)        0.506   ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y57.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CE      net (fanout=11)       1.264   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<17>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (3.519ns logic, 3.555ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16 (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.217 - 0.275)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK_TB falling at 11.110ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19 to ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19
    SLICE_X57Y56.G2      net (fanout=5)        1.115   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<19>
    SLICE_X57Y56.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy<5>
    SLICE_X56Y54.G2      net (fanout=3)        0.670   ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP
    SLICE_X56Y54.Y       Tilo                  0.707   ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y57.F2      net (fanout=9)        0.506   ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP
    SLICE_X56Y57.X       Tilo                  0.692   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CE      net (fanout=11)       1.264   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001
    SLICE_X58Y56.CLK     Tceck                 0.311   ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0<17>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (3.519ns logic, 3.555ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_XLXN_339_1 = PERIOD TIMEGRP 
"ARB_MODE_XLXN_339_1"         TS_ARB_MODE_DCM_133_XLXN_6_0 PHASE 1.852 ns HIGH 
50%;

 1099 paths analyzed, 728 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum period is   7.654ns.
--------------------------------------------------------------------------------
Slack:                  -0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_1/DAC0_ACT (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0 (FF)
  Requirement:          1.852ns
  Data Path Delay:      1.573ns (Levels of Logic = 0)
  Clock Path Skew:      -0.341ns (1.450 - 1.791)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_1/DAC0_ACT to ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y53.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/XLXN_47
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_1/DAC0_ACT
    SLICE_X72Y52.BY      net (fanout=11)       0.511   ARB_MODE/DDR2_16_TO_64/XLXN_47
    SLICE_X72Y52.CLK     Tdick                 0.386   ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (1.062ns logic, 0.511ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_4 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14 (FF)
  Requirement:          7.407ns
  Data Path Delay:      7.105ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.442 - 0.624)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_4 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.YQ       Tcko                  0.676   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_4
    SLICE_X0Y62.F1       net (fanout=8)        2.775   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r<4>
    SLICE_X0Y62.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<14>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F
    SLICE_X18Y47.BY      net (fanout=1)        2.576   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<14>
    SLICE_X18Y47.CLK     Tdick                 0.386   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      7.105ns (1.754ns logic, 5.351ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_10 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.449ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.449 - 0.566)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_10 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.YQ      Tcko                  0.580   ARB_MODE/TB_USER_OUTPUT_DATA<11>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_10
    RAMB16_X1Y6.DIA10    net (fanout=1)        2.647   ARB_MODE/TB_USER_OUTPUT_DATA<10>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.802ns logic, 2.647ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.568ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.243 - 0.232)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y32.YQ      Tcko                  0.580   ARB_MODE/XLXN_309
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val
    RAMB16_X1Y4.WEA1     net (fanout=13)       2.091   ARB_MODE/XLXN_309
    RAMB16_X1Y4.CLKA     Trcck_WEA             0.897   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (1.477ns logic, 2.091ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.243 - 0.232)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y32.YQ      Tcko                  0.580   ARB_MODE/XLXN_309
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val
    RAMB16_X1Y4.WEA0     net (fanout=13)       2.087   ARB_MODE/XLXN_309
    RAMB16_X1Y4.CLKA     Trcck_WEA             0.897   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.477ns logic, 2.087ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.553ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.243 - 0.232)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y32.YQ      Tcko                  0.580   ARB_MODE/XLXN_309
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val
    RAMB16_X1Y4.WEA2     net (fanout=13)       2.076   ARB_MODE/XLXN_309
    RAMB16_X1Y4.CLKA     Trcck_WEA             0.897   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.477ns logic, 2.076ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.553ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.243 - 0.232)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y32.YQ      Tcko                  0.580   ARB_MODE/XLXN_309
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val
    RAMB16_X1Y4.WEA3     net (fanout=13)       2.076   ARB_MODE/XLXN_309
    RAMB16_X1Y4.CLKA     Trcck_WEA             0.897   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.477ns logic, 2.076ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_17 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.425ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.449 - 0.562)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_17 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y34.XQ      Tcko                  0.631   ARB_MODE/TB_USER_OUTPUT_DATA<17>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_17
    RAMB16_X1Y6.DIPA1    net (fanout=1)        2.484   ARB_MODE/TB_USER_OUTPUT_DATA<17>
    RAMB16_X1Y6.CLKA     Trdck_DIPA            0.310   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.941ns logic, 2.484ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_3 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.449 - 0.585)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_3 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.XQ      Tcko                  0.631   ARB_MODE/TB_USER_OUTPUT_DATA<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_3
    RAMB16_X1Y6.DIA3     net (fanout=1)        2.509   ARB_MODE/TB_USER_OUTPUT_DATA<3>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.853ns logic, 2.509ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_15 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.333ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns (0.449 - 0.598)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_15 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.XQ      Tcko                  0.631   ARB_MODE/TB_USER_OUTPUT_DATA<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_15
    RAMB16_X1Y6.DIA15    net (fanout=1)        2.480   ARB_MODE/TB_USER_OUTPUT_DATA<15>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.853ns logic, 2.480ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_4 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.312ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (0.449 - 0.575)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_4 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.YQ      Tcko                  0.580   ARB_MODE/TB_USER_OUTPUT_DATA<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_4
    RAMB16_X1Y6.DIA4     net (fanout=1)        2.510   ARB_MODE/TB_USER_OUTPUT_DATA<4>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (0.802ns logic, 2.510ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_2 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.194ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.449 - 0.585)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_2 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.YQ      Tcko                  0.676   ARB_MODE/TB_USER_OUTPUT_DATA<3>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_2
    RAMB16_X1Y6.DIA2     net (fanout=1)        2.296   ARB_MODE/TB_USER_OUTPUT_DATA<2>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (0.898ns logic, 2.296ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_7 (FF)
  Destination:          ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14 (FF)
  Requirement:          7.407ns
  Data Path Delay:      6.816ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.442 - 0.624)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_7 to ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.XQ       Tcko                  0.591   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r<7>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_7
    SLICE_X0Y62.F4       net (fanout=8)        2.571   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r<7>
    SLICE_X0Y62.X        Tilo                  0.692   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<14>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F
    SLICE_X18Y47.BY      net (fanout=1)        2.576   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out<14>
    SLICE_X18Y47.CLK     Tdick                 0.386   ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r<15>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (1.669ns logic, 5.147ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20 (FF)
  Requirement:          5.556ns
  Data Path Delay:      4.755ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (1.434 - 1.825)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK90_TB rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2 to ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.YQ      Tcko                  0.580   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2
    SLICE_X45Y56.G1      net (fanout=2)        0.590   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<2>
    SLICE_X45Y56.Y       Tilo                  0.648   ARB_MODE/XLXN_301<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<0>11
    SLICE_X60Y50.G1      net (fanout=35)       2.120   ARB_MODE/DDR2_16_TO_64/XLXI_2/N0
    SLICE_X60Y50.CLK     Tgck                  0.817   ARB_MODE/XLXN_301<21>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<20>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (2.045ns logic, 2.710ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20 (FF)
  Requirement:          5.556ns
  Data Path Delay:      4.747ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (1.434 - 1.825)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK90_TB rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1 to ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1
    SLICE_X45Y56.G3      net (fanout=3)        0.531   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<1>
    SLICE_X45Y56.Y       Tilo                  0.648   ARB_MODE/XLXN_301<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<0>11
    SLICE_X60Y50.G1      net (fanout=35)       2.120   ARB_MODE/DDR2_16_TO_64/XLXI_2/N0
    SLICE_X60Y50.CLK     Tgck                  0.817   ARB_MODE/XLXN_301<21>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<20>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (2.096ns logic, 2.651ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_20 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.174ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.468 - 0.564)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_20 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y31.YQ      Tcko                  0.676   ARB_MODE/TB_USER_OUTPUT_DATA<21>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_20
    RAMB16_X1Y4.DIA2     net (fanout=1)        2.276   ARB_MODE/TB_USER_OUTPUT_DATA<20>
    RAMB16_X1Y4.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.898ns logic, 2.276ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21 (FF)
  Requirement:          5.556ns
  Data Path Delay:      4.730ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (1.434 - 1.825)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK90_TB rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2 to ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.YQ      Tcko                  0.580   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2
    SLICE_X45Y56.G1      net (fanout=2)        0.590   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<2>
    SLICE_X45Y56.Y       Tilo                  0.648   ARB_MODE/XLXN_301<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<0>11
    SLICE_X60Y50.F1      net (fanout=35)       2.110   ARB_MODE/DDR2_16_TO_64/XLXI_2/N0
    SLICE_X60Y50.CLK     Tfck                  0.802   ARB_MODE/XLXN_301<21>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<21>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (2.030ns logic, 2.700ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_5 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (0.449 - 0.575)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_5 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.XQ      Tcko                  0.591   ARB_MODE/TB_USER_OUTPUT_DATA<5>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_5
    RAMB16_X1Y6.DIA5     net (fanout=1)        2.325   ARB_MODE/TB_USER_OUTPUT_DATA<5>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.813ns logic, 2.325ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21 (FF)
  Requirement:          5.556ns
  Data Path Delay:      4.722ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (1.434 - 1.825)
  Source Clock:         ARB_MODE/CLK_TB falling at 3.703ns
  Destination Clock:    ARB_MODE/CLK90_TB rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1 to ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1
    SLICE_X45Y56.G3      net (fanout=3)        0.531   ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt<1>
    SLICE_X45Y56.Y       Tilo                  0.648   ARB_MODE/XLXN_301<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<0>11
    SLICE_X60Y50.F1      net (fanout=35)       2.110   ARB_MODE/DDR2_16_TO_64/XLXI_2/N0
    SLICE_X60Y50.CLK     Tfck                  0.802   ARB_MODE/XLXN_301<21>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000<21>1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (2.081ns logic, 2.641ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_13 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1 (RAM)
  Requirement:          3.703ns
  Data Path Delay:      3.097ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns (0.449 - 0.598)
  Source Clock:         ARB_MODE/CLK90_TB rising at 1.852ns
  Destination Clock:    ARB_MODE/CLK90_TB falling at 5.555ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_13 to ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.XQ      Tcko                  0.591   ARB_MODE/TB_USER_OUTPUT_DATA<13>
                                                       ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_13
    RAMB16_X1Y6.DIA13    net (fanout=1)        2.284   ARB_MODE/TB_USER_OUTPUT_DATA<13>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.222   ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.813ns logic, 2.284ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_183_CLKFX_BUF = 
PERIOD TIMEGRP         "ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_183_CLKFX_BUF" 
TS_ARB_EDDS_SIN *         16 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_184_CLKFX_BUF = 
PERIOD TIMEGRP         "ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_184_CLKFX_BUF" 
TS_ARB_EDDS_SIN *         4 HIGH 50%;

 914 paths analyzed, 242 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  15.404ns.
--------------------------------------------------------------------------------
Slack:                  2.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_11 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.229 - 0.318)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_11 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y78.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<11>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_11
    SLICE_X79Y74.G1      net (fanout=4)        2.181   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<11>
    SLICE_X79Y74.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (3.584ns logic, 4.029ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  2.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_5 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.587ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.229 - 0.294)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_5 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y76.XQ      Tcko                  0.591   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_5
    SLICE_X79Y73.F1      net (fanout=4)        2.048   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<5>
    SLICE_X79Y73.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (3.691ns logic, 3.896ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  2.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_15 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.462ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.229 - 0.310)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_15 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y81.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<15>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_15
    SLICE_X79Y75.G2      net (fanout=4)        2.160   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<15>
    SLICE_X79Y75.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.462ns (3.454ns logic, 4.008ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  2.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_12 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.229 - 0.287)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_12 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<13>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_12
    SLICE_X79Y75.F1      net (fanout=4)        2.063   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<12>
    SLICE_X79Y75.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (3.516ns logic, 3.911ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  2.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.229 - 0.296)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0
    SLICE_X79Y72.F2      net (fanout=4)        1.613   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<0>
    SLICE_X79Y72.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (3.906ns logic, 3.461ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  2.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_1 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.270ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.229 - 0.296)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_1 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_1
    SLICE_X79Y72.F3      net (fanout=4)        1.561   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<1>
    SLICE_X79Y72.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<0>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (3.861ns logic, 3.409ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  2.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_13 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.229 - 0.287)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_13 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<13>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_13
    SLICE_X79Y75.F3      net (fanout=4)        1.952   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<13>
    SLICE_X79Y75.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (3.471ns logic, 3.800ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  2.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_3 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.229 - 0.291)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_3 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y85.XQ      Tcko                  0.591   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_3
    SLICE_X79Y72.G4      net (fanout=4)        1.610   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<3>
    SLICE_X79Y72.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (3.804ns logic, 3.458ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  2.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_7 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.229 - 0.322)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_7 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y76.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_7
    SLICE_X79Y73.G1      net (fanout=4)        1.589   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<7>
    SLICE_X79Y73.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.151ns (3.714ns logic, 3.437ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  2.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_4 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.229 - 0.294)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_4 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y76.YQ      Tcko                  0.580   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_4
    SLICE_X79Y73.F3      net (fanout=4)        1.645   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<4>
    SLICE_X79Y73.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.173ns (3.680ns logic, 3.493ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  2.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_6 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.229 - 0.322)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_6 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y76.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_6
    SLICE_X79Y73.G2      net (fanout=4)        1.502   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<6>
    SLICE_X79Y73.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (3.759ns logic, 3.350ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  3.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_2 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.896ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.229 - 0.324)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_2 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_2
    SLICE_X79Y72.G3      net (fanout=4)        1.159   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<2>
    SLICE_X79Y72.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<1>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<1>
    SLICE_X79Y73.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<2>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<3>
    SLICE_X79Y74.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.896ns (3.889ns logic, 3.007ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  3.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_9 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.229 - 0.318)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_9 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y79.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_9
    SLICE_X79Y74.F3      net (fanout=4)        1.431   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<9>
    SLICE_X79Y74.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (3.601ns logic, 3.279ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  3.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_19 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.856ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_19 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<19>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_19
    SLICE_X79Y76.G1      net (fanout=4)        1.684   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<19>
    SLICE_X79Y76.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (3.324ns logic, 3.532ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  3.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_16 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.229 - 0.281)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_16 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y83.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<17>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_16
    SLICE_X79Y76.F3      net (fanout=4)        1.638   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<16>
    SLICE_X79Y76.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (3.386ns logic, 3.486ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  3.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_8 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.229 - 0.318)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_8 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y79.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_8
    SLICE_X79Y74.F2      net (fanout=4)        1.233   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<8>
    SLICE_X79Y74.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<4>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.727ns (3.646ns logic, 3.081ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  3.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_18 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_18 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<19>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_18
    SLICE_X79Y76.G4      net (fanout=4)        1.400   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<18>
    SLICE_X79Y76.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<9>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.617ns (3.369ns logic, 3.248ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  3.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_10 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.229 - 0.318)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_10 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y78.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<11>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_10
    SLICE_X79Y74.G4      net (fanout=4)        1.036   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<10>
    SLICE_X79Y74.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<5>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<5>
    SLICE_X79Y75.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<6>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (3.629ns logic, 2.884ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  3.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_17 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.544ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.229 - 0.281)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_17 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y83.XQ      Tcko                  0.631   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<17>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_17
    SLICE_X79Y76.F4      net (fanout=4)        1.355   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<17>
    SLICE_X79Y76.COUT    Topcyf                1.195   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.544ns (3.341ns logic, 3.203ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_14 (FF)
  Destination:          ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.383ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.229 - 0.310)
  Source Clock:         ARB_CLK_TB_OBUF rising at 0.000ns
  Destination Clock:    ARB_CLK_TB_OBUF falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_14 to ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y81.YQ      Tcko                  0.676   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<15>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_14
    SLICE_X79Y75.G4      net (fanout=4)        1.036   ARB_MODE/DDR2_16_TO_64/SYNC_CNT<14>
    SLICE_X79Y75.COUT    Topcyg                1.178   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut<7>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.CIN     net (fanout=1)        0.000   ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<7>
    SLICE_X79Y76.COUT    Tbyp                  0.130   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<8>
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy<9>
    SLICE_X73Y90.G3      net (fanout=1)        1.551   ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU
    SLICE_X73Y90.Y       Tilo                  0.648   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001
    SLICE_X73Y91.SR      net (fanout=1)        0.297   ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000
    SLICE_X73Y91.CLK     Tsrck                 0.867   ARB_SYNC_OUT
                                                       ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (3.499ns logic, 2.884ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clock                       |     18.519ns|      4.197ns|     19.135ns|            0|            1|          105|        20176|
| TS_DCM_INTRST_DCM214MHz_CLK2X_|      9.259ns|          N/A|          N/A|            0|            0|            0|            0|
| BUF                           |             |             |             |             |             |             |             |
| TS_DCM_INTRST_DCM214MHz_CLKFX_|      4.630ns|          N/A|          N/A|            0|            0|            0|            0|
| BUF                           |             |             |             |             |             |             |             |
| TS_ARB_MODE_DCM_133_XLXN_6    |      7.407ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_ARB_MODE_DCM_133_XLXI_2_CL|      7.407ns|          N/A|          N/A|            0|            0|            0|            0|
|  K0_BUF                       |             |             |             |             |             |             |             |
|  TS_ARB_MODE_XLXN_339         |      7.407ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_ARB_MODE_DCM_133_XLXI_2_CL|      7.407ns|          N/A|          N/A|            0|            0|            0|            0|
|  K0_BUF_0                     |             |             |             |             |             |             |             |
|  TS_ARB_MODE_XLXN_339_0       |      7.407ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_DCM_INTRST_DCM214MHz_CLK2X_|      9.259ns|      8.830ns|          N/A|            0|            0|         9177|            0|
| BUF_0                         |             |             |             |             |             |             |             |
| TS_DCM_INTRST_DCM214MHz_CLKFX_|      4.630ns|      4.613ns|          N/A|            0|            0|         4234|            0|
| BUF_0                         |             |             |             |             |             |             |             |
| TS_ARB_MODE_DCM_133_XLXN_6_0  |      7.407ns|          N/A|      7.654ns|            0|            1|            0|         6765|
|  TS_ARB_MODE_DCM_133_XLXI_2_CL|      7.407ns|      7.246ns|          N/A|            0|            0|         5666|            0|
|  K0_BUF_1                     |             |             |             |             |             |             |             |
|  TS_ARB_MODE_XLXN_339_1       |      7.407ns|      7.654ns|          N/A|            1|            0|         1099|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ARB_EDDS_SIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ARB_EDDS_SIN                |     80.000ns|      3.072ns|     61.616ns|            0|            0|            9|          914|
| TS_ARB_MODE_DDR2_16_TO_64_XLXI|      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| _182_XLXI_183_CLKFX_BUF       |             |             |             |             |             |             |             |
| TS_ARB_MODE_DDR2_16_TO_64_XLXI|     20.000ns|     15.404ns|          N/A|            0|            0|          914|            0|
| _182_XLXI_184_CLKFX_BUF       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ARB_EDDS_SIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARB_EDDS_SIN   |    9.072|         |    7.702|         |
NCS            |    3.072|         |         |         |
NWE            |    3.072|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    8.830|    5.146|    3.568|    7.246|
DDR2_DQS<0>    |   14.178|   14.116|         |         |
DDR2_DQS<1>    |   14.806|   14.221|         |         |
DDR2_DQS_N<0>  |   14.178|   14.116|         |         |
DDR2_DQS_N<1>  |   14.806|   14.221|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    8.440|         |    6.193|         |
DDR2_DQS<0>    |    2.673|    3.208|    3.093|    4.105|
DDR2_DQS_N<0>  |    2.673|    3.208|    3.093|    4.105|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    8.523|         |    6.551|         |
DDR2_DQS<1>    |    3.291|    3.239|    3.135|    3.573|
DDR2_DQS_N<1>  |    3.291|    3.239|    3.135|    3.573|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    8.440|         |    6.193|         |
DDR2_DQS<0>    |    2.673|    3.208|    3.093|    4.105|
DDR2_DQS_N<0>  |    2.673|    3.208|    3.093|    4.105|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    8.523|         |    6.551|         |
DDR2_DQS<1>    |    3.291|    3.239|    3.135|    3.573|
DDR2_DQS_N<1>  |    3.291|    3.239|    3.135|    3.573|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock NCS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARB_EDDS_SIN   |    3.072|         |         |         |
NCS            |    3.072|         |         |         |
NWE            |    3.072|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock NWE
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARB_EDDS_SIN   |    3.072|         |         |         |
NCS            |    3.072|         |         |         |
NWE            |    3.072|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 62

Constraints cover 1156350 paths, 47 nets, and 16996 connections

Design statistics:
   Minimum period:  19.966ns{1}   (Maximum frequency:  50.085MHz)
   Maximum path delay from/to any node:  12.250ns
   Maximum net delay:   2.459ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 02 20:54:16 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



