{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654922152906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654922152906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 22:35:52 2022 " "Processing started: Fri Jun 10 22:35:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654922152906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922152906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ram -c Ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ram -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922152906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654922153228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654922153228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestAlu " "Found entity 1: TestAlu" {  } { { "TestAlu.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/TestAlu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulador.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulador " "Found entity 1: Modulador" {  } { { "Modulador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Modulador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorbanderas.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorbanderas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorBanderas " "Found entity 1: ControladorBanderas" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaxor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaxor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaXOR " "Found entity 1: CompuertaXOR" {  } { { "CompuertaXOR.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaXOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaOR " "Found entity 1: CompuertaOR" {  } { { "CompuertaOR.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaand.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaAND " "Found entity 1: CompuertaAND" {  } { { "CompuertaAND.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datarom_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file datarom_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataRom " "Found entity 1: dataRom" {  } { { "dataRom_bb.v" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataRom_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_Instruction_Memory " "Found entity 1: test_Instruction_Memory" {  } { { "test_Instruction_Memory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pc " "Found entity 1: clk_pc" {  } { { "clk_pc.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/clk_pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_pc " "Found entity 1: sum_pc" {  } { { "sum_pc.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/sum_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_instrucciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo_instrucciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_instrucciones " "Found entity 1: modulo_instrucciones" {  } { { "modulo_instrucciones.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_moduloinstrucciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_moduloinstrucciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_moduloInstrucciones " "Found entity 1: test_moduloInstrucciones" {  } { { "test_moduloInstrucciones.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloInstrucciones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_suma " "Found entity 1: test_suma" {  } { { "test_suma.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_PC " "Found entity 1: modulo_PC" {  } { { "modulo_PC.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_modulopc.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_modulopc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_moduloPC " "Found entity 1: test_moduloPC" {  } { { "test_moduloPC.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(9) " "Verilog HDL warning at extend.sv(9): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/extend.sv" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654922159696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decode.sv(27) " "Verilog HDL warning at decode.sv(27): extended using \"x\" or \"z\"" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654922159697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decode.sv(41) " "Verilog HDL warning at decode.sv(41): extended using \"x\" or \"z\"" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654922159697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decode.sv(43) " "Verilog HDL warning at decode.sv(43): extended using \"x\" or \"z\"" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654922159697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxARM " "Found entity 1: muxARM" {  } { { "muxARM.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/muxARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMUX " "Found entity 1: testMUX" {  } { { "testMUX.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/testMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159700 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadControl " "Found entity 1: unidadControl" {  } { { "unidadControl.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_unidadcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_unidadcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_UnidadControl " "Found entity 1: test_UnidadControl" {  } { { "test_UnidadControl.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_UnidadControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instuction_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file instuction_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instuction_Register " "Found entity 1: Instuction_Register" {  } { { "Instuction_Register.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_instuction_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_instuction_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_Instuction_Register " "Found entity 1: test_Instuction_Register" {  } { { "test_Instuction_Register.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instuction_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ram Ram control_Reg_Inst.sv(24) " "Verilog HDL Declaration information at control_Reg_Inst.sv(24): object \"ram\" differs only in case from object \"Ram\" in the same scope" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654922159707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_reg_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_reg_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_Reg_Inst " "Found entity 1: control_Reg_Inst" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_control_reg_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_control_reg_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_control_Reg_Inst " "Found entity 1: test_control_Reg_Inst" {  } { { "test_control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_control_Reg_Inst.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mov " "Found entity 1: Mov" {  } { { "Mov.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Mov.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ram Ram RAM_Test.sv(10) " "Verilog HDL Declaration information at RAM_Test.sv(10): object \"ram\" differs only in case from object \"Ram\" in the same scope" {  } { { "RAM_Test.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_Test.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654922159711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Test " "Found entity 1: RAM_Test" {  } { { "RAM_Test.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_Test.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RamD.sv(21) " "Verilog HDL information at RamD.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654922159712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ramd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RamD " "Found entity 1: RamD" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu " "Found entity 1: test_cpu" {  } { { "test_cpu.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file syncpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyncPantalla " "Found entity 1: SyncPantalla" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922159717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922159717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_on_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_on_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text2-Behavioral " "Found design unit 1: Pixel_On_Text2-Behavioral" {  } { { "Pixel_On_Text2.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922160042 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text2 " "Found entity 1: Pixel_On_Text2" {  } { { "Pixel_On_Text2.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922160042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922160042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "CommonPak.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922160043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "CommonPak.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922160043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922160043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "Font_Rom.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922160045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "Font_Rom.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922160045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922160045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 control_Reg_Inst.sv(49) " "Verilog HDL Implicit Net warning at control_Reg_Inst.sv(49): created implicit net for \"clk2\"" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync VGA.sv(13) " "Verilog HDL Implicit Net warning at VGA.sv(13): created implicit net for \"sync\"" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 VGA.sv(15) " "Verilog HDL Implicit Net warning at VGA.sv(15): created implicit net for \"clk2\"" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel SyncPantalla.sv(42) " "Verilog HDL Implicit Net warning at SyncPantalla.sv(42): created implicit net for \"pixel\"" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "displayAsquii SyncPantalla.sv(47) " "Verilog HDL Implicit Net warning at SyncPantalla.sv(47): created implicit net for \"displayAsquii\"" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel2 SyncPantalla.sv(53) " "Verilog HDL Implicit Net warning at SyncPantalla.sv(53): created implicit net for \"pixel2\"" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_Reg_Inst " "Elaborating entity \"control_Reg_Inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654922160083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram control_Reg_Inst.sv(24) " "Verilog HDL or VHDL warning at control_Reg_Inst.sv(24): object \"ram\" assigned a value but never read" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654922160093 "|control_Reg_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadControl unidadControl:unitC " "Elaborating entity \"unidadControl\" for hierarchy \"unidadControl:unitC\"" {  } { { "control_Reg_Inst.sv" "unitC" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode unidadControl:unitC\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"unidadControl:unitC\|decode:dec\"" {  } { { "unidadControl.sv" "dec" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic unidadControl:unitC\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"unidadControl:unitC\|condlogic:cl\"" {  } { { "unidadControl.sv" "cl" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr unidadControl:unitC\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"unidadControl:unitC\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck unidadControl:unitC\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"unidadControl:unitC\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instuction_Register Instuction_Register:mIR " "Elaborating entity \"Instuction_Register\" for hierarchy \"Instuction_Register:mIR\"" {  } { { "control_Reg_Inst.sv" "mIR" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_instrucciones Instuction_Register:mIR\|modulo_instrucciones:mI " "Elaborating entity \"modulo_instrucciones\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\"" {  } { { "Instuction_Register.sv" "mI" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_PC Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC " "Elaborating entity \"modulo_PC\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\"" {  } { { "modulo_instrucciones.sv" "modPC" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxARM Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|muxARM:pcmux " "Elaborating entity \"muxARM\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|muxARM:pcmux\"" {  } { { "modulo_PC.sv" "pcmux" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pc Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|clk_pc:clkPc " "Elaborating entity \"clk_pc\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|clk_pc:clkPc\"" {  } { { "modulo_PC.sv" "clkPc" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_pc Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|sum_pc:sumPC " "Elaborating entity \"sum_pc\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|sum_pc:sumPC\"" {  } { { "modulo_PC.sv" "sumPC" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory Instuction_Register:mIR\|modulo_instrucciones:mI\|instructionMemory:intMem " "Elaborating entity \"instructionMemory\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|instructionMemory:intMem\"" {  } { { "modulo_instrucciones.sv" "intMem" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160104 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "312 0 327 instructionMemory.sv(13) " "Verilog HDL warning at instructionMemory.sv(13): number of words (312) in memory file does not match the number of elements in the address range \[0:327\]" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654922160104 "|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram instructionMemory.sv(13) " "Verilog HDL warning at instructionMemory.sv(13): initial value for variable ram should be constant" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1654922160104 "|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram 0 instructionMemory.sv(8) " "Net \"ram\" at instructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654922160105 "|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxARM Instuction_Register:mIR\|muxARM:ra1mux " "Elaborating entity \"muxARM\" for hierarchy \"Instuction_Register:mIR\|muxARM:ra1mux\"" {  } { { "Instuction_Register.sv" "ra1mux" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Instuction_Register:mIR\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"Instuction_Register:mIR\|regfile:rf\"" {  } { { "Instuction_Register.sv" "rf" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend Instuction_Register:mIR\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"Instuction_Register:mIR\|extend:ext\"" {  } { { "Instuction_Register.sv" "ext" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock\"" {  } { { "control_Reg_Inst.sv" "clock" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA_Controller " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA_Controller\"" {  } { { "control_Reg_Inst.sv" "VGA_Controller" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160109 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync VGA.sv(13) " "Verilog HDL or VHDL warning at VGA.sv(13): object \"sync\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654922160122 "|control_Reg_Inst|VGA:VGA_Controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram 0 VGA.sv(3) " "Net \"ram\" at VGA.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654922160122 "|control_Reg_Inst|VGA:VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncPantalla VGA:VGA_Controller\|SyncPantalla:syncPantalla " "Elaborating entity \"SyncPantalla\" for hierarchy \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\"" {  } { { "VGA.sv" "syncPantalla" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SyncPantalla.sv(64) " "Verilog HDL assignment warning at SyncPantalla.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654922160129 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SyncPantalla.sv(74) " "Verilog HDL assignment warning at SyncPantalla.sv(74): truncated value with size 32 to match size of target (10)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654922160129 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncPantalla.sv(103) " "Verilog HDL assignment warning at SyncPantalla.sv(103): truncated value with size 32 to match size of target (1)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654922160130 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncPantalla.sv(104) " "Verilog HDL assignment warning at SyncPantalla.sv(104): truncated value with size 32 to match size of target (1)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654922160130 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_On_Text2 VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1 " "Elaborating entity \"Pixel_On_Text2\" for hierarchy \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\"" {  } { { "SyncPantalla.sv" "t1" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "charPosition Pixel_On_Text2.vhd(29) " "Verilog HDL or VHDL warning at Pixel_On_Text2.vhd(29): object \"charPosition\" assigned a value but never read" {  } { { "Pixel_On_Text2.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654922160212 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_Rom VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom " "Elaborating entity \"Font_Rom\" for hierarchy \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom\"" {  } { { "Pixel_On_Text2.vhd" "FontRom" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluCPU " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluCPU\"" {  } { { "control_Reg_Inst.sv" "aluCPU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador ALU:aluCPU\|Sumador:sumadorALU " "Elaborating entity \"Sumador\" for hierarchy \"ALU:aluCPU\|Sumador:sumadorALU\"" {  } { { "ALU.sv" "sumadorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador ALU:aluCPU\|Restador:restadorALU " "Elaborating entity \"Restador\" for hierarchy \"ALU:aluCPU\|Restador:restadorALU\"" {  } { { "ALU.sv" "restadorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador ALU:aluCPU\|Multiplicador:multiplicadorALU " "Elaborating entity \"Multiplicador\" for hierarchy \"ALU:aluCPU\|Multiplicador:multiplicadorALU\"" {  } { { "ALU.sv" "multiplicadorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor ALU:aluCPU\|Divisor:divisorALU " "Elaborating entity \"Divisor\" for hierarchy \"ALU:aluCPU\|Divisor:divisorALU\"" {  } { { "ALU.sv" "divisorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulador ALU:aluCPU\|Modulador:moduladorALU " "Elaborating entity \"Modulador\" for hierarchy \"ALU:aluCPU\|Modulador:moduladorALU\"" {  } { { "ALU.sv" "moduladorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaAND ALU:aluCPU\|CompuertaAND:andALU " "Elaborating entity \"CompuertaAND\" for hierarchy \"ALU:aluCPU\|CompuertaAND:andALU\"" {  } { { "ALU.sv" "andALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaOR ALU:aluCPU\|CompuertaOR:orALU " "Elaborating entity \"CompuertaOR\" for hierarchy \"ALU:aluCPU\|CompuertaOR:orALU\"" {  } { { "ALU.sv" "orALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaXOR ALU:aluCPU\|CompuertaXOR:xorALU " "Elaborating entity \"CompuertaXOR\" for hierarchy \"ALU:aluCPU\|CompuertaXOR:xorALU\"" {  } { { "ALU.sv" "xorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:aluCPU\|ShiftLeft:shiftLeftALU " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:aluCPU\|ShiftLeft:shiftLeftALU\"" {  } { { "ALU.sv" "shiftLeftALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ALU:aluCPU\|ShiftRight:shiftRightALU " "Elaborating entity \"ShiftRight\" for hierarchy \"ALU:aluCPU\|ShiftRight:shiftRightALU\"" {  } { { "ALU.sv" "shiftRightALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mov ALU:aluCPU\|Mov:MovALU " "Elaborating entity \"Mov\" for hierarchy \"ALU:aluCPU\|Mov:MovALU\"" {  } { { "ALU.sv" "MovALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor ALU:aluCPU\|Multiplexor:multiplexorALU " "Elaborating entity \"Multiplexor\" for hierarchy \"ALU:aluCPU\|Multiplexor:multiplexorALU\"" {  } { { "ALU.sv" "multiplexorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorBanderas ALU:aluCPU\|ControladorBanderas:controladorBanderas " "Elaborating entity \"ControladorBanderas\" for hierarchy \"ALU:aluCPU\|ControladorBanderas:controladorBanderas\"" {  } { { "ALU.sv" "controladorBanderas" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160228 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "carryOut ControladorBanderas.sv(21) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(21): variable \"carryOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654922160229 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "borrowOut ControladorBanderas.sv(26) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(26): variable \"borrowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654922160229 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow ControladorBanderas.sv(42) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(42): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654922160229 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "carryOut ControladorBanderas.sv(131) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(131): variable \"carryOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654922160229 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamD RamD:Ram " "Elaborating entity \"RamD\" for hierarchy \"RamD:Ram\"" {  } { { "control_Reg_Inst.sv" "Ram" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922160229 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "37 0 327 RamD.sv(16) " "Verilog HDL warning at RamD.sv(16): number of words (37) in memory file does not match the number of elements in the address range \[0:327\]" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654922160282 "|control_Reg_Inst|RamD:Ram"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram RamD.sv(16) " "Verilog HDL warning at RamD.sv(16): initial value for variable ram should be constant" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1654922160282 "|control_Reg_Inst|RamD:Ram"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Ram.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/Ram.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Ram.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/Ram.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654922161906 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654922161906 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654922161906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922161943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Ram.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Ram.ram0_Font_Rom_d6022abf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654922161944 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654922161944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvc1 " "Found entity 1: altsyncram_cvc1" {  } { { "db/altsyncram_cvc1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_cvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654922161976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922161976 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654922162087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654922162237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.map.smsg " "Generated suppressed messages file C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922162415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654922162505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654922162505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654922162539 "|control_Reg_Inst|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654922162539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654922162540 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654922162540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654922162540 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654922162540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654922162540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654922162559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 22:36:02 2022 " "Processing ended: Fri Jun 10 22:36:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654922162559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654922162559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654922162559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654922162559 ""}
