LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY DEMUX IS
PORT(

	A1 : IN STD_LOGIC;
	S0, S1 : IN STD_LOGIC;
	O1,O2,O3,O4 : OUT STD_LOGIC;
); 
END DEMUX;

ARCHITECTURE LOGICA OF DEMUX IS
BEGIN

WITH (S0 NAND S1) SELECT
	O1 <= A1 WHEN '1',
			'0' WHEN '0';

END LOGICA;