--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11807 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.199ns.
--------------------------------------------------------------------------------

Paths for end point clock_divider/blink_clk (SLICE_X15Y40.A1), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_0 (FF)
  Destination:          clock_divider/blink_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.416 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_0 to clock_divider/blink_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_0
    SLICE_X14Y39.A4      net (fanout=3)        1.312   clock_divider/onehz_idx<0>
    SLICE_X14Y39.COUT    Topcya                0.379   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_lut<0>_INV_0
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y40.A1      net (fanout=9)        0.830   N21
    SLICE_X15Y40.CLK     Tas                   0.322   clock_divider/blink_clk
                                                       clock_divider/blink_clk_rstpot
                                                       clock_divider/blink_clk
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.820ns logic, 3.310ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_1 (FF)
  Destination:          clock_divider/blink_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.416 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_1 to clock_divider/blink_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_1
    SLICE_X14Y39.B4      net (fanout=3)        1.267   clock_divider/onehz_idx<1>
    SLICE_X14Y39.COUT    Topcyb                0.380   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/onehz_idx<1>_rt.1
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y40.A1      net (fanout=9)        0.830   N21
    SLICE_X15Y40.CLK     Tas                   0.322   clock_divider/blink_clk
                                                       clock_divider/blink_clk_rstpot
                                                       clock_divider/blink_clk
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (1.821ns logic, 3.265ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_2 (FF)
  Destination:          clock_divider/blink_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.416 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_2 to clock_divider/blink_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_2
    SLICE_X14Y39.C3      net (fanout=3)        1.343   clock_divider/onehz_idx<2>
    SLICE_X14Y39.COUT    Topcyc                0.277   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/onehz_idx<2>_rt.1
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y40.A1      net (fanout=9)        0.830   N21
    SLICE_X15Y40.CLK     Tas                   0.322   clock_divider/blink_clk
                                                       clock_divider/blink_clk_rstpot
                                                       clock_divider/blink_clk
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (1.718ns logic, 3.341ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/blink_idx_11 (SLICE_X15Y41.A1), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_0 (FF)
  Destination:          clock_divider/blink_idx_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.418 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_0 to clock_divider/blink_idx_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_0
    SLICE_X14Y39.A4      net (fanout=3)        1.312   clock_divider/onehz_idx<0>
    SLICE_X14Y39.COUT    Topcya                0.379   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_lut<0>_INV_0
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y41.A1      net (fanout=9)        0.684   N21
    SLICE_X15Y41.CLK     Tas                   0.322   clock_divider/blink_idx<14>
                                                       clock_divider/Mmux_blink_idx[31]_GND_3_o_mux_12_OUT31
                                                       clock_divider/blink_idx_11
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (1.820ns logic, 3.164ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_1 (FF)
  Destination:          clock_divider/blink_idx_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.418 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_1 to clock_divider/blink_idx_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_1
    SLICE_X14Y39.B4      net (fanout=3)        1.267   clock_divider/onehz_idx<1>
    SLICE_X14Y39.COUT    Topcyb                0.380   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/onehz_idx<1>_rt.1
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y41.A1      net (fanout=9)        0.684   N21
    SLICE_X15Y41.CLK     Tas                   0.322   clock_divider/blink_idx<14>
                                                       clock_divider/Mmux_blink_idx[31]_GND_3_o_mux_12_OUT31
                                                       clock_divider/blink_idx_11
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (1.821ns logic, 3.119ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_2 (FF)
  Destination:          clock_divider/blink_idx_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.418 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_2 to clock_divider/blink_idx_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_2
    SLICE_X14Y39.C3      net (fanout=3)        1.343   clock_divider/onehz_idx<2>
    SLICE_X14Y39.COUT    Topcyc                0.277   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/onehz_idx<2>_rt.1
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y41.A1      net (fanout=9)        0.684   N21
    SLICE_X15Y41.CLK     Tas                   0.322   clock_divider/blink_idx<14>
                                                       clock_divider/Mmux_blink_idx[31]_GND_3_o_mux_12_OUT31
                                                       clock_divider/blink_idx_11
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (1.718ns logic, 3.195ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/blink_idx_14 (SLICE_X15Y41.D2), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_0 (FF)
  Destination:          clock_divider/blink_idx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.418 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_0 to clock_divider/blink_idx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_0
    SLICE_X14Y39.A4      net (fanout=3)        1.312   clock_divider/onehz_idx<0>
    SLICE_X14Y39.COUT    Topcya                0.379   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_lut<0>_INV_0
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y41.D2      net (fanout=9)        0.675   N21
    SLICE_X15Y41.CLK     Tas                   0.322   clock_divider/blink_idx<14>
                                                       clock_divider/Mmux_blink_idx[31]_GND_3_o_mux_12_OUT61
                                                       clock_divider/blink_idx_14
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (1.820ns logic, 3.155ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_1 (FF)
  Destination:          clock_divider/blink_idx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.418 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_1 to clock_divider/blink_idx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_1
    SLICE_X14Y39.B4      net (fanout=3)        1.267   clock_divider/onehz_idx<1>
    SLICE_X14Y39.COUT    Topcyb                0.380   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/onehz_idx<1>_rt.1
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y41.D2      net (fanout=9)        0.675   N21
    SLICE_X15Y41.CLK     Tas                   0.322   clock_divider/blink_idx<14>
                                                       clock_divider/Mmux_blink_idx[31]_GND_3_o_mux_12_OUT61
                                                       clock_divider/blink_idx_14
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (1.821ns logic, 3.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_2 (FF)
  Destination:          clock_divider/blink_idx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.418 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_2 to clock_divider/blink_idx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_2
    SLICE_X14Y39.C3      net (fanout=3)        1.343   clock_divider/onehz_idx<2>
    SLICE_X14Y39.COUT    Topcyc                0.277   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
                                                       clock_divider/onehz_idx<2>_rt.1
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<3>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider/blink_idx<7>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<7>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider/blink_idx<10>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<11>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider/blink_idx<15>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<15>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider/blink_idx<17>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<19>
    SLICE_X14Y44.AMUX    Tcina                 0.202   clock_divider/blink_idx<23>
                                                       clock_divider/Madd_blink_idx[31]_GND_3_o_add_4_OUT_cy<23>
    SLICE_X16Y42.B2      net (fanout=5)        1.074   clock_divider/blink_idx[31]_GND_3_o_add_4_OUT<20>
    SLICE_X16Y42.B       Tilo                  0.205   clock_divider/blink_idx<6>
                                                       clock_divider/blink_idx[31]_GND_3_o_equal_12_o<31>6_SW0
    SLICE_X15Y41.D2      net (fanout=9)        0.675   N21
    SLICE_X15Y41.CLK     Tas                   0.322   clock_divider/blink_idx<14>
                                                       clock_divider/Mmux_blink_idx[31]_GND_3_o_mux_12_OUT61
                                                       clock_divider/blink_idx_14
    -------------------------------------------------  ---------------------------
    Total                                      4.904ns (1.718ns logic, 3.186ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pause_debouncer/temp_state (SLICE_X5Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pause_debouncer/temp_state (FF)
  Destination:          pause_debouncer/temp_state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_debouncer/temp_state to pause_debouncer/temp_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.AQ       Tcko                  0.198   pause_debouncer/temp_state
                                                       pause_debouncer/temp_state
    SLICE_X5Y52.A6       net (fanout=2)        0.022   pause_debouncer/temp_state
    SLICE_X5Y52.CLK      Tah         (-Th)    -0.215   pause_debouncer/temp_state
                                                       pause_debouncer/temp_state_rstpot
                                                       pause_debouncer/temp_state
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/onehz_clk (SLICE_X21Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/onehz_clk (FF)
  Destination:          clock_divider/onehz_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/onehz_clk to clock_divider/onehz_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.198   clock_divider/onehz_clk
                                                       clock_divider/onehz_clk
    SLICE_X21Y33.A6      net (fanout=2)        0.025   clock_divider/onehz_clk
    SLICE_X21Y33.CLK     Tah         (-Th)    -0.215   clock_divider/onehz_clk
                                                       clock_divider/onehz_clk_rstpot
                                                       clock_divider/onehz_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point reset_debouncer/temp_state (SLICE_X23Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_debouncer/temp_state (FF)
  Destination:          reset_debouncer/temp_state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_debouncer/temp_state to reset_debouncer/temp_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.198   reset_debouncer/temp_state
                                                       reset_debouncer/temp_state
    SLICE_X23Y21.A6      net (fanout=14)       0.025   reset_debouncer/temp_state
    SLICE_X23Y21.CLK     Tah         (-Th)    -0.215   reset_debouncer/temp_state
                                                       reset_debouncer/temp_state_rstpot
                                                       reset_debouncer/temp_state
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider/fast_idx<7>/CLK
  Logical resource: clock_divider/fast_idx_5/CK
  Location pin: SLICE_X24Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider/fast_idx<7>/CLK
  Logical resource: clock_divider/fast_idx_7/CK
  Location pin: SLICE_X24Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.199|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11807 paths, 0 nets, and 620 connections

Design statistics:
   Minimum period:   5.199ns{1}   (Maximum frequency: 192.345MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 18 14:03:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



