# compile vhdl design source files
vhdl xil_defaultlib  "../../../T17_FlipFlop.srcs/sources_1/imports/exercises/T17_FlipFlop.vhd"
vhdl xil_defaultlib  "../../../T17_FlipFlop.srcs/sim_1/imports/exercises/T17_ClockedProcessTb.vhd"

# Do not sort compile order
nosort
