(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-12-04T22:45:28Z")
 (DESIGN "version_01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "version_01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CS\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM2\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UpDown\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_276.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_399.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM2\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_276.q Net_345.main_1 (2.585:2.585:2.585))
    (INTERCONNECT Net_276.q \\UpDown\:bQuadDec\:quad_A_delayed_0\\.main_0 (2.582:2.582:2.582))
    (INTERCONNECT Net_345.q step\(0\).pin_input (7.095:7.095:7.095))
    (INTERCONNECT Net_399.q Net_345.main_0 (2.589:2.589:2.589))
    (INTERCONNECT Net_399.q \\UpDown\:bQuadDec\:quad_B_delayed_0\\.main_0 (2.587:2.587:2.587))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Cnt8\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Cnt8\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Cnt8\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Cnt8\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:Net_1276\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UpDown\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT set_pwm\(0\).fb Net_345.main_2 (4.663:4.663:4.663))
    (INTERCONNECT scl\(0\).fb \\I2CS\:I2C_FF\\.scl_in (5.870:5.870:5.870))
    (INTERCONNECT sda\(0\).fb \\I2CS\:I2C_FF\\.sda_in (5.871:5.871:5.871))
    (INTERCONNECT \\I2CS\:I2C_FF\\.scl_out scl\(0\).pin_input (2.900:2.900:2.900))
    (INTERCONNECT \\I2CS\:I2C_FF\\.interrupt \\I2CS\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2CS\:I2C_FF\\.sda_out sda\(0\).pin_input (2.901:2.901:2.901))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_276.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM2\:PWMUDB\:prevCompare1\\.main_0 (3.371:3.371:3.371))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM2\:PWMUDB\:status_0\\.main_1 (3.376:3.376:3.376))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_399.main_1 (2.612:2.612:2.612))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\PWM2\:PWMUDB\:prevCompare2\\.main_0 (3.398:3.398:3.398))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\PWM2\:PWMUDB\:status_1\\.main_1 (3.398:3.398:3.398))
    (INTERCONNECT \\PWM2\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM2\:PWMUDB\:runmode_enable\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM2\:PWMUDB\:prevCompare1\\.q \\PWM2\:PWMUDB\:status_0\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM2\:PWMUDB\:prevCompare2\\.q \\PWM2\:PWMUDB\:status_1\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM2\:PWMUDB\:runmode_enable\\.q Net_276.main_0 (4.894:4.894:4.894))
    (INTERCONNECT \\PWM2\:PWMUDB\:runmode_enable\\.q Net_399.main_0 (4.894:4.894:4.894))
    (INTERCONNECT \\PWM2\:PWMUDB\:runmode_enable\\.q \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (4.323:4.323:4.323))
    (INTERCONNECT \\PWM2\:PWMUDB\:runmode_enable\\.q \\PWM2\:PWMUDB\:status_2\\.main_0 (2.633:2.633:2.633))
    (INTERCONNECT \\PWM2\:PWMUDB\:status_0\\.q \\PWM2\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\PWM2\:PWMUDB\:status_1\\.q \\PWM2\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.327:2.327:2.327))
    (INTERCONNECT \\PWM2\:PWMUDB\:status_2\\.q \\PWM2\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM2\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM2\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM2\:PWMUDB\:status_2\\.main_1 (3.203:3.203:3.203))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\UpDown\:Cnt8\:CounterUDB\:prevCompare\\.main_0 (3.970:3.970:3.970))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\UpDown\:Cnt8\:CounterUDB\:status_0\\.main_0 (3.225:3.225:3.225))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\UpDown\:Cnt8\:CounterUDB\:count_enable\\.main_0 (2.333:2.333:2.333))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:count_enable\\.q \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.307:2.307:2.307))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:count_stored_i\\.q \\UpDown\:Cnt8\:CounterUDB\:count_enable\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\UpDown\:Cnt8\:CounterUDB\:overflow_reg_i\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\UpDown\:Cnt8\:CounterUDB\:reload\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\UpDown\:Cnt8\:CounterUDB\:status_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\UpDown\:Net_1276\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:overflow_reg_i\\.q \\UpDown\:Cnt8\:CounterUDB\:status_2\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:prevCompare\\.q \\UpDown\:Cnt8\:CounterUDB\:status_0\\.main_1 (3.203:3.203:3.203))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:prevCompare\\.q \\UpDown\:Net_530\\.main_2 (2.289:2.289:2.289))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:prevCompare\\.q \\UpDown\:Net_611\\.main_2 (2.289:2.289:2.289))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:reload\\.q \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:status_0\\.q \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\UpDown\:Cnt8\:CounterUDB\:reload\\.main_1 (3.921:3.921:3.921))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.304:6.304:6.304))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\UpDown\:Cnt8\:CounterUDB\:status_3\\.main_0 (4.883:4.883:4.883))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\UpDown\:Cnt8\:CounterUDB\:underflow_reg_i\\.main_0 (4.883:4.883:4.883))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\UpDown\:Net_1276\\.main_0 (3.921:3.921:3.921))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:status_2\\.q \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.316:2.316:2.316))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:status_3\\.q \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.309:2.309:2.309))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (5.635:5.635:5.635))
    (INTERCONNECT \\UpDown\:Cnt8\:CounterUDB\:underflow_reg_i\\.q \\UpDown\:Cnt8\:CounterUDB\:status_3\\.main_1 (2.282:2.282:2.282))
    (INTERCONNECT \\UpDown\:Net_1203\\.q \\UpDown\:Cnt8\:CounterUDB\:count_enable\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UpDown\:Net_1203\\.q \\UpDown\:Cnt8\:CounterUDB\:count_stored_i\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\UpDown\:Net_1203\\.q \\UpDown\:Net_1203\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\UpDown\:Net_1251\\.q \\UpDown\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (3.896:3.896:3.896))
    (INTERCONNECT \\UpDown\:Net_1251\\.q \\UpDown\:Net_1251\\.main_0 (3.116:3.116:3.116))
    (INTERCONNECT \\UpDown\:Net_1251\\.q \\UpDown\:Net_1251_split\\.main_0 (3.099:3.099:3.099))
    (INTERCONNECT \\UpDown\:Net_1251\\.q \\UpDown\:Net_530\\.main_1 (3.892:3.892:3.892))
    (INTERCONNECT \\UpDown\:Net_1251\\.q \\UpDown\:Net_611\\.main_1 (3.892:3.892:3.892))
    (INTERCONNECT \\UpDown\:Net_1251_split\\.q \\UpDown\:Net_1251\\.main_7 (2.291:2.291:2.291))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:Cnt8\:CounterUDB\:reload\\.main_0 (3.595:3.595:3.595))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.457:3.457:3.457))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:Net_1203\\.main_0 (3.454:3.454:3.454))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:Net_1251\\.main_1 (5.166:5.166:5.166))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:Net_1251_split\\.main_1 (5.562:5.562:5.562))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:Net_1260\\.main_0 (3.454:3.454:3.454))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:bQuadDec\:Stsreg\\.status_2 (6.135:6.135:6.135))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:bQuadDec\:error\\.main_0 (6.066:6.066:6.066))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:bQuadDec\:state_0\\.main_0 (3.597:3.597:3.597))
    (INTERCONNECT \\UpDown\:Net_1260\\.q \\UpDown\:bQuadDec\:state_1\\.main_0 (3.597:3.597:3.597))
    (INTERCONNECT \\UpDown\:Net_1276\\.q \\UpDown\:Net_530\\.main_0 (3.653:3.653:3.653))
    (INTERCONNECT \\UpDown\:Net_1276\\.q \\UpDown\:Net_611\\.main_0 (3.653:3.653:3.653))
    (INTERCONNECT \\UpDown\:Net_530\\.q \\UpDown\:bQuadDec\:Stsreg\\.status_0 (2.903:2.903:2.903))
    (INTERCONNECT \\UpDown\:Net_611\\.q \\UpDown\:bQuadDec\:Stsreg\\.status_1 (2.899:2.899:2.899))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:Net_1203\\.main_4 (7.376:7.376:7.376))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:Net_1251\\.main_4 (5.347:5.347:5.347))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:Net_1251_split\\.main_4 (5.349:5.349:5.349))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:Net_1260\\.main_1 (7.376:7.376:7.376))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:bQuadDec\:Stsreg\\.status_3 (5.924:5.924:5.924))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:bQuadDec\:error\\.main_3 (5.810:5.810:5.810))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:bQuadDec\:state_0\\.main_3 (6.803:6.803:6.803))
    (INTERCONNECT \\UpDown\:bQuadDec\:error\\.q \\UpDown\:bQuadDec\:state_1\\.main_3 (6.803:6.803:6.803))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_delayed_0\\.q \\UpDown\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_delayed_0\\.q \\UpDown\:bQuadDec\:quad_A_filt\\.main_0 (3.198:3.198:3.198))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_delayed_1\\.q \\UpDown\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_delayed_1\\.q \\UpDown\:bQuadDec\:quad_A_filt\\.main_1 (3.205:3.205:3.205))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_delayed_2\\.q \\UpDown\:bQuadDec\:quad_A_filt\\.main_2 (2.899:2.899:2.899))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_filt\\.q \\UpDown\:Net_1203\\.main_2 (5.165:5.165:5.165))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_filt\\.q \\UpDown\:Net_1251\\.main_2 (4.065:4.065:4.065))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_filt\\.q \\UpDown\:Net_1251_split\\.main_2 (4.077:4.077:4.077))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_filt\\.q \\UpDown\:bQuadDec\:error\\.main_1 (3.093:3.093:3.093))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_filt\\.q \\UpDown\:bQuadDec\:quad_A_filt\\.main_3 (3.119:3.119:3.119))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_filt\\.q \\UpDown\:bQuadDec\:state_0\\.main_1 (5.176:5.176:5.176))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_A_filt\\.q \\UpDown\:bQuadDec\:state_1\\.main_1 (5.176:5.176:5.176))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_delayed_0\\.q \\UpDown\:bQuadDec\:quad_B_delayed_1\\.main_0 (3.223:3.223:3.223))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_delayed_0\\.q \\UpDown\:bQuadDec\:quad_B_filt\\.main_0 (3.212:3.212:3.212))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_delayed_1\\.q \\UpDown\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.802:2.802:2.802))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_delayed_1\\.q \\UpDown\:bQuadDec\:quad_B_filt\\.main_1 (2.804:2.804:2.804))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_delayed_2\\.q \\UpDown\:bQuadDec\:quad_B_filt\\.main_2 (2.300:2.300:2.300))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_filt\\.q \\UpDown\:Net_1203\\.main_3 (4.490:4.490:4.490))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_filt\\.q \\UpDown\:Net_1251\\.main_3 (3.388:3.388:3.388))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_filt\\.q \\UpDown\:Net_1251_split\\.main_3 (3.399:3.399:3.399))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_filt\\.q \\UpDown\:bQuadDec\:error\\.main_2 (2.296:2.296:2.296))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_filt\\.q \\UpDown\:bQuadDec\:quad_B_filt\\.main_3 (2.296:2.296:2.296))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_filt\\.q \\UpDown\:bQuadDec\:state_0\\.main_2 (4.501:4.501:4.501))
    (INTERCONNECT \\UpDown\:bQuadDec\:quad_B_filt\\.q \\UpDown\:bQuadDec\:state_1\\.main_2 (4.501:4.501:4.501))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_0\\.q \\UpDown\:Net_1203\\.main_6 (2.595:2.595:2.595))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_0\\.q \\UpDown\:Net_1251\\.main_6 (3.670:3.670:3.670))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_0\\.q \\UpDown\:Net_1251_split\\.main_6 (3.654:3.654:3.654))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_0\\.q \\UpDown\:Net_1260\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_0\\.q \\UpDown\:bQuadDec\:error\\.main_5 (4.568:4.568:4.568))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_0\\.q \\UpDown\:bQuadDec\:state_0\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_0\\.q \\UpDown\:bQuadDec\:state_1\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_1\\.q \\UpDown\:Net_1203\\.main_5 (2.790:2.790:2.790))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_1\\.q \\UpDown\:Net_1251\\.main_5 (5.156:5.156:5.156))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_1\\.q \\UpDown\:Net_1251_split\\.main_5 (4.599:4.599:4.599))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_1\\.q \\UpDown\:Net_1260\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_1\\.q \\UpDown\:bQuadDec\:error\\.main_4 (6.059:6.059:6.059))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_1\\.q \\UpDown\:bQuadDec\:state_0\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\UpDown\:bQuadDec\:state_1\\.q \\UpDown\:bQuadDec\:state_1\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT scl\(0\).pad_out scl\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sda\(0\).pad_out sda\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT step\(0\).pad_out step\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2CS\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT step\(0\).pad_out step\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT step\(0\)_PAD step\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sda\(0\).pad_out sda\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT sda\(0\)_PAD sda\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT scl\(0\).pad_out scl\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT scl\(0\)_PAD scl\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dir_step\(0\)_PAD Dir_step\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT set_pwm\(0\)_PAD set_pwm\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
