
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptreplay_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401648 <.init>:
  401648:	stp	x29, x30, [sp, #-16]!
  40164c:	mov	x29, sp
  401650:	bl	401b20 <ferror@plt+0x60>
  401654:	ldp	x29, x30, [sp], #16
  401658:	ret

Disassembly of section .plt:

0000000000401660 <memcpy@plt-0x20>:
  401660:	stp	x16, x30, [sp, #-16]!
  401664:	adrp	x16, 416000 <ferror@plt+0x14540>
  401668:	ldr	x17, [x16, #4088]
  40166c:	add	x16, x16, #0xff8
  401670:	br	x17
  401674:	nop
  401678:	nop
  40167c:	nop

0000000000401680 <memcpy@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15540>
  401684:	ldr	x17, [x16]
  401688:	add	x16, x16, #0x0
  40168c:	br	x17

0000000000401690 <_exit@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15540>
  401694:	ldr	x17, [x16, #8]
  401698:	add	x16, x16, #0x8
  40169c:	br	x17

00000000004016a0 <strtoul@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016a4:	ldr	x17, [x16, #16]
  4016a8:	add	x16, x16, #0x10
  4016ac:	br	x17

00000000004016b0 <strlen@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016b4:	ldr	x17, [x16, #24]
  4016b8:	add	x16, x16, #0x18
  4016bc:	br	x17

00000000004016c0 <fputs@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016c4:	ldr	x17, [x16, #32]
  4016c8:	add	x16, x16, #0x20
  4016cc:	br	x17

00000000004016d0 <exit@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016d4:	ldr	x17, [x16, #40]
  4016d8:	add	x16, x16, #0x28
  4016dc:	br	x17

00000000004016e0 <dup@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016e4:	ldr	x17, [x16, #48]
  4016e8:	add	x16, x16, #0x30
  4016ec:	br	x17

00000000004016f0 <strtoimax@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016f4:	ldr	x17, [x16, #56]
  4016f8:	add	x16, x16, #0x38
  4016fc:	br	x17

0000000000401700 <getegid@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15540>
  401704:	ldr	x17, [x16, #64]
  401708:	add	x16, x16, #0x40
  40170c:	br	x17

0000000000401710 <strtod@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15540>
  401714:	ldr	x17, [x16, #72]
  401718:	add	x16, x16, #0x48
  40171c:	br	x17

0000000000401720 <geteuid@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15540>
  401724:	ldr	x17, [x16, #80]
  401728:	add	x16, x16, #0x50
  40172c:	br	x17

0000000000401730 <getuid@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15540>
  401734:	ldr	x17, [x16, #88]
  401738:	add	x16, x16, #0x58
  40173c:	br	x17

0000000000401740 <__cxa_atexit@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15540>
  401744:	ldr	x17, [x16, #96]
  401748:	add	x16, x16, #0x60
  40174c:	br	x17

0000000000401750 <fputc@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15540>
  401754:	ldr	x17, [x16, #104]
  401758:	add	x16, x16, #0x68
  40175c:	br	x17

0000000000401760 <snprintf@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15540>
  401764:	ldr	x17, [x16, #112]
  401768:	add	x16, x16, #0x70
  40176c:	br	x17

0000000000401770 <localeconv@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15540>
  401774:	ldr	x17, [x16, #120]
  401778:	add	x16, x16, #0x78
  40177c:	br	x17

0000000000401780 <fileno@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15540>
  401784:	ldr	x17, [x16, #128]
  401788:	add	x16, x16, #0x80
  40178c:	br	x17

0000000000401790 <fclose@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15540>
  401794:	ldr	x17, [x16, #136]
  401798:	add	x16, x16, #0x88
  40179c:	br	x17

00000000004017a0 <getpid@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017a4:	ldr	x17, [x16, #144]
  4017a8:	add	x16, x16, #0x90
  4017ac:	br	x17

00000000004017b0 <fopen@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017b4:	ldr	x17, [x16, #152]
  4017b8:	add	x16, x16, #0x98
  4017bc:	br	x17

00000000004017c0 <malloc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017c4:	ldr	x17, [x16, #160]
  4017c8:	add	x16, x16, #0xa0
  4017cc:	br	x17

00000000004017d0 <__isoc99_fscanf@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017d4:	ldr	x17, [x16, #168]
  4017d8:	add	x16, x16, #0xa8
  4017dc:	br	x17

00000000004017e0 <strncmp@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017e4:	ldr	x17, [x16, #176]
  4017e8:	add	x16, x16, #0xb0
  4017ec:	br	x17

00000000004017f0 <bindtextdomain@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017f4:	ldr	x17, [x16, #184]
  4017f8:	add	x16, x16, #0xb8
  4017fc:	br	x17

0000000000401800 <__libc_start_main@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15540>
  401804:	ldr	x17, [x16, #192]
  401808:	add	x16, x16, #0xc0
  40180c:	br	x17

0000000000401810 <fgetc@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15540>
  401814:	ldr	x17, [x16, #200]
  401818:	add	x16, x16, #0xc8
  40181c:	br	x17

0000000000401820 <calloc@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15540>
  401824:	ldr	x17, [x16, #208]
  401828:	add	x16, x16, #0xd0
  40182c:	br	x17

0000000000401830 <dprintf@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15540>
  401834:	ldr	x17, [x16, #216]
  401838:	add	x16, x16, #0xd8
  40183c:	br	x17

0000000000401840 <realloc@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15540>
  401844:	ldr	x17, [x16, #224]
  401848:	add	x16, x16, #0xe0
  40184c:	br	x17

0000000000401850 <strdup@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15540>
  401854:	ldr	x17, [x16, #232]
  401858:	add	x16, x16, #0xe8
  40185c:	br	x17

0000000000401860 <close@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15540>
  401864:	ldr	x17, [x16, #240]
  401868:	add	x16, x16, #0xf0
  40186c:	br	x17

0000000000401870 <__gmon_start__@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15540>
  401874:	ldr	x17, [x16, #248]
  401878:	add	x16, x16, #0xf8
  40187c:	br	x17

0000000000401880 <write@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15540>
  401884:	ldr	x17, [x16, #256]
  401888:	add	x16, x16, #0x100
  40188c:	br	x17

0000000000401890 <strtoumax@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15540>
  401894:	ldr	x17, [x16, #264]
  401898:	add	x16, x16, #0x108
  40189c:	br	x17

00000000004018a0 <fseek@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018a4:	ldr	x17, [x16, #272]
  4018a8:	add	x16, x16, #0x110
  4018ac:	br	x17

00000000004018b0 <abort@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018b4:	ldr	x17, [x16, #280]
  4018b8:	add	x16, x16, #0x118
  4018bc:	br	x17

00000000004018c0 <feof@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018c4:	ldr	x17, [x16, #288]
  4018c8:	add	x16, x16, #0x120
  4018cc:	br	x17

00000000004018d0 <textdomain@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018d4:	ldr	x17, [x16, #296]
  4018d8:	add	x16, x16, #0x128
  4018dc:	br	x17

00000000004018e0 <getopt_long@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018e4:	ldr	x17, [x16, #304]
  4018e8:	add	x16, x16, #0x130
  4018ec:	br	x17

00000000004018f0 <strcmp@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018f4:	ldr	x17, [x16, #312]
  4018f8:	add	x16, x16, #0x138
  4018fc:	br	x17

0000000000401900 <warn@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15540>
  401904:	ldr	x17, [x16, #320]
  401908:	add	x16, x16, #0x140
  40190c:	br	x17

0000000000401910 <__ctype_b_loc@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15540>
  401914:	ldr	x17, [x16, #328]
  401918:	add	x16, x16, #0x148
  40191c:	br	x17

0000000000401920 <strtol@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15540>
  401924:	ldr	x17, [x16, #336]
  401928:	add	x16, x16, #0x150
  40192c:	br	x17

0000000000401930 <fread@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15540>
  401934:	ldr	x17, [x16, #344]
  401938:	add	x16, x16, #0x158
  40193c:	br	x17

0000000000401940 <free@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15540>
  401944:	ldr	x17, [x16, #352]
  401948:	add	x16, x16, #0x160
  40194c:	br	x17

0000000000401950 <ungetc@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15540>
  401954:	ldr	x17, [x16, #360]
  401958:	add	x16, x16, #0x168
  40195c:	br	x17

0000000000401960 <getgid@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15540>
  401964:	ldr	x17, [x16, #368]
  401968:	add	x16, x16, #0x170
  40196c:	br	x17

0000000000401970 <nanosleep@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15540>
  401974:	ldr	x17, [x16, #376]
  401978:	add	x16, x16, #0x178
  40197c:	br	x17

0000000000401980 <vasprintf@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15540>
  401984:	ldr	x17, [x16, #384]
  401988:	add	x16, x16, #0x180
  40198c:	br	x17

0000000000401990 <strndup@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15540>
  401994:	ldr	x17, [x16, #392]
  401998:	add	x16, x16, #0x188
  40199c:	br	x17

00000000004019a0 <strspn@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019a4:	ldr	x17, [x16, #400]
  4019a8:	add	x16, x16, #0x190
  4019ac:	br	x17

00000000004019b0 <strchr@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019b4:	ldr	x17, [x16, #408]
  4019b8:	add	x16, x16, #0x198
  4019bc:	br	x17

00000000004019c0 <fflush@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019c4:	ldr	x17, [x16, #416]
  4019c8:	add	x16, x16, #0x1a0
  4019cc:	br	x17

00000000004019d0 <warnx@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019d4:	ldr	x17, [x16, #424]
  4019d8:	add	x16, x16, #0x1a8
  4019dc:	br	x17

00000000004019e0 <memchr@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019e4:	ldr	x17, [x16, #432]
  4019e8:	add	x16, x16, #0x1b0
  4019ec:	br	x17

00000000004019f0 <dcgettext@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019f4:	ldr	x17, [x16, #440]
  4019f8:	add	x16, x16, #0x1b8
  4019fc:	br	x17

0000000000401a00 <errx@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a04:	ldr	x17, [x16, #448]
  401a08:	add	x16, x16, #0x1c0
  401a0c:	br	x17

0000000000401a10 <strcspn@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a14:	ldr	x17, [x16, #456]
  401a18:	add	x16, x16, #0x1c8
  401a1c:	br	x17

0000000000401a20 <vfprintf@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a24:	ldr	x17, [x16, #464]
  401a28:	add	x16, x16, #0x1d0
  401a2c:	br	x17

0000000000401a30 <printf@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a34:	ldr	x17, [x16, #472]
  401a38:	add	x16, x16, #0x1d8
  401a3c:	br	x17

0000000000401a40 <__assert_fail@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a44:	ldr	x17, [x16, #480]
  401a48:	add	x16, x16, #0x1e0
  401a4c:	br	x17

0000000000401a50 <__errno_location@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a54:	ldr	x17, [x16, #488]
  401a58:	add	x16, x16, #0x1e8
  401a5c:	br	x17

0000000000401a60 <getenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a64:	ldr	x17, [x16, #496]
  401a68:	add	x16, x16, #0x1f0
  401a6c:	br	x17

0000000000401a70 <putchar@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a74:	ldr	x17, [x16, #504]
  401a78:	add	x16, x16, #0x1f8
  401a7c:	br	x17

0000000000401a80 <fprintf@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a84:	ldr	x17, [x16, #512]
  401a88:	add	x16, x16, #0x200
  401a8c:	br	x17

0000000000401a90 <fgets@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a94:	ldr	x17, [x16, #520]
  401a98:	add	x16, x16, #0x208
  401a9c:	br	x17

0000000000401aa0 <err@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15540>
  401aa4:	ldr	x17, [x16, #528]
  401aa8:	add	x16, x16, #0x210
  401aac:	br	x17

0000000000401ab0 <setlocale@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15540>
  401ab4:	ldr	x17, [x16, #536]
  401ab8:	add	x16, x16, #0x218
  401abc:	br	x17

0000000000401ac0 <ferror@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15540>
  401ac4:	ldr	x17, [x16, #544]
  401ac8:	add	x16, x16, #0x220
  401acc:	br	x17

Disassembly of section .text:

0000000000401ad0 <.text>:
  401ad0:	mov	x29, #0x0                   	// #0
  401ad4:	mov	x30, #0x0                   	// #0
  401ad8:	mov	x5, x0
  401adc:	ldr	x1, [sp]
  401ae0:	add	x2, sp, #0x8
  401ae4:	mov	x6, sp
  401ae8:	movz	x0, #0x0, lsl #48
  401aec:	movk	x0, #0x0, lsl #32
  401af0:	movk	x0, #0x40, lsl #16
  401af4:	movk	x0, #0x1c20
  401af8:	movz	x3, #0x0, lsl #48
  401afc:	movk	x3, #0x0, lsl #32
  401b00:	movk	x3, #0x40, lsl #16
  401b04:	movk	x3, #0x5a80
  401b08:	movz	x4, #0x0, lsl #48
  401b0c:	movk	x4, #0x0, lsl #32
  401b10:	movk	x4, #0x40, lsl #16
  401b14:	movk	x4, #0x5b00
  401b18:	bl	401800 <__libc_start_main@plt>
  401b1c:	bl	4018b0 <abort@plt>
  401b20:	adrp	x0, 416000 <ferror@plt+0x14540>
  401b24:	ldr	x0, [x0, #4064]
  401b28:	cbz	x0, 401b30 <ferror@plt+0x70>
  401b2c:	b	401870 <__gmon_start__@plt>
  401b30:	ret
  401b34:	adrp	x0, 417000 <ferror@plt+0x15540>
  401b38:	add	x0, x0, #0x240
  401b3c:	adrp	x1, 417000 <ferror@plt+0x15540>
  401b40:	add	x1, x1, #0x240
  401b44:	cmp	x0, x1
  401b48:	b.eq	401b7c <ferror@plt+0xbc>  // b.none
  401b4c:	stp	x29, x30, [sp, #-32]!
  401b50:	mov	x29, sp
  401b54:	adrp	x0, 405000 <ferror@plt+0x3540>
  401b58:	ldr	x0, [x0, #2864]
  401b5c:	str	x0, [sp, #24]
  401b60:	mov	x1, x0
  401b64:	cbz	x1, 401b74 <ferror@plt+0xb4>
  401b68:	adrp	x0, 417000 <ferror@plt+0x15540>
  401b6c:	add	x0, x0, #0x240
  401b70:	blr	x1
  401b74:	ldp	x29, x30, [sp], #32
  401b78:	ret
  401b7c:	ret
  401b80:	adrp	x0, 417000 <ferror@plt+0x15540>
  401b84:	add	x0, x0, #0x240
  401b88:	adrp	x1, 417000 <ferror@plt+0x15540>
  401b8c:	add	x1, x1, #0x240
  401b90:	sub	x0, x0, x1
  401b94:	lsr	x1, x0, #63
  401b98:	add	x0, x1, x0, asr #3
  401b9c:	cmp	xzr, x0, asr #1
  401ba0:	b.eq	401bd8 <ferror@plt+0x118>  // b.none
  401ba4:	stp	x29, x30, [sp, #-32]!
  401ba8:	mov	x29, sp
  401bac:	asr	x1, x0, #1
  401bb0:	adrp	x0, 405000 <ferror@plt+0x3540>
  401bb4:	ldr	x0, [x0, #2872]
  401bb8:	str	x0, [sp, #24]
  401bbc:	mov	x2, x0
  401bc0:	cbz	x2, 401bd0 <ferror@plt+0x110>
  401bc4:	adrp	x0, 417000 <ferror@plt+0x15540>
  401bc8:	add	x0, x0, #0x240
  401bcc:	blr	x2
  401bd0:	ldp	x29, x30, [sp], #32
  401bd4:	ret
  401bd8:	ret
  401bdc:	adrp	x0, 417000 <ferror@plt+0x15540>
  401be0:	ldrb	w0, [x0, #616]
  401be4:	cbnz	w0, 401c08 <ferror@plt+0x148>
  401be8:	stp	x29, x30, [sp, #-16]!
  401bec:	mov	x29, sp
  401bf0:	bl	401b34 <ferror@plt+0x74>
  401bf4:	adrp	x0, 417000 <ferror@plt+0x15540>
  401bf8:	mov	w1, #0x1                   	// #1
  401bfc:	strb	w1, [x0, #616]
  401c00:	ldp	x29, x30, [sp], #16
  401c04:	ret
  401c08:	ret
  401c0c:	stp	x29, x30, [sp, #-16]!
  401c10:	mov	x29, sp
  401c14:	bl	401b80 <ferror@plt+0xc0>
  401c18:	ldp	x29, x30, [sp], #16
  401c1c:	ret
  401c20:	sub	sp, sp, #0xc0
  401c24:	stp	x26, x25, [sp, #128]
  401c28:	mov	x25, x1
  401c2c:	adrp	x1, 406000 <ferror@plt+0x4540>
  401c30:	stp	x29, x30, [sp, #96]
  401c34:	stp	x24, x23, [sp, #144]
  401c38:	add	x29, sp, #0x50
  401c3c:	mov	w24, w0
  401c40:	add	x1, x1, #0x2c2
  401c44:	mov	w0, #0x6                   	// #6
  401c48:	str	d8, [sp, #80]
  401c4c:	stp	x28, x27, [sp, #112]
  401c50:	stp	x22, x21, [sp, #160]
  401c54:	stp	x20, x19, [sp, #176]
  401c58:	str	xzr, [x29, #8]
  401c5c:	sturh	wzr, [x29, #-20]
  401c60:	stur	wzr, [x29, #-24]
  401c64:	stur	xzr, [x29, #-32]
  401c68:	bl	401ab0 <setlocale@plt>
  401c6c:	adrp	x1, 405000 <ferror@plt+0x3540>
  401c70:	add	x1, x1, #0xe1d
  401c74:	mov	w0, #0x1                   	// #1
  401c78:	bl	401ab0 <setlocale@plt>
  401c7c:	adrp	x19, 405000 <ferror@plt+0x3540>
  401c80:	add	x19, x19, #0xe1f
  401c84:	adrp	x1, 405000 <ferror@plt+0x3540>
  401c88:	add	x1, x1, #0xe2a
  401c8c:	mov	x0, x19
  401c90:	bl	4017f0 <bindtextdomain@plt>
  401c94:	mov	x0, x19
  401c98:	bl	4018d0 <textdomain@plt>
  401c9c:	bl	4022d8 <ferror@plt+0x818>
  401ca0:	bl	4029dc <ferror@plt+0xf1c>
  401ca4:	adrp	x2, 405000 <ferror@plt+0x3540>
  401ca8:	adrp	x3, 405000 <ferror@plt+0x3540>
  401cac:	add	x2, x2, #0xe3c
  401cb0:	add	x3, x3, #0xb90
  401cb4:	mov	w0, w24
  401cb8:	mov	x1, x25
  401cbc:	mov	x4, xzr
  401cc0:	stp	xzr, xzr, [x29, #-16]
  401cc4:	bl	4018e0 <getopt_long@plt>
  401cc8:	cmn	w0, #0x1
  401ccc:	b.eq	401f60 <ferror@plt+0x4a0>  // b.none
  401cd0:	adrp	x21, 405000 <ferror@plt+0x3540>
  401cd4:	adrp	x26, 405000 <ferror@plt+0x3540>
  401cd8:	adrp	x27, 405000 <ferror@plt+0x3540>
  401cdc:	mov	w28, w0
  401ce0:	mov	w23, wzr
  401ce4:	mov	w22, wzr
  401ce8:	fmov	d8, #1.000000000000000000e+00
  401cec:	add	x21, x21, #0xb40
  401cf0:	adrp	x19, 417000 <ferror@plt+0x15540>
  401cf4:	add	x26, x26, #0xe3c
  401cf8:	add	x27, x27, #0xb90
  401cfc:	str	wzr, [sp, #12]
  401d00:	stp	xzr, xzr, [sp, #24]
  401d04:	str	xzr, [sp, #16]
  401d08:	str	xzr, [sp, #40]
  401d0c:	b	401d44 <ferror@plt+0x284>
  401d10:	ldr	x8, [x19, #584]
  401d14:	str	x8, [sp, #32]
  401d18:	mov	w20, w23
  401d1c:	mov	w0, w24
  401d20:	mov	x1, x25
  401d24:	mov	x2, x26
  401d28:	mov	x3, x27
  401d2c:	mov	x4, xzr
  401d30:	bl	4018e0 <getopt_long@plt>
  401d34:	mov	w28, w0
  401d38:	cmn	w0, #0x1
  401d3c:	mov	w23, w20
  401d40:	b.eq	401f78 <ferror@plt+0x4b8>  // b.none
  401d44:	sub	x1, x29, #0x20
  401d48:	mov	w0, w28
  401d4c:	bl	4022f4 <ferror@plt+0x834>
  401d50:	sub	w8, w28, #0x42
  401d54:	cmp	w8, #0x3e
  401d58:	b.hi	401ec4 <ferror@plt+0x404>  // b.pmore
  401d5c:	adr	x9, 401d10 <ferror@plt+0x250>
  401d60:	ldrb	w10, [x21, x8]
  401d64:	add	x9, x9, x10, lsl #2
  401d68:	mov	w20, #0x1                   	// #1
  401d6c:	br	x9
  401d70:	ldr	x8, [x19, #584]
  401d74:	str	x8, [sp, #40]
  401d78:	b	401d18 <ferror@plt+0x258>
  401d7c:	ldr	x22, [x19, #584]
  401d80:	adrp	x0, 405000 <ferror@plt+0x3540>
  401d84:	add	x0, x0, #0xe53
  401d88:	mov	x1, x22
  401d8c:	bl	4018f0 <strcmp@plt>
  401d90:	cbz	w0, 401e84 <ferror@plt+0x3c4>
  401d94:	adrp	x0, 405000 <ferror@plt+0x3540>
  401d98:	add	x0, x0, #0xe58
  401d9c:	mov	x1, x22
  401da0:	bl	4018f0 <strcmp@plt>
  401da4:	cbz	w0, 401e9c <ferror@plt+0x3dc>
  401da8:	adrp	x0, 405000 <ferror@plt+0x3540>
  401dac:	add	x0, x0, #0xe5e
  401db0:	mov	x1, x22
  401db4:	bl	4018f0 <strcmp@plt>
  401db8:	cbnz	w0, 401f30 <ferror@plt+0x470>
  401dbc:	mov	w22, #0x2                   	// #2
  401dc0:	b	401d18 <ferror@plt+0x258>
  401dc4:	ldr	x0, [x19, #584]
  401dc8:	bl	402410 <ferror@plt+0x950>
  401dcc:	mov	w8, #0x1                   	// #1
  401dd0:	mov	v8.16b, v0.16b
  401dd4:	str	w8, [sp, #12]
  401dd8:	b	401d18 <ferror@plt+0x258>
  401ddc:	ldr	x28, [x19, #584]
  401de0:	adrp	x0, 405000 <ferror@plt+0x3540>
  401de4:	add	x0, x0, #0xde7
  401de8:	mov	x1, x28
  401dec:	bl	4018f0 <strcmp@plt>
  401df0:	cbz	w0, 401e8c <ferror@plt+0x3cc>
  401df4:	adrp	x0, 405000 <ferror@plt+0x3540>
  401df8:	add	x0, x0, #0xdee
  401dfc:	mov	x1, x28
  401e00:	bl	4018f0 <strcmp@plt>
  401e04:	cbz	w0, 401ea4 <ferror@plt+0x3e4>
  401e08:	adrp	x0, 405000 <ferror@plt+0x3540>
  401e0c:	add	x0, x0, #0xea8
  401e10:	mov	x1, x28
  401e14:	bl	4018f0 <strcmp@plt>
  401e18:	cbz	w0, 401eb4 <ferror@plt+0x3f4>
  401e1c:	adrp	x0, 405000 <ferror@plt+0x3540>
  401e20:	add	x0, x0, #0xeaf
  401e24:	mov	x1, x28
  401e28:	bl	4018f0 <strcmp@plt>
  401e2c:	cbnz	w0, 401f3c <ferror@plt+0x47c>
  401e30:	sub	x0, x29, #0x18
  401e34:	mov	w1, #0x48                  	// #72
  401e38:	bl	40248c <ferror@plt+0x9cc>
  401e3c:	b	401d18 <ferror@plt+0x258>
  401e40:	ldr	x8, [x19, #584]
  401e44:	str	x8, [sp, #16]
  401e48:	b	401d18 <ferror@plt+0x258>
  401e4c:	ldr	x8, [x19, #584]
  401e50:	str	x8, [sp, #24]
  401e54:	b	401d18 <ferror@plt+0x258>
  401e58:	ldr	x28, [x19, #584]
  401e5c:	adrp	x1, 405000 <ferror@plt+0x3540>
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x0, xzr
  401e68:	add	x1, x1, #0xe81
  401e6c:	bl	4019f0 <dcgettext@plt>
  401e70:	mov	x2, x0
  401e74:	sub	x1, x29, #0x10
  401e78:	mov	x0, x28
  401e7c:	bl	404ccc <ferror@plt+0x320c>
  401e80:	b	401d18 <ferror@plt+0x258>
  401e84:	mov	w22, wzr
  401e88:	b	401d18 <ferror@plt+0x258>
  401e8c:	sub	x0, x29, #0x18
  401e90:	mov	w1, #0x49                  	// #73
  401e94:	bl	40248c <ferror@plt+0x9cc>
  401e98:	b	401d18 <ferror@plt+0x258>
  401e9c:	mov	w22, #0x1                   	// #1
  401ea0:	b	401d18 <ferror@plt+0x258>
  401ea4:	sub	x0, x29, #0x18
  401ea8:	mov	w1, #0x4f                  	// #79
  401eac:	bl	40248c <ferror@plt+0x9cc>
  401eb0:	b	401d18 <ferror@plt+0x258>
  401eb4:	sub	x0, x29, #0x18
  401eb8:	mov	w1, #0x53                  	// #83
  401ebc:	bl	40248c <ferror@plt+0x9cc>
  401ec0:	b	401d18 <ferror@plt+0x258>
  401ec4:	adrp	x8, 417000 <ferror@plt+0x15540>
  401ec8:	ldr	x19, [x8, #576]
  401ecc:	adrp	x1, 405000 <ferror@plt+0x3540>
  401ed0:	add	x1, x1, #0xef0
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	mov	x0, xzr
  401edc:	bl	4019f0 <dcgettext@plt>
  401ee0:	adrp	x8, 417000 <ferror@plt+0x15540>
  401ee4:	ldr	x2, [x8, #608]
  401ee8:	mov	x1, x0
  401eec:	mov	x0, x19
  401ef0:	bl	401a80 <fprintf@plt>
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	bl	4016d0 <exit@plt>
  401efc:	adrp	x1, 405000 <ferror@plt+0x3540>
  401f00:	add	x1, x1, #0xed2
  401f04:	mov	w2, #0x5                   	// #5
  401f08:	mov	x0, xzr
  401f0c:	bl	4019f0 <dcgettext@plt>
  401f10:	adrp	x8, 417000 <ferror@plt+0x15540>
  401f14:	ldr	x1, [x8, #608]
  401f18:	adrp	x2, 405000 <ferror@plt+0x3540>
  401f1c:	add	x2, x2, #0xede
  401f20:	bl	401a30 <printf@plt>
  401f24:	mov	w0, wzr
  401f28:	bl	4016d0 <exit@plt>
  401f2c:	bl	4024cc <ferror@plt+0xa0c>
  401f30:	adrp	x1, 405000 <ferror@plt+0x3540>
  401f34:	add	x1, x1, #0xe65
  401f38:	b	401f44 <ferror@plt+0x484>
  401f3c:	adrp	x1, 405000 <ferror@plt+0x3540>
  401f40:	add	x1, x1, #0xeb4
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, xzr
  401f4c:	bl	4019f0 <dcgettext@plt>
  401f50:	ldr	x2, [x19, #584]
  401f54:	mov	x1, x0
  401f58:	mov	w0, #0x1                   	// #1
  401f5c:	bl	401a00 <errx@plt>
  401f60:	stp	xzr, xzr, [sp, #32]
  401f64:	stp	xzr, xzr, [sp, #16]
  401f68:	str	wzr, [sp, #12]
  401f6c:	mov	w22, wzr
  401f70:	mov	w20, wzr
  401f74:	fmov	d8, #1.000000000000000000e+00
  401f78:	adrp	x8, 417000 <ferror@plt+0x15540>
  401f7c:	ldrsw	x9, [x8, #592]
  401f80:	add	x8, x25, x9, lsl #3
  401f84:	cbz	w20, 401f90 <ferror@plt+0x4d0>
  401f88:	mov	w10, #0x48                  	// #72
  401f8c:	sturh	w10, [x29, #-24]
  401f90:	ldp	x21, x19, [sp, #16]
  401f94:	ldp	x25, x23, [sp, #32]
  401f98:	sub	w9, w24, w9
  401f9c:	cbnz	x25, 401fc0 <ferror@plt+0x500>
  401fa0:	cmp	w9, #0x1
  401fa4:	b.lt	401fbc <ferror@plt+0x4fc>  // b.tstop
  401fa8:	ldr	x25, [x8]
  401fac:	mov	w10, #0x1                   	// #1
  401fb0:	ldr	w11, [sp, #12]
  401fb4:	cbz	x21, 401fcc <ferror@plt+0x50c>
  401fb8:	b	401fe8 <ferror@plt+0x528>
  401fbc:	mov	x25, xzr
  401fc0:	mov	w10, wzr
  401fc4:	ldr	w11, [sp, #12]
  401fc8:	cbnz	x21, 401fe8 <ferror@plt+0x528>
  401fcc:	cbnz	x19, 401fe8 <ferror@plt+0x528>
  401fd0:	cbnz	x23, 401fe8 <ferror@plt+0x528>
  401fd4:	cbnz	w20, 401fe8 <ferror@plt+0x528>
  401fd8:	cmp	w10, w9
  401fdc:	b.ge	401ffc <ferror@plt+0x53c>  // b.tcont
  401fe0:	ldr	x23, [x8, w10, uxtw #3]
  401fe4:	add	w10, w10, #0x1
  401fe8:	cbz	w11, 402008 <ferror@plt+0x548>
  401fec:	cbnz	x25, 40202c <ferror@plt+0x56c>
  401ff0:	adrp	x1, 405000 <ferror@plt+0x3540>
  401ff4:	add	x1, x1, #0xf17
  401ff8:	b	402044 <ferror@plt+0x584>
  401ffc:	adrp	x23, 405000 <ferror@plt+0x3540>
  402000:	add	x23, x23, #0xdf9
  402004:	cbnz	w11, 401fec <ferror@plt+0x52c>
  402008:	cmp	w10, w9
  40200c:	b.ge	402024 <ferror@plt+0x564>  // b.tcont
  402010:	ldr	x0, [x8, w10, uxtw #3]
  402014:	bl	402410 <ferror@plt+0x950>
  402018:	mov	v8.16b, v0.16b
  40201c:	cbnz	x25, 40202c <ferror@plt+0x56c>
  402020:	b	401ff0 <ferror@plt+0x530>
  402024:	fmov	d8, #1.000000000000000000e+00
  402028:	cbz	x25, 401ff0 <ferror@plt+0x530>
  40202c:	cbnz	w20, 40205c <ferror@plt+0x59c>
  402030:	cbnz	x21, 40205c <ferror@plt+0x59c>
  402034:	cbnz	x19, 40205c <ferror@plt+0x59c>
  402038:	cbnz	x23, 40205c <ferror@plt+0x59c>
  40203c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402040:	add	x1, x1, #0xf31
  402044:	mov	w2, #0x5                   	// #5
  402048:	mov	x0, xzr
  40204c:	bl	4019f0 <dcgettext@plt>
  402050:	mov	x1, x0
  402054:	mov	w0, #0x1                   	// #1
  402058:	bl	401a00 <errx@plt>
  40205c:	bl	402adc <ferror@plt+0x101c>
  402060:	mov	x1, x25
  402064:	mov	x24, x0
  402068:	bl	402c18 <ferror@plt+0x1158>
  40206c:	cbnz	w0, 4020e0 <ferror@plt+0x620>
  402070:	cbz	x23, 40208c <ferror@plt+0x5cc>
  402074:	adrp	x1, 405000 <ferror@plt+0x3540>
  402078:	add	x1, x1, #0xf5f
  40207c:	mov	x0, x24
  402080:	mov	x2, x23
  402084:	bl	402fc4 <ferror@plt+0x1504>
  402088:	cbnz	w0, 402104 <ferror@plt+0x644>
  40208c:	cbz	x19, 4020a8 <ferror@plt+0x5e8>
  402090:	adrp	x1, 405000 <ferror@plt+0x3540>
  402094:	add	x1, x1, #0xf5c
  402098:	mov	x0, x24
  40209c:	mov	x2, x19
  4020a0:	bl	402fc4 <ferror@plt+0x1504>
  4020a4:	cbnz	w0, 402128 <ferror@plt+0x668>
  4020a8:	cbz	x21, 4020c4 <ferror@plt+0x604>
  4020ac:	adrp	x1, 405000 <ferror@plt+0x3540>
  4020b0:	add	x1, x1, #0xf5e
  4020b4:	mov	x0, x24
  4020b8:	mov	x2, x21
  4020bc:	bl	402fc4 <ferror@plt+0x1504>
  4020c0:	cbnz	w0, 40214c <ferror@plt+0x68c>
  4020c4:	ldurb	w8, [x29, #-24]
  4020c8:	cbnz	w8, 402180 <ferror@plt+0x6c0>
  4020cc:	orr	x8, x21, x23
  4020d0:	cbz	x8, 402170 <ferror@plt+0x6b0>
  4020d4:	sub	x0, x29, #0x18
  4020d8:	mov	w1, #0x4f                  	// #79
  4020dc:	b	40217c <ferror@plt+0x6bc>
  4020e0:	adrp	x1, 405000 <ferror@plt+0x3540>
  4020e4:	add	x1, x1, #0xf4d
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	mov	x0, xzr
  4020f0:	bl	4019f0 <dcgettext@plt>
  4020f4:	mov	x1, x0
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	mov	x2, x25
  402100:	bl	401aa0 <err@plt>
  402104:	adrp	x1, 405000 <ferror@plt+0x3540>
  402108:	add	x1, x1, #0xf4d
  40210c:	mov	w2, #0x5                   	// #5
  402110:	mov	x0, xzr
  402114:	bl	4019f0 <dcgettext@plt>
  402118:	mov	x1, x0
  40211c:	mov	w0, #0x1                   	// #1
  402120:	mov	x2, x23
  402124:	bl	401aa0 <err@plt>
  402128:	adrp	x1, 405000 <ferror@plt+0x3540>
  40212c:	add	x1, x1, #0xf4d
  402130:	mov	w2, #0x5                   	// #5
  402134:	mov	x0, xzr
  402138:	bl	4019f0 <dcgettext@plt>
  40213c:	mov	x1, x0
  402140:	mov	w0, #0x1                   	// #1
  402144:	mov	x2, x19
  402148:	bl	401aa0 <err@plt>
  40214c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402150:	add	x1, x1, #0xf4d
  402154:	mov	w2, #0x5                   	// #5
  402158:	mov	x0, xzr
  40215c:	bl	4019f0 <dcgettext@plt>
  402160:	mov	x1, x0
  402164:	mov	w0, #0x1                   	// #1
  402168:	mov	x2, x21
  40216c:	bl	401aa0 <err@plt>
  402170:	cbz	x19, 402180 <ferror@plt+0x6c0>
  402174:	sub	x0, x29, #0x18
  402178:	mov	w1, #0x49                  	// #73
  40217c:	bl	40248c <ferror@plt+0x9cc>
  402180:	ldurb	w8, [x29, #-23]
  402184:	ldurb	w9, [x29, #-24]
  402188:	mov	w10, #0x4f                  	// #79
  40218c:	mov	x0, x24
  402190:	cmp	w8, #0x0
  402194:	csel	w8, w9, w10, eq  // eq = none
  402198:	cmp	w9, #0x0
  40219c:	csel	w1, w10, w8, eq  // eq = none
  4021a0:	bl	402b64 <ferror@plt+0x10a4>
  4021a4:	mov	x0, x24
  4021a8:	mov	w1, w22
  4021ac:	bl	402ba0 <ferror@plt+0x10e0>
  4021b0:	fmov	d0, #1.000000000000000000e+00
  4021b4:	fcmp	d8, d0
  4021b8:	b.eq	4021c8 <ferror@plt+0x708>  // b.none
  4021bc:	mov	x0, x24
  4021c0:	mov	v0.16b, v8.16b
  4021c4:	bl	402c0c <ferror@plt+0x114c>
  4021c8:	ldp	x8, x9, [x29, #-16]
  4021cc:	orr	x8, x9, x8
  4021d0:	cbz	x8, 4021e0 <ferror@plt+0x720>
  4021d4:	sub	x1, x29, #0x10
  4021d8:	mov	x0, x24
  4021dc:	bl	402bf4 <ferror@plt+0x1134>
  4021e0:	adrp	x1, 405000 <ferror@plt+0x3540>
  4021e4:	add	x1, x1, #0xb80
  4021e8:	mov	x0, x24
  4021ec:	bl	402bdc <ferror@plt+0x111c>
  4021f0:	sub	x1, x29, #0x18
  4021f4:	add	x2, x29, #0x8
  4021f8:	mov	x0, x24
  4021fc:	bl	403274 <ferror@plt+0x17b4>
  402200:	cbnz	w0, 40223c <ferror@plt+0x77c>
  402204:	cbnz	w20, 402228 <ferror@plt+0x768>
  402208:	ldr	x0, [x29, #8]
  40220c:	bl	4031b0 <ferror@plt+0x16f0>
  402210:	cbz	x0, 402228 <ferror@plt+0x768>
  402214:	ldr	x8, [x0]
  402218:	cbnz	x8, 402224 <ferror@plt+0x764>
  40221c:	ldr	x8, [x0, #8]
  402220:	cbz	x8, 402228 <ferror@plt+0x768>
  402224:	bl	402750 <ferror@plt+0xc90>
  402228:	ldr	x1, [x29, #8]
  40222c:	mov	w2, #0x1                   	// #1
  402230:	mov	x0, x24
  402234:	bl	403b38 <ferror@plt+0x2078>
  402238:	cbz	w0, 4021f0 <ferror@plt+0x730>
  40223c:	tbz	w0, #31, 40227c <ferror@plt+0x7bc>
  402240:	ldr	x8, [x29, #8]
  402244:	cbz	x8, 40227c <ferror@plt+0x7bc>
  402248:	adrp	x1, 405000 <ferror@plt+0x3540>
  40224c:	add	x1, x1, #0xf61
  402250:	mov	w2, #0x5                   	// #5
  402254:	mov	x0, xzr
  402258:	bl	4019f0 <dcgettext@plt>
  40225c:	ldr	x8, [x29, #8]
  402260:	mov	x19, x0
  402264:	mov	x0, x8
  402268:	bl	4031e4 <ferror@plt+0x1724>
  40226c:	mov	x2, x0
  402270:	mov	w0, #0x1                   	// #1
  402274:	mov	x1, x19
  402278:	bl	401aa0 <err@plt>
  40227c:	tbz	w0, #31, 4022c0 <ferror@plt+0x800>
  402280:	adrp	x1, 405000 <ferror@plt+0x3540>
  402284:	add	x1, x1, #0xf74
  402288:	mov	w2, #0x5                   	// #5
  40228c:	mov	x0, xzr
  402290:	bl	4019f0 <dcgettext@plt>
  402294:	mov	x19, x0
  402298:	mov	x0, x24
  40229c:	bl	402f54 <ferror@plt+0x1494>
  4022a0:	mov	x20, x0
  4022a4:	mov	x0, x24
  4022a8:	bl	402f8c <ferror@plt+0x14cc>
  4022ac:	mov	w3, w0
  4022b0:	mov	w0, #0x1                   	// #1
  4022b4:	mov	x1, x19
  4022b8:	mov	x2, x20
  4022bc:	bl	401aa0 <err@plt>
  4022c0:	mov	w0, #0xa                   	// #10
  4022c4:	bl	401a70 <putchar@plt>
  4022c8:	mov	x0, x24
  4022cc:	bl	402b24 <ferror@plt+0x1064>
  4022d0:	mov	w0, wzr
  4022d4:	bl	4016d0 <exit@plt>
  4022d8:	stp	x29, x30, [sp, #-16]!
  4022dc:	adrp	x0, 402000 <ferror@plt+0x540>
  4022e0:	add	x0, x0, #0x818
  4022e4:	mov	x29, sp
  4022e8:	bl	405b08 <ferror@plt+0x4048>
  4022ec:	ldp	x29, x30, [sp], #16
  4022f0:	ret
  4022f4:	stp	x29, x30, [sp, #-64]!
  4022f8:	cmp	w0, #0x4f
  4022fc:	stp	x24, x23, [sp, #16]
  402300:	stp	x22, x21, [sp, #32]
  402304:	stp	x20, x19, [sp, #48]
  402308:	mov	x29, sp
  40230c:	b.lt	4023fc <ferror@plt+0x93c>  // b.tstop
  402310:	adrp	x8, 405000 <ferror@plt+0x3540>
  402314:	mov	w9, #0x4f                  	// #79
  402318:	add	x8, x8, #0xd54
  40231c:	cmp	w9, w0
  402320:	b.eq	402338 <ferror@plt+0x878>  // b.none
  402324:	ldr	w9, [x8], #4
  402328:	cbz	w9, 4023fc <ferror@plt+0x93c>
  40232c:	cmp	w9, w0
  402330:	b.le	40231c <ferror@plt+0x85c>
  402334:	b	4023fc <ferror@plt+0x93c>
  402338:	ldr	w8, [x1]
  40233c:	cbz	w8, 4023f8 <ferror@plt+0x938>
  402340:	cmp	w8, w0
  402344:	b.eq	4023fc <ferror@plt+0x93c>  // b.none
  402348:	adrp	x22, 417000 <ferror@plt+0x15540>
  40234c:	ldr	x19, [x22, #576]
  402350:	adrp	x1, 405000 <ferror@plt+0x3540>
  402354:	add	x1, x1, #0xf9f
  402358:	mov	w2, #0x5                   	// #5
  40235c:	mov	x0, xzr
  402360:	bl	4019f0 <dcgettext@plt>
  402364:	adrp	x8, 417000 <ferror@plt+0x15540>
  402368:	ldr	x2, [x8, #608]
  40236c:	mov	x1, x0
  402370:	mov	x0, x19
  402374:	bl	401a80 <fprintf@plt>
  402378:	adrp	x24, 405000 <ferror@plt+0x3540>
  40237c:	adrp	x19, 405000 <ferror@plt+0x3540>
  402380:	adrp	x20, 405000 <ferror@plt+0x3540>
  402384:	mov	x23, xzr
  402388:	add	x24, x24, #0xd50
  40238c:	add	x19, x19, #0xfc7
  402390:	add	x20, x20, #0xfc1
  402394:	ldr	w21, [x24, x23]
  402398:	cbz	w21, 4023e4 <ferror@plt+0x924>
  40239c:	mov	w0, w21
  4023a0:	bl	402900 <ferror@plt+0xe40>
  4023a4:	cbnz	x0, 4023c8 <ferror@plt+0x908>
  4023a8:	mov	w0, w21
  4023ac:	bl	40293c <ferror@plt+0xe7c>
  4023b0:	cbz	w0, 4023d8 <ferror@plt+0x918>
  4023b4:	ldr	x0, [x22, #576]
  4023b8:	mov	x1, x19
  4023bc:	mov	w2, w21
  4023c0:	bl	401a80 <fprintf@plt>
  4023c4:	b	4023d8 <ferror@plt+0x918>
  4023c8:	mov	x2, x0
  4023cc:	ldr	x0, [x22, #576]
  4023d0:	mov	x1, x20
  4023d4:	bl	401a80 <fprintf@plt>
  4023d8:	add	x23, x23, #0x4
  4023dc:	cmp	x23, #0x3c
  4023e0:	b.ne	402394 <ferror@plt+0x8d4>  // b.any
  4023e4:	ldr	x1, [x22, #576]
  4023e8:	mov	w0, #0xa                   	// #10
  4023ec:	bl	401750 <fputc@plt>
  4023f0:	mov	w0, #0x1                   	// #1
  4023f4:	bl	4016d0 <exit@plt>
  4023f8:	str	w0, [x1]
  4023fc:	ldp	x20, x19, [sp, #48]
  402400:	ldp	x22, x21, [sp, #32]
  402404:	ldp	x24, x23, [sp, #16]
  402408:	ldp	x29, x30, [sp], #64
  40240c:	ret
  402410:	stp	x29, x30, [sp, #-32]!
  402414:	adrp	x1, 405000 <ferror@plt+0x3540>
  402418:	str	x19, [sp, #16]
  40241c:	mov	x19, x0
  402420:	add	x1, x1, #0xfcc
  402424:	mov	w2, #0x5                   	// #5
  402428:	mov	x0, xzr
  40242c:	mov	x29, sp
  402430:	bl	4019f0 <dcgettext@plt>
  402434:	mov	x1, x0
  402438:	mov	x0, x19
  40243c:	bl	404a8c <ferror@plt+0x2fcc>
  402440:	fcmp	d0, d0
  402444:	b.vs	402454 <ferror@plt+0x994>
  402448:	ldr	x19, [sp, #16]
  40244c:	ldp	x29, x30, [sp], #32
  402450:	ret
  402454:	bl	401a50 <__errno_location@plt>
  402458:	mov	w8, #0x16                  	// #22
  40245c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402460:	str	w8, [x0]
  402464:	add	x1, x1, #0xfcc
  402468:	mov	w2, #0x5                   	// #5
  40246c:	mov	x0, xzr
  402470:	bl	4019f0 <dcgettext@plt>
  402474:	adrp	x1, 405000 <ferror@plt+0x3540>
  402478:	mov	x2, x0
  40247c:	add	x1, x1, #0xfe3
  402480:	mov	w0, #0x1                   	// #1
  402484:	mov	x3, x19
  402488:	bl	401aa0 <err@plt>
  40248c:	stp	x29, x30, [sp, #-32]!
  402490:	stp	x20, x19, [sp, #16]
  402494:	mov	x29, sp
  402498:	mov	w19, w1
  40249c:	mov	x20, x0
  4024a0:	bl	4019b0 <strchr@plt>
  4024a4:	cbnz	x0, 4024c0 <ferror@plt+0xa00>
  4024a8:	mov	x0, x20
  4024ac:	bl	4016b0 <strlen@plt>
  4024b0:	add	x8, x0, #0x1
  4024b4:	cmp	x8, #0x5
  4024b8:	b.hi	4024c0 <ferror@plt+0xa00>  // b.pmore
  4024bc:	strb	w19, [x20, x0]
  4024c0:	ldp	x20, x19, [sp, #16]
  4024c4:	ldp	x29, x30, [sp], #32
  4024c8:	ret
  4024cc:	stp	x29, x30, [sp, #-32]!
  4024d0:	adrp	x8, 417000 <ferror@plt+0x15540>
  4024d4:	stp	x20, x19, [sp, #16]
  4024d8:	ldr	x19, [x8, #600]
  4024dc:	adrp	x1, 405000 <ferror@plt+0x3540>
  4024e0:	add	x1, x1, #0xfea
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	mov	x0, xzr
  4024ec:	mov	x29, sp
  4024f0:	bl	4019f0 <dcgettext@plt>
  4024f4:	mov	x1, x19
  4024f8:	bl	4016c0 <fputs@plt>
  4024fc:	adrp	x1, 405000 <ferror@plt+0x3540>
  402500:	add	x1, x1, #0xff3
  402504:	mov	w2, #0x5                   	// #5
  402508:	mov	x0, xzr
  40250c:	bl	4019f0 <dcgettext@plt>
  402510:	adrp	x20, 417000 <ferror@plt+0x15540>
  402514:	ldr	x2, [x20, #608]
  402518:	mov	x1, x0
  40251c:	mov	x0, x19
  402520:	bl	401a80 <fprintf@plt>
  402524:	adrp	x1, 406000 <ferror@plt+0x4540>
  402528:	add	x1, x1, #0x2
  40252c:	mov	w2, #0x5                   	// #5
  402530:	mov	x0, xzr
  402534:	bl	4019f0 <dcgettext@plt>
  402538:	ldr	x2, [x20, #608]
  40253c:	mov	x1, x0
  402540:	mov	x0, x19
  402544:	bl	401a80 <fprintf@plt>
  402548:	mov	w0, #0xa                   	// #10
  40254c:	mov	x1, x19
  402550:	bl	401750 <fputc@plt>
  402554:	adrp	x1, 406000 <ferror@plt+0x4540>
  402558:	add	x1, x1, #0x2e
  40255c:	mov	w2, #0x5                   	// #5
  402560:	mov	x0, xzr
  402564:	bl	4019f0 <dcgettext@plt>
  402568:	mov	x1, x19
  40256c:	bl	4016c0 <fputs@plt>
  402570:	adrp	x1, 406000 <ferror@plt+0x4540>
  402574:	add	x1, x1, #0x69
  402578:	mov	w2, #0x5                   	// #5
  40257c:	mov	x0, xzr
  402580:	bl	4019f0 <dcgettext@plt>
  402584:	mov	x1, x19
  402588:	bl	4016c0 <fputs@plt>
  40258c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402590:	add	x1, x1, #0x74
  402594:	mov	w2, #0x5                   	// #5
  402598:	mov	x0, xzr
  40259c:	bl	4019f0 <dcgettext@plt>
  4025a0:	mov	x1, x19
  4025a4:	bl	4016c0 <fputs@plt>
  4025a8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4025ac:	add	x1, x1, #0xa5
  4025b0:	mov	w2, #0x5                   	// #5
  4025b4:	mov	x0, xzr
  4025b8:	bl	4019f0 <dcgettext@plt>
  4025bc:	mov	x1, x19
  4025c0:	bl	4016c0 <fputs@plt>
  4025c4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4025c8:	add	x1, x1, #0xcc
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	mov	x0, xzr
  4025d4:	bl	4019f0 <dcgettext@plt>
  4025d8:	mov	x1, x19
  4025dc:	bl	4016c0 <fputs@plt>
  4025e0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4025e4:	add	x1, x1, #0xfc
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	mov	x0, xzr
  4025f0:	bl	4019f0 <dcgettext@plt>
  4025f4:	mov	x1, x19
  4025f8:	bl	4016c0 <fputs@plt>
  4025fc:	adrp	x1, 406000 <ferror@plt+0x4540>
  402600:	add	x1, x1, #0x137
  402604:	mov	w2, #0x5                   	// #5
  402608:	mov	x0, xzr
  40260c:	bl	4019f0 <dcgettext@plt>
  402610:	mov	x1, x19
  402614:	bl	4016c0 <fputs@plt>
  402618:	mov	w0, #0xa                   	// #10
  40261c:	mov	x1, x19
  402620:	bl	401750 <fputc@plt>
  402624:	adrp	x1, 406000 <ferror@plt+0x4540>
  402628:	add	x1, x1, #0x172
  40262c:	mov	w2, #0x5                   	// #5
  402630:	mov	x0, xzr
  402634:	bl	4019f0 <dcgettext@plt>
  402638:	mov	x1, x19
  40263c:	bl	4016c0 <fputs@plt>
  402640:	mov	w0, #0xa                   	// #10
  402644:	mov	x1, x19
  402648:	bl	401750 <fputc@plt>
  40264c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402650:	add	x1, x1, #0x1a3
  402654:	mov	w2, #0x5                   	// #5
  402658:	mov	x0, xzr
  40265c:	bl	4019f0 <dcgettext@plt>
  402660:	mov	x1, x19
  402664:	bl	4016c0 <fputs@plt>
  402668:	adrp	x1, 406000 <ferror@plt+0x4540>
  40266c:	add	x1, x1, #0x1ee
  402670:	mov	w2, #0x5                   	// #5
  402674:	mov	x0, xzr
  402678:	bl	4019f0 <dcgettext@plt>
  40267c:	mov	x1, x19
  402680:	bl	4016c0 <fputs@plt>
  402684:	adrp	x1, 406000 <ferror@plt+0x4540>
  402688:	add	x1, x1, #0x23a
  40268c:	mov	w2, #0x5                   	// #5
  402690:	mov	x0, xzr
  402694:	bl	4019f0 <dcgettext@plt>
  402698:	mov	x1, x19
  40269c:	bl	4016c0 <fputs@plt>
  4026a0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4026a4:	add	x1, x1, #0x283
  4026a8:	mov	w2, #0x5                   	// #5
  4026ac:	mov	x0, xzr
  4026b0:	bl	4019f0 <dcgettext@plt>
  4026b4:	mov	x1, x19
  4026b8:	bl	4016c0 <fputs@plt>
  4026bc:	adrp	x1, 406000 <ferror@plt+0x4540>
  4026c0:	add	x1, x1, #0x2c3
  4026c4:	mov	w2, #0x5                   	// #5
  4026c8:	mov	x0, xzr
  4026cc:	bl	4019f0 <dcgettext@plt>
  4026d0:	mov	x1, x19
  4026d4:	bl	4016c0 <fputs@plt>
  4026d8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4026dc:	add	x1, x1, #0x31d
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	mov	x0, xzr
  4026e8:	bl	4019f0 <dcgettext@plt>
  4026ec:	adrp	x1, 406000 <ferror@plt+0x4540>
  4026f0:	mov	x19, x0
  4026f4:	add	x1, x1, #0x33e
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	mov	x0, xzr
  402700:	bl	4019f0 <dcgettext@plt>
  402704:	mov	x4, x0
  402708:	adrp	x0, 406000 <ferror@plt+0x4540>
  40270c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402710:	adrp	x3, 406000 <ferror@plt+0x4540>
  402714:	add	x0, x0, #0x300
  402718:	add	x1, x1, #0x311
  40271c:	add	x3, x3, #0x32f
  402720:	mov	x2, x19
  402724:	bl	401a30 <printf@plt>
  402728:	adrp	x1, 406000 <ferror@plt+0x4540>
  40272c:	add	x1, x1, #0x34e
  402730:	mov	w2, #0x5                   	// #5
  402734:	mov	x0, xzr
  402738:	bl	4019f0 <dcgettext@plt>
  40273c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402740:	add	x1, x1, #0x369
  402744:	bl	401a30 <printf@plt>
  402748:	mov	w0, wzr
  40274c:	bl	4016d0 <exit@plt>
  402750:	sub	sp, sp, #0x40
  402754:	stp	x29, x30, [sp, #32]
  402758:	stp	x20, x19, [sp, #48]
  40275c:	ldr	x8, [x0]
  402760:	adrp	x9, 417000 <ferror@plt+0x15540>
  402764:	ldrb	w9, [x9, #620]
  402768:	mov	w10, #0x3e8                 	// #1000
  40276c:	str	x8, [sp, #16]
  402770:	ldr	x8, [x0, #8]
  402774:	add	x29, sp, #0x20
  402778:	mul	x8, x8, x10
  40277c:	str	x8, [sp, #24]
  402780:	tbnz	w9, #2, 4027d8 <ferror@plt+0xd18>
  402784:	add	x0, sp, #0x10
  402788:	mov	x1, sp
  40278c:	bl	401970 <nanosleep@plt>
  402790:	cmn	w0, #0x1
  402794:	b.ne	4027c8 <ferror@plt+0xd08>  // b.any
  402798:	bl	401a50 <__errno_location@plt>
  40279c:	mov	x19, x0
  4027a0:	ldr	w8, [x19]
  4027a4:	cmp	w8, #0x4
  4027a8:	b.ne	4027c8 <ferror@plt+0xd08>  // b.any
  4027ac:	ldr	q0, [sp]
  4027b0:	add	x0, sp, #0x10
  4027b4:	mov	x1, sp
  4027b8:	str	q0, [sp, #16]
  4027bc:	bl	401970 <nanosleep@plt>
  4027c0:	cmn	w0, #0x1
  4027c4:	b.eq	4027a0 <ferror@plt+0xce0>  // b.none
  4027c8:	ldp	x20, x19, [sp, #48]
  4027cc:	ldp	x29, x30, [sp, #32]
  4027d0:	add	sp, sp, #0x40
  4027d4:	ret
  4027d8:	adrp	x8, 417000 <ferror@plt+0x15540>
  4027dc:	ldr	x20, [x8, #576]
  4027e0:	mov	x19, x0
  4027e4:	bl	4017a0 <getpid@plt>
  4027e8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4027ec:	adrp	x3, 406000 <ferror@plt+0x4540>
  4027f0:	adrp	x4, 406000 <ferror@plt+0x4540>
  4027f4:	mov	w2, w0
  4027f8:	add	x1, x1, #0x379
  4027fc:	add	x3, x3, #0x387
  402800:	add	x4, x4, #0x394
  402804:	mov	x0, x20
  402808:	bl	401a80 <fprintf@plt>
  40280c:	ldp	x1, x2, [x19]
  402810:	bl	40294c <ferror@plt+0xe8c>
  402814:	b	402784 <ferror@plt+0xcc4>
  402818:	stp	x29, x30, [sp, #-32]!
  40281c:	adrp	x8, 417000 <ferror@plt+0x15540>
  402820:	ldr	x0, [x8, #600]
  402824:	str	x19, [sp, #16]
  402828:	mov	x29, sp
  40282c:	bl	402894 <ferror@plt+0xdd4>
  402830:	cbz	w0, 402844 <ferror@plt+0xd84>
  402834:	bl	401a50 <__errno_location@plt>
  402838:	ldr	w8, [x0]
  40283c:	cmp	w8, #0x20
  402840:	b.ne	402860 <ferror@plt+0xda0>  // b.any
  402844:	adrp	x8, 417000 <ferror@plt+0x15540>
  402848:	ldr	x0, [x8, #576]
  40284c:	bl	402894 <ferror@plt+0xdd4>
  402850:	cbnz	w0, 402880 <ferror@plt+0xdc0>
  402854:	ldr	x19, [sp, #16]
  402858:	ldp	x29, x30, [sp], #32
  40285c:	ret
  402860:	adrp	x1, 405000 <ferror@plt+0x3540>
  402864:	add	x1, x1, #0xf93
  402868:	mov	w2, #0x5                   	// #5
  40286c:	mov	x0, xzr
  402870:	mov	w19, w8
  402874:	bl	4019f0 <dcgettext@plt>
  402878:	cbnz	w19, 402888 <ferror@plt+0xdc8>
  40287c:	bl	4019d0 <warnx@plt>
  402880:	mov	w0, #0x1                   	// #1
  402884:	bl	401690 <_exit@plt>
  402888:	bl	401900 <warn@plt>
  40288c:	mov	w0, #0x1                   	// #1
  402890:	bl	401690 <_exit@plt>
  402894:	stp	x29, x30, [sp, #-32]!
  402898:	stp	x20, x19, [sp, #16]
  40289c:	mov	x29, sp
  4028a0:	mov	x20, x0
  4028a4:	bl	401a50 <__errno_location@plt>
  4028a8:	mov	x19, x0
  4028ac:	str	wzr, [x0]
  4028b0:	mov	x0, x20
  4028b4:	bl	401ac0 <ferror@plt>
  4028b8:	cbnz	w0, 4028c8 <ferror@plt+0xe08>
  4028bc:	mov	x0, x20
  4028c0:	bl	4019c0 <fflush@plt>
  4028c4:	cbz	w0, 4028e0 <ferror@plt+0xe20>
  4028c8:	ldr	w8, [x19]
  4028cc:	cmp	w8, #0x9
  4028d0:	csetm	w0, ne  // ne = any
  4028d4:	ldp	x20, x19, [sp, #16]
  4028d8:	ldp	x29, x30, [sp], #32
  4028dc:	ret
  4028e0:	mov	x0, x20
  4028e4:	bl	401780 <fileno@plt>
  4028e8:	tbnz	w0, #31, 4028c8 <ferror@plt+0xe08>
  4028ec:	bl	4016e0 <dup@plt>
  4028f0:	tbnz	w0, #31, 4028c8 <ferror@plt+0xe08>
  4028f4:	bl	401860 <close@plt>
  4028f8:	cbnz	w0, 4028c8 <ferror@plt+0xe08>
  4028fc:	b	4028d4 <ferror@plt+0xe14>
  402900:	cmp	w0, #0x63
  402904:	b.ne	402914 <ferror@plt+0xe54>  // b.any
  402908:	adrp	x0, 405000 <ferror@plt+0x3540>
  40290c:	add	x0, x0, #0xdd0
  402910:	ret
  402914:	adrp	x9, 405000 <ferror@plt+0x3540>
  402918:	mov	w8, w0
  40291c:	add	x9, x9, #0xbb0
  402920:	ldr	x0, [x9]
  402924:	cbz	x0, 402938 <ferror@plt+0xe78>
  402928:	ldr	w10, [x9, #24]
  40292c:	add	x9, x9, #0x20
  402930:	cmp	w10, w8
  402934:	b.ne	402920 <ferror@plt+0xe60>  // b.any
  402938:	ret
  40293c:	sub	w8, w0, #0x21
  402940:	cmp	w8, #0x5e
  402944:	cset	w0, cc  // cc = lo, ul, last
  402948:	ret
  40294c:	sub	sp, sp, #0x120
  402950:	stp	x29, x30, [sp, #256]
  402954:	add	x29, sp, #0x100
  402958:	mov	x8, #0xffffffffffffffc8    	// #-56
  40295c:	mov	x9, sp
  402960:	sub	x10, x29, #0x78
  402964:	movk	x8, #0xff80, lsl #32
  402968:	add	x11, x29, #0x20
  40296c:	add	x9, x9, #0x80
  402970:	add	x10, x10, #0x38
  402974:	stp	x28, x19, [sp, #272]
  402978:	adrp	x19, 417000 <ferror@plt+0x15540>
  40297c:	stp	x9, x8, [x29, #-16]
  402980:	stp	x11, x10, [x29, #-32]
  402984:	stp	x1, x2, [x29, #-120]
  402988:	stp	x3, x4, [x29, #-104]
  40298c:	stp	x5, x6, [x29, #-88]
  402990:	stur	x7, [x29, #-72]
  402994:	stp	q0, q1, [sp]
  402998:	ldr	x0, [x19, #576]
  40299c:	ldp	q0, q1, [x29, #-32]
  4029a0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4029a4:	add	x1, x1, #0x39b
  4029a8:	sub	x2, x29, #0x40
  4029ac:	stp	q2, q3, [sp, #32]
  4029b0:	stp	q4, q5, [sp, #64]
  4029b4:	stp	q6, q7, [sp, #96]
  4029b8:	stp	q0, q1, [x29, #-64]
  4029bc:	bl	401a20 <vfprintf@plt>
  4029c0:	ldr	x1, [x19, #576]
  4029c4:	mov	w0, #0xa                   	// #10
  4029c8:	bl	401750 <fputc@plt>
  4029cc:	ldp	x28, x19, [sp, #272]
  4029d0:	ldp	x29, x30, [sp, #256]
  4029d4:	add	sp, sp, #0x120
  4029d8:	ret
  4029dc:	stp	x29, x30, [sp, #-32]!
  4029e0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4029e4:	add	x0, x0, #0x3c4
  4029e8:	stp	x20, x19, [sp, #16]
  4029ec:	mov	x29, sp
  4029f0:	bl	401a60 <getenv@plt>
  4029f4:	adrp	x20, 417000 <ferror@plt+0x15540>
  4029f8:	ldrb	w8, [x20, #620]
  4029fc:	tbnz	w8, #1, 402a0c <ferror@plt+0xf4c>
  402a00:	cbz	x0, 402a08 <ferror@plt+0xf48>
  402a04:	bl	402a8c <ferror@plt+0xfcc>
  402a08:	str	w0, [x20, #620]
  402a0c:	ldr	w8, [x20, #620]
  402a10:	cbz	w8, 402a3c <ferror@plt+0xf7c>
  402a14:	bl	401730 <getuid@plt>
  402a18:	mov	w19, w0
  402a1c:	bl	401720 <geteuid@plt>
  402a20:	cmp	w19, w0
  402a24:	b.ne	402a54 <ferror@plt+0xf94>  // b.any
  402a28:	bl	401960 <getgid@plt>
  402a2c:	mov	w19, w0
  402a30:	bl	401700 <getegid@plt>
  402a34:	cmp	w19, w0
  402a38:	b.ne	402a54 <ferror@plt+0xf94>  // b.any
  402a3c:	ldr	w8, [x20, #620]
  402a40:	orr	w8, w8, #0x2
  402a44:	str	w8, [x20, #620]
  402a48:	ldp	x20, x19, [sp, #16]
  402a4c:	ldp	x29, x30, [sp], #32
  402a50:	ret
  402a54:	ldr	w8, [x20, #620]
  402a58:	adrp	x9, 417000 <ferror@plt+0x15540>
  402a5c:	ldr	x19, [x9, #576]
  402a60:	orr	w8, w8, #0x1000000
  402a64:	str	w8, [x20, #620]
  402a68:	bl	4017a0 <getpid@plt>
  402a6c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402a70:	adrp	x3, 406000 <ferror@plt+0x4540>
  402a74:	mov	w2, w0
  402a78:	add	x1, x1, #0x3d7
  402a7c:	add	x3, x3, #0x387
  402a80:	mov	x0, x19
  402a84:	bl	401a80 <fprintf@plt>
  402a88:	b	402a3c <ferror@plt+0xf7c>
  402a8c:	stp	x29, x30, [sp, #-32]!
  402a90:	mov	x29, sp
  402a94:	add	x1, x29, #0x18
  402a98:	mov	w2, wzr
  402a9c:	str	x19, [sp, #16]
  402aa0:	bl	4016a0 <strtoul@plt>
  402aa4:	ldr	x8, [x29, #24]
  402aa8:	mov	x19, x0
  402aac:	cbz	x8, 402acc <ferror@plt+0x100c>
  402ab0:	adrp	x1, 406000 <ferror@plt+0x4540>
  402ab4:	add	x1, x1, #0x981
  402ab8:	mov	x0, x8
  402abc:	bl	4018f0 <strcmp@plt>
  402ac0:	cmp	w0, #0x0
  402ac4:	mov	w8, #0xffff                	// #65535
  402ac8:	csel	w19, w8, w19, eq  // eq = none
  402acc:	mov	w0, w19
  402ad0:	ldr	x19, [sp, #16]
  402ad4:	ldp	x29, x30, [sp], #32
  402ad8:	ret
  402adc:	stp	x29, x30, [sp, #-16]!
  402ae0:	mov	x29, sp
  402ae4:	bl	402af0 <ferror@plt+0x1030>
  402ae8:	ldp	x29, x30, [sp], #16
  402aec:	ret
  402af0:	stp	x29, x30, [sp, #-16]!
  402af4:	mov	w0, #0x1                   	// #1
  402af8:	mov	w1, #0x90                  	// #144
  402afc:	mov	x29, sp
  402b00:	bl	401820 <calloc@plt>
  402b04:	cbz	x0, 402b10 <ferror@plt+0x1050>
  402b08:	ldp	x29, x30, [sp], #16
  402b0c:	ret
  402b10:	adrp	x1, 406000 <ferror@plt+0x4540>
  402b14:	add	x1, x1, #0x985
  402b18:	mov	w0, #0x1                   	// #1
  402b1c:	mov	w2, #0x90                  	// #144
  402b20:	bl	401aa0 <err@plt>
  402b24:	cbz	x0, 402b60 <ferror@plt+0x10a0>
  402b28:	stp	x29, x30, [sp, #-32]!
  402b2c:	str	x19, [sp, #16]
  402b30:	mov	x19, x0
  402b34:	ldr	x0, [x0]
  402b38:	mov	x29, sp
  402b3c:	bl	401940 <free@plt>
  402b40:	ldr	x0, [x19, #32]
  402b44:	bl	401940 <free@plt>
  402b48:	ldr	x0, [x19, #40]
  402b4c:	bl	401940 <free@plt>
  402b50:	mov	x0, x19
  402b54:	bl	401940 <free@plt>
  402b58:	ldr	x19, [sp, #16]
  402b5c:	ldp	x29, x30, [sp], #32
  402b60:	ret
  402b64:	stp	x29, x30, [sp, #-16]!
  402b68:	mov	x29, sp
  402b6c:	cbz	x0, 402b80 <ferror@plt+0x10c0>
  402b70:	strb	w1, [x0, #136]
  402b74:	mov	w0, wzr
  402b78:	ldp	x29, x30, [sp], #16
  402b7c:	ret
  402b80:	adrp	x0, 406000 <ferror@plt+0x4540>
  402b84:	adrp	x1, 406000 <ferror@plt+0x4540>
  402b88:	adrp	x3, 406000 <ferror@plt+0x4540>
  402b8c:	add	x0, x0, #0x410
  402b90:	add	x1, x1, #0x414
  402b94:	add	x3, x3, #0x432
  402b98:	mov	w2, #0x7b                  	// #123
  402b9c:	bl	401a40 <__assert_fail@plt>
  402ba0:	stp	x29, x30, [sp, #-16]!
  402ba4:	mov	x29, sp
  402ba8:	cbz	x0, 402bbc <ferror@plt+0x10fc>
  402bac:	str	w1, [x0, #140]
  402bb0:	mov	w0, wzr
  402bb4:	ldp	x29, x30, [sp], #16
  402bb8:	ret
  402bbc:	adrp	x0, 406000 <ferror@plt+0x4540>
  402bc0:	adrp	x1, 406000 <ferror@plt+0x4540>
  402bc4:	adrp	x3, 406000 <ferror@plt+0x4540>
  402bc8:	add	x0, x0, #0x410
  402bcc:	add	x1, x1, #0x414
  402bd0:	add	x3, x3, #0x46b
  402bd4:	mov	w2, #0x83                  	// #131
  402bd8:	bl	401a40 <__assert_fail@plt>
  402bdc:	ldr	x8, [x1]
  402be0:	str	x8, [x0, #112]
  402be4:	ldr	x8, [x1, #8]
  402be8:	str	x8, [x0, #120]
  402bec:	mov	w0, wzr
  402bf0:	ret
  402bf4:	ldr	x8, [x1]
  402bf8:	str	x8, [x0, #96]
  402bfc:	ldr	x8, [x1, #8]
  402c00:	str	x8, [x0, #104]
  402c04:	mov	w0, wzr
  402c08:	ret
  402c0c:	str	d0, [x0, #128]
  402c10:	mov	w0, wzr
  402c14:	ret
  402c18:	stp	x29, x30, [sp, #-48]!
  402c1c:	stp	x22, x21, [sp, #16]
  402c20:	stp	x20, x19, [sp, #32]
  402c24:	mov	x29, sp
  402c28:	cbz	x0, 402db4 <ferror@plt+0x12f4>
  402c2c:	mov	x19, x1
  402c30:	cbz	x1, 402dd4 <ferror@plt+0x1314>
  402c34:	adrp	x1, 405000 <ferror@plt+0x3540>
  402c38:	mov	x20, x0
  402c3c:	str	x19, [x0, #80]
  402c40:	str	wzr, [x0, #92]
  402c44:	add	x1, x1, #0xfe1
  402c48:	mov	x0, x19
  402c4c:	bl	4017b0 <fopen@plt>
  402c50:	str	x0, [x20, #72]
  402c54:	cbz	x0, 402d30 <ferror@plt+0x1270>
  402c58:	bl	401810 <fgetc@plt>
  402c5c:	cmn	w0, #0x1
  402c60:	b.eq	402d24 <ferror@plt+0x1264>  // b.none
  402c64:	mov	w21, w0
  402c68:	bl	401910 <__ctype_b_loc@plt>
  402c6c:	ldr	x8, [x0]
  402c70:	ldr	x1, [x20, #72]
  402c74:	mov	w9, #0x1                   	// #1
  402c78:	mov	w0, w21
  402c7c:	ldrh	w8, [x8, w21, sxtw #1]
  402c80:	bic	w8, w9, w8, lsr #11
  402c84:	str	w8, [x20, #88]
  402c88:	bl	401950 <ungetc@plt>
  402c8c:	mov	w21, wzr
  402c90:	adrp	x22, 417000 <ferror@plt+0x15540>
  402c94:	cbnz	w21, 402d44 <ferror@plt+0x1284>
  402c98:	ldr	w8, [x20, #88]
  402c9c:	cmp	w8, #0x1
  402ca0:	b.ne	402cd0 <ferror@plt+0x1210>  // b.any
  402ca4:	ldr	x3, [x20, #72]
  402ca8:	adrp	x1, 406000 <ferror@plt+0x4540>
  402cac:	add	x1, x1, #0x4e6
  402cb0:	mov	x0, x20
  402cb4:	mov	x2, x19
  402cb8:	bl	402df4 <ferror@plt+0x1334>
  402cbc:	ldrb	w8, [x0, #24]
  402cc0:	orr	w8, w8, #0x1
  402cc4:	strb	w8, [x0, #24]
  402cc8:	ldrb	w8, [x22, #620]
  402ccc:	tbnz	w8, #3, 402d70 <ferror@plt+0x12b0>
  402cd0:	mov	w21, wzr
  402cd4:	ldrb	w8, [x22, #620]
  402cd8:	tbz	w8, #2, 402d5c <ferror@plt+0x129c>
  402cdc:	adrp	x8, 417000 <ferror@plt+0x15540>
  402ce0:	ldr	x20, [x8, #576]
  402ce4:	bl	4017a0 <getpid@plt>
  402ce8:	adrp	x1, 406000 <ferror@plt+0x4540>
  402cec:	adrp	x3, 406000 <ferror@plt+0x4540>
  402cf0:	adrp	x4, 406000 <ferror@plt+0x4540>
  402cf4:	mov	w2, w0
  402cf8:	add	x1, x1, #0x379
  402cfc:	add	x3, x3, #0x387
  402d00:	add	x4, x4, #0x394
  402d04:	mov	x0, x20
  402d08:	bl	401a80 <fprintf@plt>
  402d0c:	adrp	x0, 406000 <ferror@plt+0x4540>
  402d10:	add	x0, x0, #0x512
  402d14:	mov	x1, x19
  402d18:	mov	w2, w21
  402d1c:	bl	402ec4 <ferror@plt+0x1404>
  402d20:	b	402d5c <ferror@plt+0x129c>
  402d24:	ldr	x0, [x20, #72]
  402d28:	bl	401ac0 <ferror@plt>
  402d2c:	cbz	w0, 402c8c <ferror@plt+0x11cc>
  402d30:	bl	401a50 <__errno_location@plt>
  402d34:	ldr	w8, [x0]
  402d38:	neg	w21, w8
  402d3c:	adrp	x22, 417000 <ferror@plt+0x15540>
  402d40:	cbz	w21, 402c98 <ferror@plt+0x11d8>
  402d44:	ldr	x0, [x20, #72]
  402d48:	cbz	x0, 402d54 <ferror@plt+0x1294>
  402d4c:	bl	401790 <fclose@plt>
  402d50:	str	xzr, [x20, #72]
  402d54:	ldrb	w8, [x22, #620]
  402d58:	tbnz	w8, #2, 402cdc <ferror@plt+0x121c>
  402d5c:	mov	w0, w21
  402d60:	ldp	x20, x19, [sp, #32]
  402d64:	ldp	x22, x21, [sp, #16]
  402d68:	ldp	x29, x30, [sp], #48
  402d6c:	ret
  402d70:	adrp	x8, 417000 <ferror@plt+0x15540>
  402d74:	ldr	x20, [x8, #576]
  402d78:	bl	4017a0 <getpid@plt>
  402d7c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402d80:	adrp	x3, 406000 <ferror@plt+0x4540>
  402d84:	adrp	x4, 406000 <ferror@plt+0x4540>
  402d88:	mov	w2, w0
  402d8c:	add	x1, x1, #0x379
  402d90:	add	x3, x3, #0x387
  402d94:	add	x4, x4, #0x4e9
  402d98:	mov	x0, x20
  402d9c:	bl	401a80 <fprintf@plt>
  402da0:	adrp	x0, 406000 <ferror@plt+0x4540>
  402da4:	add	x0, x0, #0x4ed
  402da8:	mov	x1, x19
  402dac:	bl	402ec4 <ferror@plt+0x1404>
  402db0:	b	402cd0 <ferror@plt+0x1210>
  402db4:	adrp	x0, 406000 <ferror@plt+0x4540>
  402db8:	adrp	x1, 406000 <ferror@plt+0x4540>
  402dbc:	adrp	x3, 406000 <ferror@plt+0x4540>
  402dc0:	add	x0, x0, #0x410
  402dc4:	add	x1, x1, #0x414
  402dc8:	add	x3, x3, #0x49d
  402dcc:	mov	w2, #0xb8                  	// #184
  402dd0:	bl	401a40 <__assert_fail@plt>
  402dd4:	adrp	x0, 406000 <ferror@plt+0x4540>
  402dd8:	adrp	x1, 406000 <ferror@plt+0x4540>
  402ddc:	adrp	x3, 406000 <ferror@plt+0x4540>
  402de0:	add	x0, x0, #0x4dd
  402de4:	add	x1, x1, #0x414
  402de8:	add	x3, x3, #0x49d
  402dec:	mov	w2, #0xb9                  	// #185
  402df0:	bl	401a40 <__assert_fail@plt>
  402df4:	stp	x29, x30, [sp, #-48]!
  402df8:	stp	x22, x21, [sp, #16]
  402dfc:	stp	x20, x19, [sp, #32]
  402e00:	mov	x29, sp
  402e04:	cbz	x0, 402e64 <ferror@plt+0x13a4>
  402e08:	mov	x20, x1
  402e0c:	cbz	x1, 402e84 <ferror@plt+0x13c4>
  402e10:	mov	x21, x2
  402e14:	cbz	x2, 402ea4 <ferror@plt+0x13e4>
  402e18:	mov	x22, x0
  402e1c:	ldp	x0, x8, [x0]
  402e20:	mov	x19, x3
  402e24:	lsl	x8, x8, #5
  402e28:	add	x1, x8, #0x20
  402e2c:	bl	403fac <ferror@plt+0x24ec>
  402e30:	ldr	x8, [x22, #8]
  402e34:	str	x0, [x22]
  402e38:	movi	v0.2d, #0x0
  402e3c:	add	x0, x0, x8, lsl #5
  402e40:	add	x8, x8, #0x1
  402e44:	str	x8, [x22, #8]
  402e48:	stp	q0, q0, [x0]
  402e4c:	stp	x20, x21, [x0]
  402e50:	str	x19, [x0, #16]
  402e54:	ldp	x20, x19, [sp, #32]
  402e58:	ldp	x22, x21, [sp, #16]
  402e5c:	ldp	x29, x30, [sp], #48
  402e60:	ret
  402e64:	adrp	x0, 406000 <ferror@plt+0x4540>
  402e68:	adrp	x1, 406000 <ferror@plt+0x4540>
  402e6c:	adrp	x3, 406000 <ferror@plt+0x4540>
  402e70:	add	x0, x0, #0x410
  402e74:	add	x1, x1, #0x414
  402e78:	add	x3, x3, #0x99f
  402e7c:	mov	w2, #0xa4                  	// #164
  402e80:	bl	401a40 <__assert_fail@plt>
  402e84:	adrp	x0, 406000 <ferror@plt+0x4540>
  402e88:	adrp	x1, 406000 <ferror@plt+0x4540>
  402e8c:	adrp	x3, 406000 <ferror@plt+0x4540>
  402e90:	add	x0, x0, #0x5f0
  402e94:	add	x1, x1, #0x414
  402e98:	add	x3, x3, #0x99f
  402e9c:	mov	w2, #0xa5                  	// #165
  402ea0:	bl	401a40 <__assert_fail@plt>
  402ea4:	adrp	x0, 406000 <ferror@plt+0x4540>
  402ea8:	adrp	x1, 406000 <ferror@plt+0x4540>
  402eac:	adrp	x3, 406000 <ferror@plt+0x4540>
  402eb0:	add	x0, x0, #0x4dd
  402eb4:	add	x1, x1, #0x414
  402eb8:	add	x3, x3, #0x99f
  402ebc:	mov	w2, #0xa6                  	// #166
  402ec0:	bl	401a40 <__assert_fail@plt>
  402ec4:	sub	sp, sp, #0x120
  402ec8:	stp	x29, x30, [sp, #256]
  402ecc:	add	x29, sp, #0x100
  402ed0:	mov	x9, #0xffffffffffffffc8    	// #-56
  402ed4:	mov	x10, sp
  402ed8:	sub	x11, x29, #0x78
  402edc:	movk	x9, #0xff80, lsl #32
  402ee0:	add	x12, x29, #0x20
  402ee4:	add	x10, x10, #0x80
  402ee8:	add	x11, x11, #0x38
  402eec:	stp	x28, x19, [sp, #272]
  402ef0:	adrp	x19, 417000 <ferror@plt+0x15540>
  402ef4:	stp	x10, x9, [x29, #-16]
  402ef8:	stp	x12, x11, [x29, #-32]
  402efc:	mov	x8, x0
  402f00:	stp	x1, x2, [x29, #-120]
  402f04:	stp	x3, x4, [x29, #-104]
  402f08:	stp	x5, x6, [x29, #-88]
  402f0c:	stur	x7, [x29, #-72]
  402f10:	stp	q0, q1, [sp]
  402f14:	ldr	x0, [x19, #576]
  402f18:	ldp	q0, q1, [x29, #-32]
  402f1c:	sub	x2, x29, #0x40
  402f20:	mov	x1, x8
  402f24:	stp	q2, q3, [sp, #32]
  402f28:	stp	q4, q5, [sp, #64]
  402f2c:	stp	q6, q7, [sp, #96]
  402f30:	stp	q0, q1, [x29, #-64]
  402f34:	bl	401a20 <vfprintf@plt>
  402f38:	ldr	x1, [x19, #576]
  402f3c:	mov	w0, #0xa                   	// #10
  402f40:	bl	401750 <fputc@plt>
  402f44:	ldp	x28, x19, [sp, #272]
  402f48:	ldp	x29, x30, [sp, #256]
  402f4c:	add	sp, sp, #0x120
  402f50:	ret
  402f54:	stp	x29, x30, [sp, #-16]!
  402f58:	mov	x29, sp
  402f5c:	cbz	x0, 402f6c <ferror@plt+0x14ac>
  402f60:	ldr	x0, [x0, #80]
  402f64:	ldp	x29, x30, [sp], #16
  402f68:	ret
  402f6c:	adrp	x0, 406000 <ferror@plt+0x4540>
  402f70:	adrp	x1, 406000 <ferror@plt+0x4540>
  402f74:	adrp	x3, 406000 <ferror@plt+0x4540>
  402f78:	add	x0, x0, #0x532
  402f7c:	add	x1, x1, #0x414
  402f80:	add	x3, x3, #0x538
  402f84:	mov	w2, #0xe5                  	// #229
  402f88:	bl	401a40 <__assert_fail@plt>
  402f8c:	stp	x29, x30, [sp, #-16]!
  402f90:	mov	x29, sp
  402f94:	cbz	x0, 402fa4 <ferror@plt+0x14e4>
  402f98:	ldr	w0, [x0, #92]
  402f9c:	ldp	x29, x30, [sp], #16
  402fa0:	ret
  402fa4:	adrp	x0, 406000 <ferror@plt+0x4540>
  402fa8:	adrp	x1, 406000 <ferror@plt+0x4540>
  402fac:	adrp	x3, 406000 <ferror@plt+0x4540>
  402fb0:	add	x0, x0, #0x532
  402fb4:	add	x1, x1, #0x414
  402fb8:	add	x3, x3, #0x572
  402fbc:	mov	w2, #0xeb                  	// #235
  402fc0:	bl	401a40 <__assert_fail@plt>
  402fc4:	stp	x29, x30, [sp, #-64]!
  402fc8:	str	x23, [sp, #16]
  402fcc:	stp	x22, x21, [sp, #32]
  402fd0:	stp	x20, x19, [sp, #48]
  402fd4:	mov	x29, sp
  402fd8:	cbz	x0, 4030b0 <ferror@plt+0x15f0>
  402fdc:	mov	x19, x1
  402fe0:	cbz	x1, 4030d0 <ferror@plt+0x1610>
  402fe4:	mov	x20, x2
  402fe8:	cbz	x2, 4030f0 <ferror@plt+0x1630>
  402fec:	adrp	x1, 405000 <ferror@plt+0x3540>
  402ff0:	mov	x22, x0
  402ff4:	add	x1, x1, #0xfe1
  402ff8:	mov	x0, x20
  402ffc:	bl	4017b0 <fopen@plt>
  403000:	mov	x23, x0
  403004:	cbz	x0, 403050 <ferror@plt+0x1590>
  403008:	mov	x0, x23
  40300c:	bl	403110 <ferror@plt+0x1650>
  403010:	mov	w21, w0
  403014:	cbnz	w21, 40302c <ferror@plt+0x156c>
  403018:	mov	x0, x22
  40301c:	mov	x1, x19
  403020:	mov	x2, x20
  403024:	mov	x3, x23
  403028:	bl	402df4 <ferror@plt+0x1334>
  40302c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403030:	ldrb	w8, [x8, #620]
  403034:	tbnz	w8, #3, 403064 <ferror@plt+0x15a4>
  403038:	mov	w0, w21
  40303c:	ldp	x20, x19, [sp, #48]
  403040:	ldp	x22, x21, [sp, #32]
  403044:	ldr	x23, [sp, #16]
  403048:	ldp	x29, x30, [sp], #64
  40304c:	ret
  403050:	bl	401a50 <__errno_location@plt>
  403054:	ldr	w8, [x0]
  403058:	neg	w21, w8
  40305c:	cbnz	w21, 40302c <ferror@plt+0x156c>
  403060:	b	403018 <ferror@plt+0x1558>
  403064:	adrp	x8, 417000 <ferror@plt+0x15540>
  403068:	ldr	x22, [x8, #576]
  40306c:	bl	4017a0 <getpid@plt>
  403070:	adrp	x1, 406000 <ferror@plt+0x4540>
  403074:	adrp	x3, 406000 <ferror@plt+0x4540>
  403078:	adrp	x4, 406000 <ferror@plt+0x4540>
  40307c:	mov	w2, w0
  403080:	add	x1, x1, #0x379
  403084:	add	x3, x3, #0x387
  403088:	add	x4, x4, #0x4e9
  40308c:	mov	x0, x22
  403090:	bl	401a80 <fprintf@plt>
  403094:	adrp	x0, 406000 <ferror@plt+0x4540>
  403098:	add	x0, x0, #0x5f8
  40309c:	mov	x1, x20
  4030a0:	mov	x2, x19
  4030a4:	mov	w3, w21
  4030a8:	bl	402ec4 <ferror@plt+0x1404>
  4030ac:	b	403038 <ferror@plt+0x1578>
  4030b0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4030b4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4030b8:	adrp	x3, 406000 <ferror@plt+0x4540>
  4030bc:	add	x0, x0, #0x410
  4030c0:	add	x1, x1, #0x414
  4030c4:	add	x3, x3, #0x5a4
  4030c8:	mov	w2, #0xf5                  	// #245
  4030cc:	bl	401a40 <__assert_fail@plt>
  4030d0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4030d4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4030d8:	adrp	x3, 406000 <ferror@plt+0x4540>
  4030dc:	add	x0, x0, #0x5f0
  4030e0:	add	x1, x1, #0x414
  4030e4:	add	x3, x3, #0x5a4
  4030e8:	mov	w2, #0xf6                  	// #246
  4030ec:	bl	401a40 <__assert_fail@plt>
  4030f0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4030f4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4030f8:	adrp	x3, 406000 <ferror@plt+0x4540>
  4030fc:	add	x0, x0, #0x4dd
  403100:	add	x1, x1, #0x414
  403104:	add	x3, x3, #0x5a4
  403108:	mov	w2, #0xf7                  	// #247
  40310c:	bl	401a40 <__assert_fail@plt>
  403110:	stp	x29, x30, [sp, #-32]!
  403114:	str	x19, [sp, #16]
  403118:	mov	x19, x0
  40311c:	mov	x29, sp
  403120:	mov	x0, x19
  403124:	bl	401810 <fgetc@plt>
  403128:	cmp	w0, #0xa
  40312c:	b.eq	403138 <ferror@plt+0x1678>  // b.none
  403130:	cmn	w0, #0x1
  403134:	b.ne	403120 <ferror@plt+0x1660>  // b.any
  403138:	mov	x0, x19
  40313c:	bl	401ac0 <ferror@plt>
  403140:	cbz	w0, 403154 <ferror@plt+0x1694>
  403144:	bl	401a50 <__errno_location@plt>
  403148:	ldr	w8, [x0]
  40314c:	neg	w0, w8
  403150:	b	403164 <ferror@plt+0x16a4>
  403154:	adrp	x8, 417000 <ferror@plt+0x15540>
  403158:	ldrb	w8, [x8, #620]
  40315c:	tbnz	w8, #3, 403170 <ferror@plt+0x16b0>
  403160:	mov	w0, wzr
  403164:	ldr	x19, [sp, #16]
  403168:	ldp	x29, x30, [sp], #32
  40316c:	ret
  403170:	adrp	x8, 417000 <ferror@plt+0x15540>
  403174:	ldr	x19, [x8, #576]
  403178:	bl	4017a0 <getpid@plt>
  40317c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403180:	adrp	x3, 406000 <ferror@plt+0x4540>
  403184:	adrp	x4, 406000 <ferror@plt+0x4540>
  403188:	mov	w2, w0
  40318c:	add	x1, x1, #0x379
  403190:	add	x3, x3, #0x387
  403194:	add	x4, x4, #0x4e9
  403198:	mov	x0, x19
  40319c:	bl	401a80 <fprintf@plt>
  4031a0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4031a4:	add	x0, x0, #0x9fc
  4031a8:	bl	402ec4 <ferror@plt+0x1404>
  4031ac:	b	403160 <ferror@plt+0x16a0>
  4031b0:	cbz	x0, 4031bc <ferror@plt+0x16fc>
  4031b4:	add	x0, x0, #0x20
  4031b8:	ret
  4031bc:	stp	x29, x30, [sp, #-16]!
  4031c0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4031c4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4031c8:	adrp	x3, 406000 <ferror@plt+0x4540>
  4031cc:	add	x0, x0, #0x73d
  4031d0:	add	x1, x1, #0x414
  4031d4:	add	x3, x3, #0x626
  4031d8:	mov	w2, #0x119                 	// #281
  4031dc:	mov	x29, sp
  4031e0:	bl	401a40 <__assert_fail@plt>
  4031e4:	stp	x29, x30, [sp, #-16]!
  4031e8:	mov	x29, sp
  4031ec:	cbz	x0, 403200 <ferror@plt+0x1740>
  4031f0:	ldr	x8, [x0, #48]
  4031f4:	ldr	x0, [x8, #8]
  4031f8:	ldp	x29, x30, [sp], #16
  4031fc:	ret
  403200:	adrp	x0, 406000 <ferror@plt+0x4540>
  403204:	adrp	x1, 406000 <ferror@plt+0x4540>
  403208:	adrp	x3, 406000 <ferror@plt+0x4540>
  40320c:	add	x0, x0, #0x73d
  403210:	add	x1, x1, #0x414
  403214:	add	x3, x3, #0x662
  403218:	mov	w2, #0x120                 	// #288
  40321c:	bl	401a40 <__assert_fail@plt>
  403220:	stp	x29, x30, [sp, #-16]!
  403224:	mov	x29, sp
  403228:	cbz	x0, 403254 <ferror@plt+0x1794>
  40322c:	ldr	x8, [x0, #8]
  403230:	cbz	x8, 403240 <ferror@plt+0x1780>
  403234:	mov	w0, wzr
  403238:	ldp	x29, x30, [sp], #16
  40323c:	ret
  403240:	ldrb	w8, [x0]
  403244:	cmp	w8, #0x0
  403248:	cset	w0, eq  // eq = none
  40324c:	ldp	x29, x30, [sp], #16
  403250:	ret
  403254:	adrp	x0, 406000 <ferror@plt+0x4540>
  403258:	adrp	x1, 406000 <ferror@plt+0x4540>
  40325c:	adrp	x3, 406000 <ferror@plt+0x4540>
  403260:	add	x0, x0, #0x73d
  403264:	add	x1, x1, #0x414
  403268:	add	x3, x3, #0x69d
  40326c:	mov	w2, #0x126                 	// #294
  403270:	bl	401a40 <__assert_fail@plt>
  403274:	sub	sp, sp, #0x70
  403278:	stp	x29, x30, [sp, #16]
  40327c:	stp	x28, x27, [sp, #32]
  403280:	stp	x26, x25, [sp, #48]
  403284:	stp	x24, x23, [sp, #64]
  403288:	stp	x22, x21, [sp, #80]
  40328c:	stp	x20, x19, [sp, #96]
  403290:	add	x29, sp, #0x10
  403294:	cbz	x0, 403784 <ferror@plt+0x1cc4>
  403298:	ldr	x8, [x0, #72]
  40329c:	mov	x19, x0
  4032a0:	cbz	x8, 4037a4 <ferror@plt+0x1ce4>
  4032a4:	mov	x20, x2
  4032a8:	cbz	x2, 4037c4 <ferror@plt+0x1d04>
  4032ac:	adrp	x24, 406000 <ferror@plt+0x4540>
  4032b0:	adrp	x26, 406000 <ferror@plt+0x4540>
  4032b4:	mov	x21, x1
  4032b8:	add	x22, x19, #0x10
  4032bc:	add	x23, x19, #0x30
  4032c0:	adrp	x25, 417000 <ferror@plt+0x15540>
  4032c4:	add	x24, x24, #0x742
  4032c8:	add	x26, x26, #0x387
  4032cc:	str	xzr, [x20]
  4032d0:	stp	xzr, xzr, [sp]
  4032d4:	ldr	x0, [x19, #72]
  4032d8:	bl	4018c0 <feof@plt>
  4032dc:	cbz	w0, 4032f4 <ferror@plt+0x1834>
  4032e0:	mov	w8, #0x2                   	// #2
  4032e4:	mov	w28, #0x1                   	// #1
  4032e8:	cbnz	w8, 40356c <ferror@plt+0x1aac>
  4032ec:	cbz	w28, 4032d4 <ferror@plt+0x1814>
  4032f0:	b	40357c <ferror@plt+0x1abc>
  4032f4:	ldrb	w8, [x25, #620]
  4032f8:	tbnz	w8, #2, 40346c <ferror@plt+0x19ac>
  4032fc:	mov	x0, x22
  403300:	bl	4037e4 <ferror@plt+0x1d24>
  403304:	ldp	w8, w9, [x19, #88]
  403308:	add	w9, w9, #0x1
  40330c:	cmp	w8, #0x1
  403310:	str	w9, [x19, #92]
  403314:	b.eq	403344 <ferror@plt+0x1884>  // b.none
  403318:	cbnz	w8, 403378 <ferror@plt+0x18b8>
  40331c:	ldr	x1, [x19, #72]
  403320:	ldrb	w2, [x19, #136]
  403324:	mov	x0, x22
  403328:	bl	403828 <ferror@plt+0x1d68>
  40332c:	mov	w28, w0
  403330:	cbnz	w0, 40337c <ferror@plt+0x18bc>
  403334:	ldrb	w8, [x19, #136]
  403338:	strb	w8, [x19, #16]
  40333c:	cbnz	w28, 403380 <ferror@plt+0x18c0>
  403340:	b	4033ac <ferror@plt+0x18ec>
  403344:	ldr	x0, [x19, #72]
  403348:	mov	x1, x24
  40334c:	mov	x2, x22
  403350:	bl	4017d0 <__isoc99_fscanf@plt>
  403354:	cmp	w0, #0x1
  403358:	b.ne	4033a4 <ferror@plt+0x18e4>  // b.any
  40335c:	ldr	x1, [x19, #72]
  403360:	ldrb	w2, [x19, #16]
  403364:	mov	x0, x22
  403368:	bl	403828 <ferror@plt+0x1d68>
  40336c:	mov	w28, w0
  403370:	cbnz	w28, 403380 <ferror@plt+0x18c0>
  403374:	b	4033ac <ferror@plt+0x18ec>
  403378:	mov	w28, #0x1                   	// #1
  40337c:	cbz	w28, 4033ac <ferror@plt+0x18ec>
  403380:	tbnz	w28, #31, 40338c <ferror@plt+0x18cc>
  403384:	mov	w8, #0x2                   	// #2
  403388:	b	4032e8 <ferror@plt+0x1828>
  40338c:	ldr	x0, [x19, #72]
  403390:	bl	4018c0 <feof@plt>
  403394:	cmp	w0, #0x0
  403398:	csinc	w28, w28, wzr, eq  // eq = none
  40339c:	mov	w8, #0x2                   	// #2
  4033a0:	b	4032e8 <ferror@plt+0x1828>
  4033a4:	mov	w28, #0xffffffea            	// #-22
  4033a8:	cbnz	w28, 403380 <ferror@plt+0x18c0>
  4033ac:	ldrb	w8, [x25, #620]
  4033b0:	tbnz	w8, #2, 4034a8 <ferror@plt+0x19e8>
  4033b4:	ldrb	w27, [x19, #16]
  4033b8:	mov	x0, x19
  4033bc:	mov	w1, w27
  4033c0:	bl	4039c4 <ferror@plt+0x1f04>
  4033c4:	cbz	x0, 4033f8 <ferror@plt+0x1938>
  4033c8:	mov	x28, x0
  4033cc:	mov	w0, w27
  4033d0:	mov	x1, x21
  4033d4:	bl	403a38 <ferror@plt+0x1f78>
  4033d8:	cbz	w0, 403440 <ferror@plt+0x1980>
  4033dc:	str	x28, [x19, #64]
  4033e0:	str	x22, [x20]
  4033e4:	ldrb	w8, [x25, #620]
  4033e8:	tbnz	w8, #3, 40352c <ferror@plt+0x1a6c>
  4033ec:	mov	w28, wzr
  4033f0:	mov	w8, #0xb                   	// #11
  4033f4:	b	4032e8 <ferror@plt+0x1828>
  4033f8:	ldrb	w8, [x25, #620]
  4033fc:	tbz	w8, #2, 40344c <ferror@plt+0x198c>
  403400:	adrp	x8, 417000 <ferror@plt+0x15540>
  403404:	ldr	x27, [x8, #576]
  403408:	bl	4017a0 <getpid@plt>
  40340c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403410:	adrp	x4, 406000 <ferror@plt+0x4540>
  403414:	mov	w2, w0
  403418:	mov	x0, x27
  40341c:	add	x1, x1, #0x379
  403420:	mov	x3, x26
  403424:	add	x4, x4, #0x394
  403428:	bl	401a80 <fprintf@plt>
  40342c:	ldrsb	w1, [x22]
  403430:	adrp	x0, 406000 <ferror@plt+0x4540>
  403434:	add	x0, x0, #0x771
  403438:	bl	402ec4 <ferror@plt+0x1404>
  40343c:	b	40344c <ferror@plt+0x198c>
  403440:	ldr	x1, [x19, #24]
  403444:	mov	x0, x28
  403448:	bl	403a6c <ferror@plt+0x1fac>
  40344c:	ldrb	w8, [x25, #620]
  403450:	tbnz	w8, #2, 4034e8 <ferror@plt+0x1a28>
  403454:	mov	x0, sp
  403458:	mov	x1, x23
  40345c:	bl	403b00 <ferror@plt+0x2040>
  403460:	mov	w28, wzr
  403464:	mov	w8, wzr
  403468:	b	4032e8 <ferror@plt+0x1828>
  40346c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403470:	ldr	x27, [x8, #576]
  403474:	bl	4017a0 <getpid@plt>
  403478:	adrp	x1, 406000 <ferror@plt+0x4540>
  40347c:	adrp	x4, 406000 <ferror@plt+0x4540>
  403480:	mov	w2, w0
  403484:	mov	x0, x27
  403488:	add	x1, x1, #0x379
  40348c:	mov	x3, x26
  403490:	add	x4, x4, #0x394
  403494:	bl	401a80 <fprintf@plt>
  403498:	adrp	x0, 406000 <ferror@plt+0x4540>
  40349c:	add	x0, x0, #0x730
  4034a0:	bl	402ec4 <ferror@plt+0x1404>
  4034a4:	b	4032fc <ferror@plt+0x183c>
  4034a8:	adrp	x8, 417000 <ferror@plt+0x15540>
  4034ac:	ldr	x27, [x8, #576]
  4034b0:	bl	4017a0 <getpid@plt>
  4034b4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4034b8:	adrp	x4, 406000 <ferror@plt+0x4540>
  4034bc:	mov	w2, w0
  4034c0:	mov	x0, x27
  4034c4:	add	x1, x1, #0x379
  4034c8:	mov	x3, x26
  4034cc:	add	x4, x4, #0x394
  4034d0:	bl	401a80 <fprintf@plt>
  4034d4:	ldrsb	w1, [x22]
  4034d8:	adrp	x0, 406000 <ferror@plt+0x4540>
  4034dc:	add	x0, x0, #0x746
  4034e0:	bl	402ec4 <ferror@plt+0x1404>
  4034e4:	b	4033b4 <ferror@plt+0x18f4>
  4034e8:	adrp	x8, 417000 <ferror@plt+0x15540>
  4034ec:	ldr	x27, [x8, #576]
  4034f0:	bl	4017a0 <getpid@plt>
  4034f4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4034f8:	adrp	x4, 406000 <ferror@plt+0x4540>
  4034fc:	mov	w2, w0
  403500:	mov	x0, x27
  403504:	add	x1, x1, #0x379
  403508:	mov	x3, x26
  40350c:	add	x4, x4, #0x394
  403510:	bl	401a80 <fprintf@plt>
  403514:	ldrsb	w1, [x19, #16]
  403518:	ldp	x2, x3, [x19, #48]
  40351c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403520:	add	x0, x0, #0x790
  403524:	bl	402ec4 <ferror@plt+0x1404>
  403528:	b	403454 <ferror@plt+0x1994>
  40352c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403530:	ldr	x27, [x8, #576]
  403534:	bl	4017a0 <getpid@plt>
  403538:	adrp	x1, 406000 <ferror@plt+0x4540>
  40353c:	adrp	x4, 406000 <ferror@plt+0x4540>
  403540:	mov	w2, w0
  403544:	mov	x0, x27
  403548:	add	x1, x1, #0x379
  40354c:	mov	x3, x26
  403550:	add	x4, x4, #0x4e9
  403554:	bl	401a80 <fprintf@plt>
  403558:	ldr	x1, [x28, #8]
  40355c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403560:	add	x0, x0, #0x75a
  403564:	bl	402ec4 <ferror@plt+0x1404>
  403568:	b	4033ec <ferror@plt+0x192c>
  40356c:	cmp	w8, #0x2
  403570:	b.eq	40357c <ferror@plt+0x1abc>  // b.none
  403574:	cmp	w8, #0xb
  403578:	b.ne	40364c <ferror@plt+0x1b8c>  // b.any
  40357c:	ldp	x20, x21, [sp]
  403580:	orr	x8, x21, x20
  403584:	cbz	x8, 403594 <ferror@plt+0x1ad4>
  403588:	add	x0, x19, #0x30
  40358c:	mov	x1, sp
  403590:	bl	403b00 <ferror@plt+0x2040>
  403594:	ldrb	w8, [x25, #620]
  403598:	tbnz	w8, #2, 403670 <ferror@plt+0x1bb0>
  40359c:	ldr	d0, [x19, #128]
  4035a0:	fcmp	d0, #0.0
  4035a4:	b.eq	4035d4 <ferror@plt+0x1b14>  // b.none
  4035a8:	ldrb	w8, [x25, #620]
  4035ac:	tbnz	w8, #2, 4036c4 <ferror@plt+0x1c04>
  4035b0:	ldp	d0, d1, [x19, #48]
  4035b4:	ldr	d2, [x19, #128]
  4035b8:	scvtf	d0, d0
  4035bc:	scvtf	d1, d1
  4035c0:	fdiv	d0, d0, d2
  4035c4:	fdiv	d1, d1, d2
  4035c8:	fcvtzs	x8, d0
  4035cc:	fcvtzs	x9, d1
  4035d0:	stp	x8, x9, [x19, #48]
  4035d4:	ldr	x8, [x19, #96]
  4035d8:	cbnz	x8, 4035e4 <ferror@plt+0x1b24>
  4035dc:	ldr	x9, [x19, #104]
  4035e0:	cbz	x9, 403610 <ferror@plt+0x1b50>
  4035e4:	ldr	x9, [x19, #48]
  4035e8:	cmp	x9, x8
  4035ec:	b.ne	4035fc <ferror@plt+0x1b3c>  // b.any
  4035f0:	ldr	x8, [x19, #56]
  4035f4:	ldr	x9, [x19, #104]
  4035f8:	cmp	x8, x9
  4035fc:	b.le	403610 <ferror@plt+0x1b50>
  403600:	ldrb	w8, [x25, #620]
  403604:	tbnz	w8, #2, 403704 <ferror@plt+0x1c44>
  403608:	ldp	x8, x9, [x19, #96]
  40360c:	stp	x8, x9, [x19, #48]
  403610:	ldr	x8, [x19, #112]
  403614:	cbnz	x8, 403620 <ferror@plt+0x1b60>
  403618:	ldr	x9, [x19, #120]
  40361c:	cbz	x9, 40364c <ferror@plt+0x1b8c>
  403620:	mov	x20, x19
  403624:	ldr	x9, [x20, #48]!
  403628:	cmp	x9, x8
  40362c:	b.ne	40363c <ferror@plt+0x1b7c>  // b.any
  403630:	ldr	x8, [x19, #56]
  403634:	ldr	x9, [x19, #120]
  403638:	cmp	x8, x9
  40363c:	b.ge	40364c <ferror@plt+0x1b8c>  // b.tcont
  403640:	ldrb	w8, [x25, #620]
  403644:	tbnz	w8, #2, 403744 <ferror@plt+0x1c84>
  403648:	stp	xzr, xzr, [x20]
  40364c:	mov	w0, w28
  403650:	ldp	x20, x19, [sp, #96]
  403654:	ldp	x22, x21, [sp, #80]
  403658:	ldp	x24, x23, [sp, #64]
  40365c:	ldp	x26, x25, [sp, #48]
  403660:	ldp	x28, x27, [sp, #32]
  403664:	ldp	x29, x30, [sp, #16]
  403668:	add	sp, sp, #0x70
  40366c:	ret
  403670:	adrp	x8, 417000 <ferror@plt+0x15540>
  403674:	ldr	x22, [x8, #576]
  403678:	bl	4017a0 <getpid@plt>
  40367c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403680:	adrp	x3, 406000 <ferror@plt+0x4540>
  403684:	adrp	x4, 406000 <ferror@plt+0x4540>
  403688:	mov	w2, w0
  40368c:	add	x1, x1, #0x379
  403690:	add	x3, x3, #0x387
  403694:	add	x4, x4, #0x394
  403698:	mov	x0, x22
  40369c:	bl	401a80 <fprintf@plt>
  4036a0:	ldp	x2, x3, [x19, #48]
  4036a4:	ldr	x6, [x19, #24]
  4036a8:	adrp	x0, 406000 <ferror@plt+0x4540>
  4036ac:	add	x0, x0, #0x7b4
  4036b0:	mov	w1, w28
  4036b4:	mov	x4, x20
  4036b8:	mov	x5, x21
  4036bc:	bl	402ec4 <ferror@plt+0x1404>
  4036c0:	b	40359c <ferror@plt+0x1adc>
  4036c4:	adrp	x8, 417000 <ferror@plt+0x15540>
  4036c8:	ldr	x20, [x8, #576]
  4036cc:	bl	4017a0 <getpid@plt>
  4036d0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4036d4:	adrp	x3, 406000 <ferror@plt+0x4540>
  4036d8:	adrp	x4, 406000 <ferror@plt+0x4540>
  4036dc:	mov	w2, w0
  4036e0:	add	x1, x1, #0x379
  4036e4:	add	x3, x3, #0x387
  4036e8:	add	x4, x4, #0x394
  4036ec:	mov	x0, x20
  4036f0:	bl	401a80 <fprintf@plt>
  4036f4:	adrp	x0, 406000 <ferror@plt+0x4540>
  4036f8:	add	x0, x0, #0x800
  4036fc:	bl	402ec4 <ferror@plt+0x1404>
  403700:	b	4035b0 <ferror@plt+0x1af0>
  403704:	adrp	x8, 417000 <ferror@plt+0x15540>
  403708:	ldr	x20, [x8, #576]
  40370c:	bl	4017a0 <getpid@plt>
  403710:	adrp	x1, 406000 <ferror@plt+0x4540>
  403714:	adrp	x3, 406000 <ferror@plt+0x4540>
  403718:	adrp	x4, 406000 <ferror@plt+0x4540>
  40371c:	mov	w2, w0
  403720:	add	x1, x1, #0x379
  403724:	add	x3, x3, #0x387
  403728:	add	x4, x4, #0x394
  40372c:	mov	x0, x20
  403730:	bl	401a80 <fprintf@plt>
  403734:	adrp	x0, 406000 <ferror@plt+0x4540>
  403738:	add	x0, x0, #0x819
  40373c:	bl	402ec4 <ferror@plt+0x1404>
  403740:	b	403608 <ferror@plt+0x1b48>
  403744:	adrp	x8, 417000 <ferror@plt+0x15540>
  403748:	ldr	x19, [x8, #576]
  40374c:	bl	4017a0 <getpid@plt>
  403750:	adrp	x1, 406000 <ferror@plt+0x4540>
  403754:	adrp	x3, 406000 <ferror@plt+0x4540>
  403758:	adrp	x4, 406000 <ferror@plt+0x4540>
  40375c:	mov	w2, w0
  403760:	add	x1, x1, #0x379
  403764:	add	x3, x3, #0x387
  403768:	add	x4, x4, #0x394
  40376c:	mov	x0, x19
  403770:	bl	401a80 <fprintf@plt>
  403774:	adrp	x0, 406000 <ferror@plt+0x4540>
  403778:	add	x0, x0, #0x838
  40377c:	bl	402ec4 <ferror@plt+0x1404>
  403780:	b	403648 <ferror@plt+0x1b88>
  403784:	adrp	x0, 406000 <ferror@plt+0x4540>
  403788:	adrp	x1, 406000 <ferror@plt+0x4540>
  40378c:	adrp	x3, 406000 <ferror@plt+0x4540>
  403790:	add	x0, x0, #0x410
  403794:	add	x1, x1, #0x414
  403798:	add	x3, x3, #0x6cc
  40379c:	mov	w2, #0x186                 	// #390
  4037a0:	bl	401a40 <__assert_fail@plt>
  4037a4:	adrp	x0, 406000 <ferror@plt+0x4540>
  4037a8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4037ac:	adrp	x3, 406000 <ferror@plt+0x4540>
  4037b0:	add	x0, x0, #0x71b
  4037b4:	add	x1, x1, #0x414
  4037b8:	add	x3, x3, #0x6cc
  4037bc:	mov	w2, #0x187                 	// #391
  4037c0:	bl	401a40 <__assert_fail@plt>
  4037c4:	adrp	x0, 406000 <ferror@plt+0x4540>
  4037c8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4037cc:	adrp	x3, 406000 <ferror@plt+0x4540>
  4037d0:	add	x0, x0, #0x72a
  4037d4:	add	x1, x1, #0x414
  4037d8:	add	x3, x3, #0x6cc
  4037dc:	mov	w2, #0x188                 	// #392
  4037e0:	bl	401a40 <__assert_fail@plt>
  4037e4:	stp	x29, x30, [sp, #-16]!
  4037e8:	mov	x29, sp
  4037ec:	cbz	x0, 403808 <ferror@plt+0x1d48>
  4037f0:	str	xzr, [x0, #8]
  4037f4:	strb	wzr, [x0]
  4037f8:	stp	xzr, xzr, [x0, #40]
  4037fc:	str	xzr, [x0, #32]
  403800:	ldp	x29, x30, [sp], #16
  403804:	ret
  403808:	adrp	x0, 406000 <ferror@plt+0x4540>
  40380c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403810:	adrp	x3, 406000 <ferror@plt+0x4540>
  403814:	add	x0, x0, #0x73d
  403818:	add	x1, x1, #0x414
  40381c:	add	x3, x3, #0xa0a
  403820:	mov	w2, #0x10f                 	// #271
  403824:	bl	401a40 <__assert_fail@plt>
  403828:	stp	x29, x30, [sp, #-48]!
  40382c:	stp	x28, x21, [sp, #16]
  403830:	stp	x20, x19, [sp, #32]
  403834:	mov	x29, sp
  403838:	sub	sp, sp, #0x2, lsl #12
  40383c:	sxtb	w8, w2
  403840:	sub	w8, w8, #0x48
  403844:	cmp	w8, #0xb
  403848:	mov	w21, wzr
  40384c:	b.hi	40393c <ferror@plt+0x1e7c>  // b.pmore
  403850:	adrp	x9, 406000 <ferror@plt+0x4540>
  403854:	add	x9, x9, #0x3b8
  403858:	adr	x10, 403870 <ferror@plt+0x1db0>
  40385c:	ldrb	w11, [x9, x8]
  403860:	add	x10, x10, x11, lsl #2
  403864:	mov	x20, x1
  403868:	mov	x19, x0
  40386c:	br	x10
  403870:	adrp	x1, 406000 <ferror@plt+0x4540>
  403874:	add	x2, x19, #0x20
  403878:	add	x3, x19, #0x28
  40387c:	add	x1, x1, #0xa48
  403880:	mov	x0, x20
  403884:	bl	4017d0 <__isoc99_fscanf@plt>
  403888:	mov	w21, w0
  40388c:	cmp	w0, #0x2
  403890:	b.ne	40393c <ferror@plt+0x1e7c>  // b.any
  403894:	adrp	x1, 406000 <ferror@plt+0x4540>
  403898:	add	x1, x1, #0xa53
  40389c:	mov	x2, sp
  4038a0:	mov	x0, x20
  4038a4:	bl	4017d0 <__isoc99_fscanf@plt>
  4038a8:	mov	w21, w0
  4038ac:	cmp	w0, #0x1
  4038b0:	b.ne	40393c <ferror@plt+0x1e7c>  // b.any
  4038b4:	ldr	x0, [x19, #16]
  4038b8:	mov	x1, sp
  4038bc:	bl	403fe8 <ferror@plt+0x2528>
  4038c0:	str	x0, [x19, #16]
  4038c4:	cbz	x0, 4039b4 <ferror@plt+0x1ef4>
  4038c8:	mov	x0, sp
  4038cc:	mov	w1, #0x2000                	// #8192
  4038d0:	mov	x2, x20
  4038d4:	bl	401a90 <fgets@plt>
  4038d8:	cbz	x0, 4039a4 <ferror@plt+0x1ee4>
  4038dc:	ldrb	w8, [sp]
  4038e0:	cbz	w8, 403900 <ferror@plt+0x1e40>
  4038e4:	mov	x0, sp
  4038e8:	bl	40409c <ferror@plt+0x25dc>
  4038ec:	ldr	x0, [x19, #24]
  4038f0:	mov	x1, sp
  4038f4:	bl	403fe8 <ferror@plt+0x2528>
  4038f8:	str	x0, [x19, #24]
  4038fc:	cbz	x0, 4039bc <ferror@plt+0x1efc>
  403900:	mov	w21, wzr
  403904:	b	40393c <ferror@plt+0x1e7c>
  403908:	adrp	x1, 406000 <ferror@plt+0x4540>
  40390c:	add	x2, x19, #0x20
  403910:	add	x3, x19, #0x28
  403914:	add	x4, x19, #0x8
  403918:	add	x1, x1, #0xa37
  40391c:	mov	x5, sp
  403920:	mov	x0, x20
  403924:	bl	4017d0 <__isoc99_fscanf@plt>
  403928:	ldrb	w8, [sp]
  40392c:	cmp	w8, #0xa
  403930:	ccmp	w0, #0x4, #0x0, eq  // eq = none
  403934:	mov	w8, #0xffffffea            	// #-22
  403938:	csel	w21, wzr, w8, eq  // eq = none
  40393c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403940:	ldrb	w8, [x8, #620]
  403944:	tbnz	w8, #2, 403960 <ferror@plt+0x1ea0>
  403948:	mov	w0, w21
  40394c:	add	sp, sp, #0x2, lsl #12
  403950:	ldp	x20, x19, [sp, #32]
  403954:	ldp	x28, x21, [sp, #16]
  403958:	ldp	x29, x30, [sp], #48
  40395c:	ret
  403960:	adrp	x8, 417000 <ferror@plt+0x15540>
  403964:	ldr	x19, [x8, #576]
  403968:	bl	4017a0 <getpid@plt>
  40396c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403970:	adrp	x3, 406000 <ferror@plt+0x4540>
  403974:	adrp	x4, 406000 <ferror@plt+0x4540>
  403978:	mov	w2, w0
  40397c:	add	x1, x1, #0x379
  403980:	add	x3, x3, #0x387
  403984:	add	x4, x4, #0x394
  403988:	mov	x0, x19
  40398c:	bl	401a80 <fprintf@plt>
  403990:	adrp	x0, 406000 <ferror@plt+0x4540>
  403994:	add	x0, x0, #0xa59
  403998:	mov	w1, w21
  40399c:	bl	402ec4 <ferror@plt+0x1404>
  4039a0:	b	403948 <ferror@plt+0x1e88>
  4039a4:	bl	401a50 <__errno_location@plt>
  4039a8:	ldr	w8, [x0]
  4039ac:	neg	w21, w8
  4039b0:	b	40393c <ferror@plt+0x1e7c>
  4039b4:	mov	w0, #0x14f                 	// #335
  4039b8:	bl	404078 <ferror@plt+0x25b8>
  4039bc:	mov	w0, #0x159                 	// #345
  4039c0:	bl	404078 <ferror@plt+0x25b8>
  4039c4:	stp	x29, x30, [sp, #-64]!
  4039c8:	stp	x22, x21, [sp, #32]
  4039cc:	stp	x20, x19, [sp, #48]
  4039d0:	ldr	x8, [x0, #8]
  4039d4:	str	x23, [sp, #16]
  4039d8:	mov	x29, sp
  4039dc:	cbz	x8, 403a1c <ferror@plt+0x1f5c>
  4039e0:	ldr	x23, [x0]
  4039e4:	mov	x19, x0
  4039e8:	mov	w20, w1
  4039ec:	mov	x22, xzr
  4039f0:	ldr	x1, [x23]
  4039f4:	mov	w0, w20
  4039f8:	bl	403a38 <ferror@plt+0x1f78>
  4039fc:	cmp	w0, #0x0
  403a00:	csel	x21, x21, x23, eq  // eq = none
  403a04:	cbnz	w0, 403a20 <ferror@plt+0x1f60>
  403a08:	ldr	x8, [x19, #8]
  403a0c:	add	x22, x22, #0x1
  403a10:	add	x23, x23, #0x20
  403a14:	cmp	x22, x8
  403a18:	b.cc	4039f0 <ferror@plt+0x1f30>  // b.lo, b.ul, b.last
  403a1c:	mov	x21, xzr
  403a20:	mov	x0, x21
  403a24:	ldp	x20, x19, [sp, #48]
  403a28:	ldp	x22, x21, [sp, #32]
  403a2c:	ldr	x23, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #64
  403a34:	ret
  403a38:	cbz	x1, 403a64 <ferror@plt+0x1fa4>
  403a3c:	stp	x29, x30, [sp, #-16]!
  403a40:	sxtb	w8, w0
  403a44:	mov	x0, x1
  403a48:	mov	w1, w8
  403a4c:	mov	x29, sp
  403a50:	bl	4019b0 <strchr@plt>
  403a54:	cmp	x0, #0x0
  403a58:	cset	w0, ne  // ne = any
  403a5c:	ldp	x29, x30, [sp], #16
  403a60:	ret
  403a64:	mov	w0, #0x1                   	// #1
  403a68:	ret
  403a6c:	stp	x29, x30, [sp, #-48]!
  403a70:	stp	x20, x19, [sp, #32]
  403a74:	ldrb	w8, [x0, #24]
  403a78:	str	x21, [sp, #16]
  403a7c:	mov	x29, sp
  403a80:	tbnz	w8, #0, 403aa8 <ferror@plt+0x1fe8>
  403a84:	adrp	x8, 417000 <ferror@plt+0x15540>
  403a88:	ldrb	w8, [x8, #620]
  403a8c:	mov	x20, x0
  403a90:	mov	x19, x1
  403a94:	tbnz	w8, #3, 403ab8 <ferror@plt+0x1ff8>
  403a98:	ldr	x0, [x20, #16]
  403a9c:	mov	w2, #0x1                   	// #1
  403aa0:	mov	x1, x19
  403aa4:	bl	4018a0 <fseek@plt>
  403aa8:	ldp	x20, x19, [sp, #32]
  403aac:	ldr	x21, [sp, #16]
  403ab0:	ldp	x29, x30, [sp], #48
  403ab4:	ret
  403ab8:	adrp	x8, 417000 <ferror@plt+0x15540>
  403abc:	ldr	x21, [x8, #576]
  403ac0:	bl	4017a0 <getpid@plt>
  403ac4:	adrp	x1, 406000 <ferror@plt+0x4540>
  403ac8:	adrp	x3, 406000 <ferror@plt+0x4540>
  403acc:	adrp	x4, 406000 <ferror@plt+0x4540>
  403ad0:	mov	w2, w0
  403ad4:	add	x1, x1, #0x379
  403ad8:	add	x3, x3, #0x387
  403adc:	add	x4, x4, #0x4e9
  403ae0:	mov	x0, x21
  403ae4:	bl	401a80 <fprintf@plt>
  403ae8:	ldr	x1, [x20, #8]
  403aec:	adrp	x0, 406000 <ferror@plt+0x4540>
  403af0:	add	x0, x0, #0xa98
  403af4:	mov	x2, x19
  403af8:	bl	402ec4 <ferror@plt+0x1404>
  403afc:	b	403a98 <ferror@plt+0x1fd8>
  403b00:	ldp	x8, x11, [x1]
  403b04:	ldp	x9, x10, [x0]
  403b08:	add	x8, x8, x9
  403b0c:	mov	x9, #0xffffffffffffbdc0    	// #-16960
  403b10:	add	x10, x11, x10
  403b14:	mov	w11, #0x423f                	// #16959
  403b18:	movk	x9, #0xfff0, lsl #16
  403b1c:	movk	w11, #0xf, lsl #16
  403b20:	add	x9, x10, x9
  403b24:	cmp	x10, x11
  403b28:	csel	x9, x9, x10, gt
  403b2c:	cinc	x8, x8, gt
  403b30:	stp	x8, x9, [x0]
  403b34:	ret
  403b38:	stp	x29, x30, [sp, #-96]!
  403b3c:	stp	x28, x27, [sp, #16]
  403b40:	stp	x26, x25, [sp, #32]
  403b44:	stp	x24, x23, [sp, #48]
  403b48:	stp	x22, x21, [sp, #64]
  403b4c:	stp	x20, x19, [sp, #80]
  403b50:	mov	x29, sp
  403b54:	sub	sp, sp, #0x2, lsl #12
  403b58:	sub	sp, sp, #0x10
  403b5c:	cbz	x0, 403e8c <ferror@plt+0x23cc>
  403b60:	mov	x19, x1
  403b64:	cbz	x1, 403eac <ferror@plt+0x23ec>
  403b68:	ldrsb	w8, [x19]
  403b6c:	mov	w20, w2
  403b70:	cmp	w8, #0x48
  403b74:	b.eq	403be8 <ferror@plt+0x2128>  // b.none
  403b78:	cmp	w8, #0x53
  403b7c:	b.ne	403c1c <ferror@plt+0x215c>  // b.any
  403b80:	ldr	x2, [x19, #16]
  403b84:	cbz	x2, 403ecc <ferror@plt+0x240c>
  403b88:	ldr	x3, [x19, #24]
  403b8c:	cbz	x3, 403eec <ferror@plt+0x242c>
  403b90:	adrp	x1, 406000 <ferror@plt+0x4540>
  403b94:	add	x1, x1, #0x8ba
  403b98:	mov	w0, w20
  403b9c:	bl	401830 <dprintf@plt>
  403ba0:	adrp	x8, 417000 <ferror@plt+0x15540>
  403ba4:	ldrb	w8, [x8, #620]
  403ba8:	tbz	w8, #3, 403c14 <ferror@plt+0x2154>
  403bac:	adrp	x8, 417000 <ferror@plt+0x15540>
  403bb0:	ldr	x19, [x8, #576]
  403bb4:	bl	4017a0 <getpid@plt>
  403bb8:	adrp	x1, 406000 <ferror@plt+0x4540>
  403bbc:	adrp	x3, 406000 <ferror@plt+0x4540>
  403bc0:	adrp	x4, 406000 <ferror@plt+0x4540>
  403bc4:	mov	w2, w0
  403bc8:	add	x1, x1, #0x379
  403bcc:	add	x3, x3, #0x387
  403bd0:	add	x4, x4, #0x4e9
  403bd4:	mov	x0, x19
  403bd8:	bl	401a80 <fprintf@plt>
  403bdc:	adrp	x0, 406000 <ferror@plt+0x4540>
  403be0:	add	x0, x0, #0x8c1
  403be4:	b	403e38 <ferror@plt+0x2378>
  403be8:	ldr	x2, [x19, #16]
  403bec:	cbz	x2, 403f0c <ferror@plt+0x244c>
  403bf0:	ldr	x3, [x19, #24]
  403bf4:	cbz	x3, 403f2c <ferror@plt+0x246c>
  403bf8:	adrp	x1, 406000 <ferror@plt+0x4540>
  403bfc:	add	x1, x1, #0x8d4
  403c00:	mov	w0, w20
  403c04:	bl	401830 <dprintf@plt>
  403c08:	adrp	x8, 417000 <ferror@plt+0x15540>
  403c0c:	ldrb	w8, [x8, #620]
  403c10:	tbnz	w8, #3, 403e00 <ferror@plt+0x2340>
  403c14:	mov	w21, wzr
  403c18:	b	403dd8 <ferror@plt+0x2318>
  403c1c:	ldr	x28, [x19, #8]
  403c20:	cbz	x28, 403f4c <ferror@plt+0x248c>
  403c24:	ldr	x9, [x19, #48]
  403c28:	cbz	x9, 403f6c <ferror@plt+0x24ac>
  403c2c:	ldr	x9, [x9, #16]
  403c30:	cbz	x9, 403f8c <ferror@plt+0x24cc>
  403c34:	ldr	w9, [x0, #140]
  403c38:	cmp	w9, #0x2
  403c3c:	b.eq	403c54 <ferror@plt+0x2194>  // b.none
  403c40:	cbnz	w9, 403c5c <ferror@plt+0x219c>
  403c44:	and	w8, w8, #0xff
  403c48:	cmp	w8, #0x49
  403c4c:	cset	w25, eq  // eq = none
  403c50:	b	403c60 <ferror@plt+0x21a0>
  403c54:	mov	w25, #0x1                   	// #1
  403c58:	b	403c60 <ferror@plt+0x21a0>
  403c5c:	mov	w25, wzr
  403c60:	adrp	x24, 406000 <ferror@plt+0x4540>
  403c64:	mov	w21, wzr
  403c68:	mov	w22, #0x2000                	// #8192
  403c6c:	adrp	x26, 417000 <ferror@plt+0x15540>
  403c70:	add	x24, x24, #0x4e9
  403c74:	mov	w23, #0xa                   	// #10
  403c78:	b	403c8c <ferror@plt+0x21cc>
  403c7c:	ldrb	w8, [x26, #620]
  403c80:	tbnz	w8, #3, 403d58 <ferror@plt+0x2298>
  403c84:	mov	w8, wzr
  403c88:	tbz	w8, #0, 403d98 <ferror@plt+0x22d8>
  403c8c:	cbz	x28, 403d98 <ferror@plt+0x22d8>
  403c90:	ldr	x8, [x19, #48]
  403c94:	cmp	x28, #0x2, lsl #12
  403c98:	csel	x2, x28, x22, cc  // cc = lo, ul, last
  403c9c:	add	x0, sp, #0x8
  403ca0:	ldr	x3, [x8, #16]
  403ca4:	mov	w1, #0x1                   	// #1
  403ca8:	bl	401930 <fread@plt>
  403cac:	cbz	x0, 403c7c <ferror@plt+0x21bc>
  403cb0:	mov	x27, x0
  403cb4:	cbz	w25, 403ce4 <ferror@plt+0x2224>
  403cb8:	add	x8, sp, #0x8
  403cbc:	mov	x9, x27
  403cc0:	b	403cd0 <ferror@plt+0x2210>
  403cc4:	subs	x9, x9, #0x1
  403cc8:	add	x8, x8, #0x1
  403ccc:	b.eq	403ce4 <ferror@plt+0x2224>  // b.none
  403cd0:	ldrb	w10, [x8]
  403cd4:	cmp	w10, #0xd
  403cd8:	b.ne	403cc4 <ferror@plt+0x2204>  // b.any
  403cdc:	strb	w23, [x8]
  403ce0:	b	403cc4 <ferror@plt+0x2204>
  403ce4:	add	x1, sp, #0x8
  403ce8:	mov	w0, w20
  403cec:	mov	x2, x27
  403cf0:	sub	x28, x28, x27
  403cf4:	bl	401880 <write@plt>
  403cf8:	cmp	x0, x27
  403cfc:	b.ne	403d0c <ferror@plt+0x224c>  // b.any
  403d00:	mov	w8, #0x1                   	// #1
  403d04:	tbnz	w8, #0, 403c8c <ferror@plt+0x21cc>
  403d08:	b	403d98 <ferror@plt+0x22d8>
  403d0c:	bl	401a50 <__errno_location@plt>
  403d10:	ldr	w9, [x0]
  403d14:	ldrb	w10, [x26, #620]
  403d18:	neg	w21, w9
  403d1c:	tbz	w10, #3, 403c84 <ferror@plt+0x21c4>
  403d20:	adrp	x8, 417000 <ferror@plt+0x15540>
  403d24:	ldr	x27, [x8, #576]
  403d28:	bl	4017a0 <getpid@plt>
  403d2c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403d30:	adrp	x3, 406000 <ferror@plt+0x4540>
  403d34:	mov	w2, w0
  403d38:	mov	x0, x27
  403d3c:	add	x1, x1, #0x379
  403d40:	add	x3, x3, #0x387
  403d44:	mov	x4, x24
  403d48:	bl	401a80 <fprintf@plt>
  403d4c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403d50:	add	x0, x0, #0x93b
  403d54:	b	403d8c <ferror@plt+0x22cc>
  403d58:	adrp	x8, 417000 <ferror@plt+0x15540>
  403d5c:	ldr	x27, [x8, #576]
  403d60:	bl	4017a0 <getpid@plt>
  403d64:	adrp	x1, 406000 <ferror@plt+0x4540>
  403d68:	adrp	x3, 406000 <ferror@plt+0x4540>
  403d6c:	mov	w2, w0
  403d70:	mov	x0, x27
  403d74:	add	x1, x1, #0x379
  403d78:	add	x3, x3, #0x387
  403d7c:	mov	x4, x24
  403d80:	bl	401a80 <fprintf@plt>
  403d84:	adrp	x0, 406000 <ferror@plt+0x4540>
  403d88:	add	x0, x0, #0x916
  403d8c:	bl	402ec4 <ferror@plt+0x1404>
  403d90:	mov	w8, wzr
  403d94:	tbnz	w8, #0, 403c8c <ferror@plt+0x21cc>
  403d98:	cbz	x28, 403db8 <ferror@plt+0x22f8>
  403d9c:	ldr	x8, [x19, #48]
  403da0:	ldr	x0, [x8, #16]
  403da4:	bl	401ac0 <ferror@plt>
  403da8:	cbz	w0, 403db8 <ferror@plt+0x22f8>
  403dac:	bl	401a50 <__errno_location@plt>
  403db0:	ldr	w8, [x0]
  403db4:	neg	w21, w8
  403db8:	cbz	x28, 403dd0 <ferror@plt+0x2310>
  403dbc:	ldr	x8, [x19, #48]
  403dc0:	ldr	x0, [x8, #16]
  403dc4:	bl	4018c0 <feof@plt>
  403dc8:	cmp	w0, #0x0
  403dcc:	csinc	w21, w21, wzr, eq  // eq = none
  403dd0:	ldrb	w8, [x26, #620]
  403dd4:	tbnz	w8, #3, 403e44 <ferror@plt+0x2384>
  403dd8:	mov	w0, w21
  403ddc:	add	sp, sp, #0x2, lsl #12
  403de0:	add	sp, sp, #0x10
  403de4:	ldp	x20, x19, [sp, #80]
  403de8:	ldp	x22, x21, [sp, #64]
  403dec:	ldp	x24, x23, [sp, #48]
  403df0:	ldp	x26, x25, [sp, #32]
  403df4:	ldp	x28, x27, [sp, #16]
  403df8:	ldp	x29, x30, [sp], #96
  403dfc:	ret
  403e00:	adrp	x8, 417000 <ferror@plt+0x15540>
  403e04:	ldr	x19, [x8, #576]
  403e08:	bl	4017a0 <getpid@plt>
  403e0c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e10:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e14:	adrp	x4, 406000 <ferror@plt+0x4540>
  403e18:	mov	w2, w0
  403e1c:	add	x1, x1, #0x379
  403e20:	add	x3, x3, #0x387
  403e24:	add	x4, x4, #0x4e9
  403e28:	mov	x0, x19
  403e2c:	bl	401a80 <fprintf@plt>
  403e30:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e34:	add	x0, x0, #0x8de
  403e38:	bl	402ec4 <ferror@plt+0x1404>
  403e3c:	mov	w21, wzr
  403e40:	b	403dd8 <ferror@plt+0x2318>
  403e44:	adrp	x8, 417000 <ferror@plt+0x15540>
  403e48:	ldr	x20, [x8, #576]
  403e4c:	bl	4017a0 <getpid@plt>
  403e50:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e54:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e58:	adrp	x4, 406000 <ferror@plt+0x4540>
  403e5c:	mov	w2, w0
  403e60:	add	x1, x1, #0x379
  403e64:	add	x3, x3, #0x387
  403e68:	add	x4, x4, #0x4e9
  403e6c:	mov	x0, x20
  403e70:	bl	401a80 <fprintf@plt>
  403e74:	ldr	x2, [x19, #8]
  403e78:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e7c:	add	x0, x0, #0x95f
  403e80:	mov	w1, w21
  403e84:	bl	402ec4 <ferror@plt+0x1404>
  403e88:	b	403dd8 <ferror@plt+0x2318>
  403e8c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e90:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e94:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e98:	add	x0, x0, #0x410
  403e9c:	add	x1, x1, #0x414
  403ea0:	add	x3, x3, #0x857
  403ea4:	mov	w2, #0x1f2                 	// #498
  403ea8:	bl	401a40 <__assert_fail@plt>
  403eac:	adrp	x0, 406000 <ferror@plt+0x4540>
  403eb0:	adrp	x1, 406000 <ferror@plt+0x4540>
  403eb4:	adrp	x3, 406000 <ferror@plt+0x4540>
  403eb8:	add	x0, x0, #0x73d
  403ebc:	add	x1, x1, #0x414
  403ec0:	add	x3, x3, #0x857
  403ec4:	mov	w2, #0x1f3                 	// #499
  403ec8:	bl	401a40 <__assert_fail@plt>
  403ecc:	adrp	x0, 406000 <ferror@plt+0x4540>
  403ed0:	adrp	x1, 406000 <ferror@plt+0x4540>
  403ed4:	adrp	x3, 406000 <ferror@plt+0x4540>
  403ed8:	add	x0, x0, #0x8a3
  403edc:	add	x1, x1, #0x414
  403ee0:	add	x3, x3, #0x857
  403ee4:	mov	w2, #0x1f6                 	// #502
  403ee8:	bl	401a40 <__assert_fail@plt>
  403eec:	adrp	x0, 406000 <ferror@plt+0x4540>
  403ef0:	adrp	x1, 406000 <ferror@plt+0x4540>
  403ef4:	adrp	x3, 406000 <ferror@plt+0x4540>
  403ef8:	add	x0, x0, #0x8ae
  403efc:	add	x1, x1, #0x414
  403f00:	add	x3, x3, #0x857
  403f04:	mov	w2, #0x1f7                 	// #503
  403f08:	bl	401a40 <__assert_fail@plt>
  403f0c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403f10:	adrp	x1, 406000 <ferror@plt+0x4540>
  403f14:	adrp	x3, 406000 <ferror@plt+0x4540>
  403f18:	add	x0, x0, #0x8a3
  403f1c:	add	x1, x1, #0x414
  403f20:	add	x3, x3, #0x857
  403f24:	mov	w2, #0x1fc                 	// #508
  403f28:	bl	401a40 <__assert_fail@plt>
  403f2c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403f30:	adrp	x1, 406000 <ferror@plt+0x4540>
  403f34:	adrp	x3, 406000 <ferror@plt+0x4540>
  403f38:	add	x0, x0, #0x8ae
  403f3c:	add	x1, x1, #0x414
  403f40:	add	x3, x3, #0x857
  403f44:	mov	w2, #0x1fd                 	// #509
  403f48:	bl	401a40 <__assert_fail@plt>
  403f4c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403f50:	adrp	x1, 406000 <ferror@plt+0x4540>
  403f54:	adrp	x3, 406000 <ferror@plt+0x4540>
  403f58:	add	x0, x0, #0x8f1
  403f5c:	add	x1, x1, #0x414
  403f60:	add	x3, x3, #0x857
  403f64:	mov	w2, #0x205                 	// #517
  403f68:	bl	401a40 <__assert_fail@plt>
  403f6c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403f70:	adrp	x1, 406000 <ferror@plt+0x4540>
  403f74:	adrp	x3, 406000 <ferror@plt+0x4540>
  403f78:	add	x0, x0, #0x8fc
  403f7c:	add	x1, x1, #0x414
  403f80:	add	x3, x3, #0x857
  403f84:	mov	w2, #0x206                 	// #518
  403f88:	bl	401a40 <__assert_fail@plt>
  403f8c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403f90:	adrp	x1, 406000 <ferror@plt+0x4540>
  403f94:	adrp	x3, 406000 <ferror@plt+0x4540>
  403f98:	add	x0, x0, #0x907
  403f9c:	add	x1, x1, #0x414
  403fa0:	add	x3, x3, #0x857
  403fa4:	mov	w2, #0x207                 	// #519
  403fa8:	bl	401a40 <__assert_fail@plt>
  403fac:	stp	x29, x30, [sp, #-32]!
  403fb0:	str	x19, [sp, #16]
  403fb4:	mov	x29, sp
  403fb8:	mov	x19, x1
  403fbc:	bl	401840 <realloc@plt>
  403fc0:	cbz	x19, 403fc8 <ferror@plt+0x2508>
  403fc4:	cbz	x0, 403fd4 <ferror@plt+0x2514>
  403fc8:	ldr	x19, [sp, #16]
  403fcc:	ldp	x29, x30, [sp], #32
  403fd0:	ret
  403fd4:	adrp	x1, 406000 <ferror@plt+0x4540>
  403fd8:	add	x1, x1, #0x985
  403fdc:	mov	w0, #0x1                   	// #1
  403fe0:	mov	x2, x19
  403fe4:	bl	401aa0 <err@plt>
  403fe8:	stp	x29, x30, [sp, #-48]!
  403fec:	stp	x20, x19, [sp, #32]
  403ff0:	mov	x20, x1
  403ff4:	stp	x22, x21, [sp, #16]
  403ff8:	mov	x29, sp
  403ffc:	cbz	x0, 40404c <ferror@plt+0x258c>
  404000:	cbz	x20, 404060 <ferror@plt+0x25a0>
  404004:	mov	x19, x0
  404008:	bl	4016b0 <strlen@plt>
  40400c:	mov	x22, x0
  404010:	mov	x0, x20
  404014:	bl	4016b0 <strlen@plt>
  404018:	mov	x21, x0
  40401c:	cmp	x0, x22
  404020:	b.ls	404034 <ferror@plt+0x2574>  // b.plast
  404024:	add	x1, x21, #0x1
  404028:	mov	x0, x19
  40402c:	bl	401840 <realloc@plt>
  404030:	mov	x19, x0
  404034:	cbz	x19, 404064 <ferror@plt+0x25a4>
  404038:	add	x2, x21, #0x1
  40403c:	mov	x0, x19
  404040:	mov	x1, x20
  404044:	bl	401680 <memcpy@plt>
  404048:	b	404064 <ferror@plt+0x25a4>
  40404c:	cbz	x20, 404060 <ferror@plt+0x25a0>
  404050:	mov	x0, x20
  404054:	bl	401850 <strdup@plt>
  404058:	mov	x19, x0
  40405c:	b	404064 <ferror@plt+0x25a4>
  404060:	mov	x19, xzr
  404064:	mov	x0, x19
  404068:	ldp	x20, x19, [sp, #32]
  40406c:	ldp	x22, x21, [sp, #16]
  404070:	ldp	x29, x30, [sp], #48
  404074:	ret
  404078:	stp	x29, x30, [sp, #-16]!
  40407c:	adrp	x1, 406000 <ferror@plt+0x4540>
  404080:	adrp	x2, 406000 <ferror@plt+0x4540>
  404084:	mov	w3, w0
  404088:	add	x1, x1, #0xa79
  40408c:	add	x2, x2, #0x414
  404090:	mov	w0, #0x1                   	// #1
  404094:	mov	x29, sp
  404098:	bl	401aa0 <err@plt>
  40409c:	cbz	x0, 4040c8 <ferror@plt+0x2608>
  4040a0:	mov	x8, x0
  4040a4:	b	4040ac <ferror@plt+0x25ec>
  4040a8:	add	x0, x0, #0x1
  4040ac:	ldrb	w9, [x0]
  4040b0:	cmp	w9, #0xa
  4040b4:	b.eq	4040a8 <ferror@plt+0x25e8>  // b.none
  4040b8:	cbz	w9, 4040c4 <ferror@plt+0x2604>
  4040bc:	strb	w9, [x8], #1
  4040c0:	b	4040a8 <ferror@plt+0x25e8>
  4040c4:	strb	wzr, [x8]
  4040c8:	ret
  4040cc:	adrp	x8, 417000 <ferror@plt+0x15540>
  4040d0:	str	w0, [x8, #568]
  4040d4:	ret
  4040d8:	sub	sp, sp, #0x80
  4040dc:	stp	x29, x30, [sp, #32]
  4040e0:	stp	x28, x27, [sp, #48]
  4040e4:	stp	x26, x25, [sp, #64]
  4040e8:	stp	x24, x23, [sp, #80]
  4040ec:	stp	x22, x21, [sp, #96]
  4040f0:	stp	x20, x19, [sp, #112]
  4040f4:	add	x29, sp, #0x20
  4040f8:	str	xzr, [x1]
  4040fc:	cbz	x0, 404138 <ferror@plt+0x2678>
  404100:	ldrb	w8, [x0]
  404104:	mov	x21, x0
  404108:	cbz	w8, 404138 <ferror@plt+0x2678>
  40410c:	mov	x20, x2
  404110:	mov	x19, x1
  404114:	bl	401910 <__ctype_b_loc@plt>
  404118:	ldr	x8, [x0]
  40411c:	mov	x23, x0
  404120:	mov	x9, x21
  404124:	ldrb	w10, [x9], #1
  404128:	ldrh	w11, [x8, x10, lsl #1]
  40412c:	tbnz	w11, #13, 404124 <ferror@plt+0x2664>
  404130:	cmp	w10, #0x2d
  404134:	b.ne	404150 <ferror@plt+0x2690>  // b.any
  404138:	mov	w21, #0xffffffea            	// #-22
  40413c:	tbz	w21, #31, 40437c <ferror@plt+0x28bc>
  404140:	neg	w19, w21
  404144:	bl	401a50 <__errno_location@plt>
  404148:	str	w19, [x0]
  40414c:	b	40437c <ferror@plt+0x28bc>
  404150:	bl	401a50 <__errno_location@plt>
  404154:	mov	x25, x0
  404158:	str	wzr, [x0]
  40415c:	sub	x1, x29, #0x8
  404160:	mov	x0, x21
  404164:	mov	w2, wzr
  404168:	stur	xzr, [x29, #-8]
  40416c:	bl	401890 <strtoumax@plt>
  404170:	ldur	x24, [x29, #-8]
  404174:	str	x0, [sp, #16]
  404178:	cmp	x24, x21
  40417c:	b.eq	404194 <ferror@plt+0x26d4>  // b.none
  404180:	add	x8, x0, #0x1
  404184:	cmp	x8, #0x1
  404188:	b.hi	4041ac <ferror@plt+0x26ec>  // b.pmore
  40418c:	ldr	w8, [x25]
  404190:	cbz	w8, 4041ac <ferror@plt+0x26ec>
  404194:	ldr	w8, [x25]
  404198:	mov	w9, #0xffffffea            	// #-22
  40419c:	cmp	w8, #0x0
  4041a0:	csneg	w21, w9, w8, eq  // eq = none
  4041a4:	tbz	w21, #31, 40437c <ferror@plt+0x28bc>
  4041a8:	b	404140 <ferror@plt+0x2680>
  4041ac:	cbz	x24, 40436c <ferror@plt+0x28ac>
  4041b0:	ldrb	w8, [x24]
  4041b4:	cbz	w8, 40436c <ferror@plt+0x28ac>
  4041b8:	mov	w28, wzr
  4041bc:	mov	w21, wzr
  4041c0:	mov	x22, xzr
  4041c4:	b	4041dc <ferror@plt+0x271c>
  4041c8:	mov	x27, xzr
  4041cc:	cbz	x22, 404264 <ferror@plt+0x27a4>
  4041d0:	mov	w21, #0xffffffea            	// #-22
  4041d4:	mov	w8, wzr
  4041d8:	tbz	wzr, #0, 404378 <ferror@plt+0x28b8>
  4041dc:	ldrb	w8, [x24, #1]
  4041e0:	cmp	w8, #0x61
  4041e4:	b.le	404224 <ferror@plt+0x2764>
  4041e8:	cmp	w8, #0x62
  4041ec:	b.eq	40422c <ferror@plt+0x276c>  // b.none
  4041f0:	cmp	w8, #0x69
  4041f4:	b.ne	404238 <ferror@plt+0x2778>  // b.any
  4041f8:	ldrb	w9, [x24, #2]
  4041fc:	orr	w9, w9, #0x20
  404200:	cmp	w9, #0x62
  404204:	b.ne	404210 <ferror@plt+0x2750>  // b.any
  404208:	ldrb	w9, [x24, #3]
  40420c:	cbz	w9, 4043a0 <ferror@plt+0x28e0>
  404210:	cmp	w8, #0x42
  404214:	b.eq	40422c <ferror@plt+0x276c>  // b.none
  404218:	cmp	w8, #0x62
  40421c:	b.ne	404234 <ferror@plt+0x2774>  // b.any
  404220:	b	40422c <ferror@plt+0x276c>
  404224:	cmp	w8, #0x42
  404228:	b.ne	404234 <ferror@plt+0x2774>  // b.any
  40422c:	ldrb	w9, [x24, #2]
  404230:	cbz	w9, 4043a8 <ferror@plt+0x28e8>
  404234:	cbz	w8, 4043a0 <ferror@plt+0x28e0>
  404238:	bl	401770 <localeconv@plt>
  40423c:	cbz	x0, 40424c <ferror@plt+0x278c>
  404240:	ldr	x26, [x0]
  404244:	cbnz	x26, 404254 <ferror@plt+0x2794>
  404248:	b	4041c8 <ferror@plt+0x2708>
  40424c:	mov	x26, xzr
  404250:	cbz	x26, 4041c8 <ferror@plt+0x2708>
  404254:	mov	x0, x26
  404258:	bl	4016b0 <strlen@plt>
  40425c:	mov	x27, x0
  404260:	cbnz	x22, 4041d0 <ferror@plt+0x2710>
  404264:	mov	w8, wzr
  404268:	cbz	x26, 4042e4 <ferror@plt+0x2824>
  40426c:	ldrb	w9, [x24]
  404270:	cbz	w9, 4042f0 <ferror@plt+0x2830>
  404274:	mov	x0, x26
  404278:	mov	x1, x24
  40427c:	mov	x2, x27
  404280:	bl	4017e0 <strncmp@plt>
  404284:	cbnz	w0, 4041d0 <ferror@plt+0x2710>
  404288:	add	x24, x24, x27
  40428c:	ldrb	w8, [x24]
  404290:	cmp	w8, #0x30
  404294:	b.ne	4042a8 <ferror@plt+0x27e8>  // b.any
  404298:	ldrb	w8, [x24, #1]!
  40429c:	add	w28, w28, #0x1
  4042a0:	cmp	w8, #0x30
  4042a4:	b.eq	404298 <ferror@plt+0x27d8>  // b.none
  4042a8:	ldr	x9, [x23]
  4042ac:	sxtb	x8, w8
  4042b0:	ldrh	w8, [x9, x8, lsl #1]
  4042b4:	tbnz	w8, #11, 4042fc <ferror@plt+0x283c>
  4042b8:	mov	x22, xzr
  4042bc:	stur	x24, [x29, #-8]
  4042c0:	cbz	x22, 4042d4 <ferror@plt+0x2814>
  4042c4:	ldur	x8, [x29, #-8]
  4042c8:	cbz	x8, 404354 <ferror@plt+0x2894>
  4042cc:	ldrb	w8, [x8]
  4042d0:	cbz	w8, 404360 <ferror@plt+0x28a0>
  4042d4:	ldur	x24, [x29, #-8]
  4042d8:	mov	w8, #0x1                   	// #1
  4042dc:	tbnz	w8, #0, 4041dc <ferror@plt+0x271c>
  4042e0:	b	404378 <ferror@plt+0x28b8>
  4042e4:	mov	w21, #0xffffffea            	// #-22
  4042e8:	tbnz	w8, #0, 4041dc <ferror@plt+0x271c>
  4042ec:	b	404378 <ferror@plt+0x28b8>
  4042f0:	mov	w21, #0xffffffea            	// #-22
  4042f4:	tbnz	w8, #0, 4041dc <ferror@plt+0x271c>
  4042f8:	b	404378 <ferror@plt+0x28b8>
  4042fc:	sub	x1, x29, #0x8
  404300:	mov	x0, x24
  404304:	mov	w2, wzr
  404308:	str	wzr, [x25]
  40430c:	stur	xzr, [x29, #-8]
  404310:	bl	401890 <strtoumax@plt>
  404314:	ldur	x8, [x29, #-8]
  404318:	mov	x22, x0
  40431c:	cmp	x8, x24
  404320:	b.eq	404338 <ferror@plt+0x2878>  // b.none
  404324:	add	x8, x22, #0x1
  404328:	cmp	x8, #0x1
  40432c:	b.hi	4042c0 <ferror@plt+0x2800>  // b.pmore
  404330:	ldr	w8, [x25]
  404334:	cbz	w8, 4042c0 <ferror@plt+0x2800>
  404338:	ldr	w9, [x25]
  40433c:	mov	w10, #0xffffffea            	// #-22
  404340:	mov	w8, wzr
  404344:	cmp	w9, #0x0
  404348:	csneg	w21, w10, w9, eq  // eq = none
  40434c:	tbnz	w8, #0, 4041dc <ferror@plt+0x271c>
  404350:	b	404378 <ferror@plt+0x28b8>
  404354:	mov	w21, #0xffffffea            	// #-22
  404358:	tbnz	w8, #0, 4041dc <ferror@plt+0x271c>
  40435c:	b	404378 <ferror@plt+0x28b8>
  404360:	mov	w21, #0xffffffea            	// #-22
  404364:	tbnz	w8, #0, 4041dc <ferror@plt+0x271c>
  404368:	b	404378 <ferror@plt+0x28b8>
  40436c:	mov	w21, wzr
  404370:	ldr	x8, [sp, #16]
  404374:	str	x8, [x19]
  404378:	tbnz	w21, #31, 404140 <ferror@plt+0x2680>
  40437c:	mov	w0, w21
  404380:	ldp	x20, x19, [sp, #112]
  404384:	ldp	x22, x21, [sp, #96]
  404388:	ldp	x24, x23, [sp, #80]
  40438c:	ldp	x26, x25, [sp, #64]
  404390:	ldp	x28, x27, [sp, #48]
  404394:	ldp	x29, x30, [sp, #32]
  404398:	add	sp, sp, #0x80
  40439c:	ret
  4043a0:	mov	w23, #0x400                 	// #1024
  4043a4:	b	4043ac <ferror@plt+0x28ec>
  4043a8:	mov	w23, #0x3e8                 	// #1000
  4043ac:	ldrsb	w24, [x24]
  4043b0:	adrp	x21, 406000 <ferror@plt+0x4540>
  4043b4:	add	x21, x21, #0xab5
  4043b8:	mov	w2, #0x9                   	// #9
  4043bc:	mov	x0, x21
  4043c0:	mov	w1, w24
  4043c4:	bl	4019e0 <memchr@plt>
  4043c8:	cbnz	x0, 4043e8 <ferror@plt+0x2928>
  4043cc:	adrp	x21, 406000 <ferror@plt+0x4540>
  4043d0:	add	x21, x21, #0xabe
  4043d4:	mov	w2, #0x9                   	// #9
  4043d8:	mov	x0, x21
  4043dc:	mov	w1, w24
  4043e0:	bl	4019e0 <memchr@plt>
  4043e4:	cbz	x0, 404138 <ferror@plt+0x2678>
  4043e8:	sub	w8, w0, w21
  4043ec:	add	w24, w8, #0x1
  4043f0:	add	x0, sp, #0x10
  4043f4:	mov	w1, w23
  4043f8:	mov	w2, w24
  4043fc:	bl	4044bc <ferror@plt+0x29fc>
  404400:	mov	w21, w0
  404404:	cbz	x20, 40440c <ferror@plt+0x294c>
  404408:	str	w24, [x20]
  40440c:	cbz	x22, 404370 <ferror@plt+0x28b0>
  404410:	cbz	w24, 404370 <ferror@plt+0x28b0>
  404414:	mov	w8, #0x1                   	// #1
  404418:	add	x0, sp, #0x8
  40441c:	mov	w1, w23
  404420:	mov	w2, w24
  404424:	str	x8, [sp, #8]
  404428:	bl	4044bc <ferror@plt+0x29fc>
  40442c:	mov	w8, #0xa                   	// #10
  404430:	cmp	x22, #0xb
  404434:	b.cc	404448 <ferror@plt+0x2988>  // b.lo, b.ul, b.last
  404438:	add	x8, x8, x8, lsl #2
  40443c:	lsl	x8, x8, #1
  404440:	cmp	x8, x22
  404444:	b.cc	404438 <ferror@plt+0x2978>  // b.lo, b.ul, b.last
  404448:	cmp	w28, #0x1
  40444c:	b.lt	404460 <ferror@plt+0x29a0>  // b.tstop
  404450:	add	x8, x8, x8, lsl #2
  404454:	subs	w28, w28, #0x1
  404458:	lsl	x8, x8, #1
  40445c:	b.ne	404450 <ferror@plt+0x2990>  // b.any
  404460:	ldp	x10, x9, [sp, #8]
  404464:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  404468:	mov	w13, #0x1                   	// #1
  40446c:	movk	x11, #0xcccd
  404470:	mov	w12, #0xa                   	// #10
  404474:	b	404488 <ferror@plt+0x29c8>
  404478:	cmp	x22, #0x9
  40447c:	mov	x22, x14
  404480:	mov	x13, x15
  404484:	b.ls	4044b4 <ferror@plt+0x29f4>  // b.plast
  404488:	umulh	x14, x22, x11
  40448c:	lsr	x14, x14, #3
  404490:	add	x15, x13, x13, lsl #2
  404494:	msub	x16, x14, x12, x22
  404498:	lsl	x15, x15, #1
  40449c:	cbz	x16, 404478 <ferror@plt+0x29b8>
  4044a0:	udiv	x13, x8, x13
  4044a4:	udiv	x13, x13, x16
  4044a8:	udiv	x13, x10, x13
  4044ac:	add	x9, x9, x13
  4044b0:	b	404478 <ferror@plt+0x29b8>
  4044b4:	str	x9, [sp, #16]
  4044b8:	b	404370 <ferror@plt+0x28b0>
  4044bc:	cbz	w2, 4044e4 <ferror@plt+0x2a24>
  4044c0:	sxtw	x8, w1
  4044c4:	ldr	x9, [x0]
  4044c8:	umulh	x10, x8, x9
  4044cc:	cmp	xzr, x10
  4044d0:	b.ne	4044ec <ferror@plt+0x2a2c>  // b.any
  4044d4:	sub	w2, w2, #0x1
  4044d8:	mul	x9, x9, x8
  4044dc:	str	x9, [x0]
  4044e0:	cbnz	w2, 4044c4 <ferror@plt+0x2a04>
  4044e4:	mov	w0, wzr
  4044e8:	ret
  4044ec:	mov	w0, #0xffffffde            	// #-34
  4044f0:	ret
  4044f4:	stp	x29, x30, [sp, #-16]!
  4044f8:	mov	x2, xzr
  4044fc:	mov	x29, sp
  404500:	bl	4040d8 <ferror@plt+0x2618>
  404504:	ldp	x29, x30, [sp], #16
  404508:	ret
  40450c:	stp	x29, x30, [sp, #-48]!
  404510:	stp	x22, x21, [sp, #16]
  404514:	stp	x20, x19, [sp, #32]
  404518:	mov	x20, x1
  40451c:	mov	x19, x0
  404520:	mov	x21, x0
  404524:	mov	x29, sp
  404528:	cbz	x0, 404558 <ferror@plt+0x2a98>
  40452c:	ldrb	w22, [x19]
  404530:	mov	x21, x19
  404534:	cbz	w22, 404558 <ferror@plt+0x2a98>
  404538:	mov	x21, x19
  40453c:	bl	401910 <__ctype_b_loc@plt>
  404540:	ldr	x8, [x0]
  404544:	and	x9, x22, #0xff
  404548:	ldrh	w8, [x8, x9, lsl #1]
  40454c:	tbz	w8, #11, 404558 <ferror@plt+0x2a98>
  404550:	ldrb	w22, [x21, #1]!
  404554:	cbnz	w22, 40453c <ferror@plt+0x2a7c>
  404558:	cbz	x20, 404560 <ferror@plt+0x2aa0>
  40455c:	str	x21, [x20]
  404560:	cmp	x21, x19
  404564:	b.ls	404578 <ferror@plt+0x2ab8>  // b.plast
  404568:	ldrb	w8, [x21]
  40456c:	cmp	w8, #0x0
  404570:	cset	w0, eq  // eq = none
  404574:	b	40457c <ferror@plt+0x2abc>
  404578:	mov	w0, wzr
  40457c:	ldp	x20, x19, [sp, #32]
  404580:	ldp	x22, x21, [sp, #16]
  404584:	ldp	x29, x30, [sp], #48
  404588:	ret
  40458c:	stp	x29, x30, [sp, #-48]!
  404590:	stp	x22, x21, [sp, #16]
  404594:	stp	x20, x19, [sp, #32]
  404598:	mov	x20, x1
  40459c:	mov	x19, x0
  4045a0:	mov	x21, x0
  4045a4:	mov	x29, sp
  4045a8:	cbz	x0, 4045d8 <ferror@plt+0x2b18>
  4045ac:	ldrb	w22, [x19]
  4045b0:	mov	x21, x19
  4045b4:	cbz	w22, 4045d8 <ferror@plt+0x2b18>
  4045b8:	mov	x21, x19
  4045bc:	bl	401910 <__ctype_b_loc@plt>
  4045c0:	ldr	x8, [x0]
  4045c4:	and	x9, x22, #0xff
  4045c8:	ldrh	w8, [x8, x9, lsl #1]
  4045cc:	tbz	w8, #12, 4045d8 <ferror@plt+0x2b18>
  4045d0:	ldrb	w22, [x21, #1]!
  4045d4:	cbnz	w22, 4045bc <ferror@plt+0x2afc>
  4045d8:	cbz	x20, 4045e0 <ferror@plt+0x2b20>
  4045dc:	str	x21, [x20]
  4045e0:	cmp	x21, x19
  4045e4:	b.ls	4045f8 <ferror@plt+0x2b38>  // b.plast
  4045e8:	ldrb	w8, [x21]
  4045ec:	cmp	w8, #0x0
  4045f0:	cset	w0, eq  // eq = none
  4045f4:	b	4045fc <ferror@plt+0x2b3c>
  4045f8:	mov	w0, wzr
  4045fc:	ldp	x20, x19, [sp, #32]
  404600:	ldp	x22, x21, [sp, #16]
  404604:	ldp	x29, x30, [sp], #48
  404608:	ret
  40460c:	sub	sp, sp, #0x100
  404610:	stp	x29, x30, [sp, #208]
  404614:	add	x29, sp, #0xd0
  404618:	mov	x8, #0xffffffffffffffd0    	// #-48
  40461c:	mov	x9, sp
  404620:	sub	x10, x29, #0x50
  404624:	stp	x22, x21, [sp, #224]
  404628:	stp	x20, x19, [sp, #240]
  40462c:	mov	x20, x1
  404630:	mov	x19, x0
  404634:	movk	x8, #0xff80, lsl #32
  404638:	add	x11, x29, #0x30
  40463c:	add	x9, x9, #0x80
  404640:	add	x22, x10, #0x30
  404644:	stp	x2, x3, [x29, #-80]
  404648:	stp	x4, x5, [x29, #-64]
  40464c:	stp	x6, x7, [x29, #-48]
  404650:	stp	q1, q2, [sp, #16]
  404654:	stp	q3, q4, [sp, #48]
  404658:	str	q0, [sp]
  40465c:	stp	q5, q6, [sp, #80]
  404660:	str	q7, [sp, #112]
  404664:	stp	x9, x8, [x29, #-16]
  404668:	stp	x11, x22, [x29, #-32]
  40466c:	ldursw	x8, [x29, #-8]
  404670:	tbz	w8, #31, 404684 <ferror@plt+0x2bc4>
  404674:	add	w9, w8, #0x8
  404678:	cmp	w9, #0x0
  40467c:	stur	w9, [x29, #-8]
  404680:	b.le	4046e4 <ferror@plt+0x2c24>
  404684:	ldur	x8, [x29, #-32]
  404688:	add	x9, x8, #0x8
  40468c:	stur	x9, [x29, #-32]
  404690:	ldr	x1, [x8]
  404694:	cbz	x1, 404700 <ferror@plt+0x2c40>
  404698:	ldursw	x8, [x29, #-8]
  40469c:	tbz	w8, #31, 4046b0 <ferror@plt+0x2bf0>
  4046a0:	add	w9, w8, #0x8
  4046a4:	cmp	w9, #0x0
  4046a8:	stur	w9, [x29, #-8]
  4046ac:	b.le	4046f4 <ferror@plt+0x2c34>
  4046b0:	ldur	x8, [x29, #-32]
  4046b4:	add	x9, x8, #0x8
  4046b8:	stur	x9, [x29, #-32]
  4046bc:	ldr	x21, [x8]
  4046c0:	cbz	x21, 404700 <ferror@plt+0x2c40>
  4046c4:	mov	x0, x19
  4046c8:	bl	4018f0 <strcmp@plt>
  4046cc:	cbz	w0, 40471c <ferror@plt+0x2c5c>
  4046d0:	mov	x0, x19
  4046d4:	mov	x1, x21
  4046d8:	bl	4018f0 <strcmp@plt>
  4046dc:	cbnz	w0, 40466c <ferror@plt+0x2bac>
  4046e0:	b	404720 <ferror@plt+0x2c60>
  4046e4:	add	x8, x22, x8
  4046e8:	ldr	x1, [x8]
  4046ec:	cbnz	x1, 404698 <ferror@plt+0x2bd8>
  4046f0:	b	404700 <ferror@plt+0x2c40>
  4046f4:	add	x8, x22, x8
  4046f8:	ldr	x21, [x8]
  4046fc:	cbnz	x21, 4046c4 <ferror@plt+0x2c04>
  404700:	adrp	x8, 417000 <ferror@plt+0x15540>
  404704:	ldr	w0, [x8, #568]
  404708:	adrp	x1, 406000 <ferror@plt+0x4540>
  40470c:	add	x1, x1, #0xac7
  404710:	mov	x2, x20
  404714:	mov	x3, x19
  404718:	bl	401a00 <errx@plt>
  40471c:	mov	w0, #0x1                   	// #1
  404720:	ldp	x20, x19, [sp, #240]
  404724:	ldp	x22, x21, [sp, #224]
  404728:	ldp	x29, x30, [sp, #208]
  40472c:	add	sp, sp, #0x100
  404730:	ret
  404734:	cbz	x1, 404758 <ferror@plt+0x2c98>
  404738:	sxtb	w8, w2
  40473c:	ldrsb	w9, [x0]
  404740:	cbz	w9, 404758 <ferror@plt+0x2c98>
  404744:	cmp	w8, w9
  404748:	b.eq	40475c <ferror@plt+0x2c9c>  // b.none
  40474c:	sub	x1, x1, #0x1
  404750:	add	x0, x0, #0x1
  404754:	cbnz	x1, 40473c <ferror@plt+0x2c7c>
  404758:	mov	x0, xzr
  40475c:	ret
  404760:	stp	x29, x30, [sp, #-32]!
  404764:	stp	x20, x19, [sp, #16]
  404768:	mov	x29, sp
  40476c:	mov	x20, x1
  404770:	mov	x19, x0
  404774:	bl	4047b4 <ferror@plt+0x2cf4>
  404778:	cmp	w0, w0, sxth
  40477c:	b.ne	40478c <ferror@plt+0x2ccc>  // b.any
  404780:	ldp	x20, x19, [sp, #16]
  404784:	ldp	x29, x30, [sp], #32
  404788:	ret
  40478c:	bl	401a50 <__errno_location@plt>
  404790:	mov	w8, #0x22                  	// #34
  404794:	str	w8, [x0]
  404798:	adrp	x8, 417000 <ferror@plt+0x15540>
  40479c:	ldr	w0, [x8, #568]
  4047a0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4047a4:	add	x1, x1, #0xac7
  4047a8:	mov	x2, x20
  4047ac:	mov	x3, x19
  4047b0:	bl	401aa0 <err@plt>
  4047b4:	stp	x29, x30, [sp, #-32]!
  4047b8:	stp	x20, x19, [sp, #16]
  4047bc:	mov	x29, sp
  4047c0:	mov	x20, x1
  4047c4:	mov	x19, x0
  4047c8:	bl	40488c <ferror@plt+0x2dcc>
  4047cc:	cmp	x0, w0, sxtw
  4047d0:	b.ne	4047e0 <ferror@plt+0x2d20>  // b.any
  4047d4:	ldp	x20, x19, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #32
  4047dc:	ret
  4047e0:	bl	401a50 <__errno_location@plt>
  4047e4:	mov	w8, #0x22                  	// #34
  4047e8:	str	w8, [x0]
  4047ec:	adrp	x8, 417000 <ferror@plt+0x15540>
  4047f0:	ldr	w0, [x8, #568]
  4047f4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4047f8:	add	x1, x1, #0xac7
  4047fc:	mov	x2, x20
  404800:	mov	x3, x19
  404804:	bl	401aa0 <err@plt>
  404808:	stp	x29, x30, [sp, #-16]!
  40480c:	mov	w2, #0xa                   	// #10
  404810:	mov	x29, sp
  404814:	bl	404820 <ferror@plt+0x2d60>
  404818:	ldp	x29, x30, [sp], #16
  40481c:	ret
  404820:	stp	x29, x30, [sp, #-32]!
  404824:	stp	x20, x19, [sp, #16]
  404828:	mov	x29, sp
  40482c:	mov	x20, x1
  404830:	mov	x19, x0
  404834:	bl	404944 <ferror@plt+0x2e84>
  404838:	cmp	w0, #0x10, lsl #12
  40483c:	b.cs	40484c <ferror@plt+0x2d8c>  // b.hs, b.nlast
  404840:	ldp	x20, x19, [sp, #16]
  404844:	ldp	x29, x30, [sp], #32
  404848:	ret
  40484c:	bl	401a50 <__errno_location@plt>
  404850:	mov	w8, #0x22                  	// #34
  404854:	str	w8, [x0]
  404858:	adrp	x8, 417000 <ferror@plt+0x15540>
  40485c:	ldr	w0, [x8, #568]
  404860:	adrp	x1, 406000 <ferror@plt+0x4540>
  404864:	add	x1, x1, #0xac7
  404868:	mov	x2, x20
  40486c:	mov	x3, x19
  404870:	bl	401aa0 <err@plt>
  404874:	stp	x29, x30, [sp, #-16]!
  404878:	mov	w2, #0x10                  	// #16
  40487c:	mov	x29, sp
  404880:	bl	404820 <ferror@plt+0x2d60>
  404884:	ldp	x29, x30, [sp], #16
  404888:	ret
  40488c:	stp	x29, x30, [sp, #-48]!
  404890:	mov	x29, sp
  404894:	str	x21, [sp, #16]
  404898:	stp	x20, x19, [sp, #32]
  40489c:	mov	x20, x1
  4048a0:	mov	x19, x0
  4048a4:	str	xzr, [x29, #24]
  4048a8:	bl	401a50 <__errno_location@plt>
  4048ac:	mov	x21, x0
  4048b0:	str	wzr, [x0]
  4048b4:	cbz	x19, 404900 <ferror@plt+0x2e40>
  4048b8:	ldrb	w8, [x19]
  4048bc:	cbz	w8, 404900 <ferror@plt+0x2e40>
  4048c0:	add	x1, x29, #0x18
  4048c4:	mov	w2, #0xa                   	// #10
  4048c8:	mov	x0, x19
  4048cc:	bl	4016f0 <strtoimax@plt>
  4048d0:	ldr	w8, [x21]
  4048d4:	cbnz	w8, 404900 <ferror@plt+0x2e40>
  4048d8:	ldr	x8, [x29, #24]
  4048dc:	cmp	x8, x19
  4048e0:	b.eq	404900 <ferror@plt+0x2e40>  // b.none
  4048e4:	cbz	x8, 4048f0 <ferror@plt+0x2e30>
  4048e8:	ldrb	w8, [x8]
  4048ec:	cbnz	w8, 404900 <ferror@plt+0x2e40>
  4048f0:	ldp	x20, x19, [sp, #32]
  4048f4:	ldr	x21, [sp, #16]
  4048f8:	ldp	x29, x30, [sp], #48
  4048fc:	ret
  404900:	ldr	w8, [x21]
  404904:	adrp	x9, 417000 <ferror@plt+0x15540>
  404908:	ldr	w0, [x9, #568]
  40490c:	adrp	x1, 406000 <ferror@plt+0x4540>
  404910:	add	x1, x1, #0xac7
  404914:	mov	x2, x20
  404918:	mov	x3, x19
  40491c:	cmp	w8, #0x22
  404920:	b.ne	404928 <ferror@plt+0x2e68>  // b.any
  404924:	bl	401aa0 <err@plt>
  404928:	bl	401a00 <errx@plt>
  40492c:	stp	x29, x30, [sp, #-16]!
  404930:	mov	w2, #0xa                   	// #10
  404934:	mov	x29, sp
  404938:	bl	404944 <ferror@plt+0x2e84>
  40493c:	ldp	x29, x30, [sp], #16
  404940:	ret
  404944:	stp	x29, x30, [sp, #-32]!
  404948:	stp	x20, x19, [sp, #16]
  40494c:	mov	x29, sp
  404950:	mov	x20, x1
  404954:	mov	x19, x0
  404958:	bl	4049c8 <ferror@plt+0x2f08>
  40495c:	lsr	x8, x0, #32
  404960:	cbnz	x8, 404970 <ferror@plt+0x2eb0>
  404964:	ldp	x20, x19, [sp, #16]
  404968:	ldp	x29, x30, [sp], #32
  40496c:	ret
  404970:	bl	401a50 <__errno_location@plt>
  404974:	mov	w8, #0x22                  	// #34
  404978:	str	w8, [x0]
  40497c:	adrp	x8, 417000 <ferror@plt+0x15540>
  404980:	ldr	w0, [x8, #568]
  404984:	adrp	x1, 406000 <ferror@plt+0x4540>
  404988:	add	x1, x1, #0xac7
  40498c:	mov	x2, x20
  404990:	mov	x3, x19
  404994:	bl	401aa0 <err@plt>
  404998:	stp	x29, x30, [sp, #-16]!
  40499c:	mov	w2, #0x10                  	// #16
  4049a0:	mov	x29, sp
  4049a4:	bl	404944 <ferror@plt+0x2e84>
  4049a8:	ldp	x29, x30, [sp], #16
  4049ac:	ret
  4049b0:	stp	x29, x30, [sp, #-16]!
  4049b4:	mov	w2, #0xa                   	// #10
  4049b8:	mov	x29, sp
  4049bc:	bl	4049c8 <ferror@plt+0x2f08>
  4049c0:	ldp	x29, x30, [sp], #16
  4049c4:	ret
  4049c8:	sub	sp, sp, #0x40
  4049cc:	stp	x29, x30, [sp, #16]
  4049d0:	stp	x22, x21, [sp, #32]
  4049d4:	stp	x20, x19, [sp, #48]
  4049d8:	add	x29, sp, #0x10
  4049dc:	mov	w22, w2
  4049e0:	mov	x20, x1
  4049e4:	mov	x19, x0
  4049e8:	str	xzr, [sp, #8]
  4049ec:	bl	401a50 <__errno_location@plt>
  4049f0:	mov	x21, x0
  4049f4:	str	wzr, [x0]
  4049f8:	cbz	x19, 404a48 <ferror@plt+0x2f88>
  4049fc:	ldrb	w8, [x19]
  404a00:	cbz	w8, 404a48 <ferror@plt+0x2f88>
  404a04:	add	x1, sp, #0x8
  404a08:	mov	x0, x19
  404a0c:	mov	w2, w22
  404a10:	bl	401890 <strtoumax@plt>
  404a14:	ldr	w8, [x21]
  404a18:	cbnz	w8, 404a48 <ferror@plt+0x2f88>
  404a1c:	ldr	x8, [sp, #8]
  404a20:	cmp	x8, x19
  404a24:	b.eq	404a48 <ferror@plt+0x2f88>  // b.none
  404a28:	cbz	x8, 404a34 <ferror@plt+0x2f74>
  404a2c:	ldrb	w8, [x8]
  404a30:	cbnz	w8, 404a48 <ferror@plt+0x2f88>
  404a34:	ldp	x20, x19, [sp, #48]
  404a38:	ldp	x22, x21, [sp, #32]
  404a3c:	ldp	x29, x30, [sp, #16]
  404a40:	add	sp, sp, #0x40
  404a44:	ret
  404a48:	ldr	w8, [x21]
  404a4c:	adrp	x9, 417000 <ferror@plt+0x15540>
  404a50:	ldr	w0, [x9, #568]
  404a54:	adrp	x1, 406000 <ferror@plt+0x4540>
  404a58:	add	x1, x1, #0xac7
  404a5c:	mov	x2, x20
  404a60:	mov	x3, x19
  404a64:	cmp	w8, #0x22
  404a68:	b.ne	404a70 <ferror@plt+0x2fb0>  // b.any
  404a6c:	bl	401aa0 <err@plt>
  404a70:	bl	401a00 <errx@plt>
  404a74:	stp	x29, x30, [sp, #-16]!
  404a78:	mov	w2, #0x10                  	// #16
  404a7c:	mov	x29, sp
  404a80:	bl	4049c8 <ferror@plt+0x2f08>
  404a84:	ldp	x29, x30, [sp], #16
  404a88:	ret
  404a8c:	stp	x29, x30, [sp, #-48]!
  404a90:	mov	x29, sp
  404a94:	str	x21, [sp, #16]
  404a98:	stp	x20, x19, [sp, #32]
  404a9c:	mov	x20, x1
  404aa0:	mov	x19, x0
  404aa4:	str	xzr, [x29, #24]
  404aa8:	bl	401a50 <__errno_location@plt>
  404aac:	mov	x21, x0
  404ab0:	str	wzr, [x0]
  404ab4:	cbz	x19, 404afc <ferror@plt+0x303c>
  404ab8:	ldrb	w8, [x19]
  404abc:	cbz	w8, 404afc <ferror@plt+0x303c>
  404ac0:	add	x1, x29, #0x18
  404ac4:	mov	x0, x19
  404ac8:	bl	401710 <strtod@plt>
  404acc:	ldr	w8, [x21]
  404ad0:	cbnz	w8, 404afc <ferror@plt+0x303c>
  404ad4:	ldr	x8, [x29, #24]
  404ad8:	cmp	x8, x19
  404adc:	b.eq	404afc <ferror@plt+0x303c>  // b.none
  404ae0:	cbz	x8, 404aec <ferror@plt+0x302c>
  404ae4:	ldrb	w8, [x8]
  404ae8:	cbnz	w8, 404afc <ferror@plt+0x303c>
  404aec:	ldp	x20, x19, [sp, #32]
  404af0:	ldr	x21, [sp, #16]
  404af4:	ldp	x29, x30, [sp], #48
  404af8:	ret
  404afc:	ldr	w8, [x21]
  404b00:	adrp	x9, 417000 <ferror@plt+0x15540>
  404b04:	ldr	w0, [x9, #568]
  404b08:	adrp	x1, 406000 <ferror@plt+0x4540>
  404b0c:	add	x1, x1, #0xac7
  404b10:	mov	x2, x20
  404b14:	mov	x3, x19
  404b18:	cmp	w8, #0x22
  404b1c:	b.ne	404b24 <ferror@plt+0x3064>  // b.any
  404b20:	bl	401aa0 <err@plt>
  404b24:	bl	401a00 <errx@plt>
  404b28:	stp	x29, x30, [sp, #-48]!
  404b2c:	mov	x29, sp
  404b30:	str	x21, [sp, #16]
  404b34:	stp	x20, x19, [sp, #32]
  404b38:	mov	x20, x1
  404b3c:	mov	x19, x0
  404b40:	str	xzr, [x29, #24]
  404b44:	bl	401a50 <__errno_location@plt>
  404b48:	mov	x21, x0
  404b4c:	str	wzr, [x0]
  404b50:	cbz	x19, 404b9c <ferror@plt+0x30dc>
  404b54:	ldrb	w8, [x19]
  404b58:	cbz	w8, 404b9c <ferror@plt+0x30dc>
  404b5c:	add	x1, x29, #0x18
  404b60:	mov	w2, #0xa                   	// #10
  404b64:	mov	x0, x19
  404b68:	bl	401920 <strtol@plt>
  404b6c:	ldr	w8, [x21]
  404b70:	cbnz	w8, 404b9c <ferror@plt+0x30dc>
  404b74:	ldr	x8, [x29, #24]
  404b78:	cmp	x8, x19
  404b7c:	b.eq	404b9c <ferror@plt+0x30dc>  // b.none
  404b80:	cbz	x8, 404b8c <ferror@plt+0x30cc>
  404b84:	ldrb	w8, [x8]
  404b88:	cbnz	w8, 404b9c <ferror@plt+0x30dc>
  404b8c:	ldp	x20, x19, [sp, #32]
  404b90:	ldr	x21, [sp, #16]
  404b94:	ldp	x29, x30, [sp], #48
  404b98:	ret
  404b9c:	ldr	w8, [x21]
  404ba0:	adrp	x9, 417000 <ferror@plt+0x15540>
  404ba4:	ldr	w0, [x9, #568]
  404ba8:	adrp	x1, 406000 <ferror@plt+0x4540>
  404bac:	add	x1, x1, #0xac7
  404bb0:	mov	x2, x20
  404bb4:	mov	x3, x19
  404bb8:	cmp	w8, #0x22
  404bbc:	b.ne	404bc4 <ferror@plt+0x3104>  // b.any
  404bc0:	bl	401aa0 <err@plt>
  404bc4:	bl	401a00 <errx@plt>
  404bc8:	stp	x29, x30, [sp, #-48]!
  404bcc:	mov	x29, sp
  404bd0:	str	x21, [sp, #16]
  404bd4:	stp	x20, x19, [sp, #32]
  404bd8:	mov	x20, x1
  404bdc:	mov	x19, x0
  404be0:	str	xzr, [x29, #24]
  404be4:	bl	401a50 <__errno_location@plt>
  404be8:	mov	x21, x0
  404bec:	str	wzr, [x0]
  404bf0:	cbz	x19, 404c3c <ferror@plt+0x317c>
  404bf4:	ldrb	w8, [x19]
  404bf8:	cbz	w8, 404c3c <ferror@plt+0x317c>
  404bfc:	add	x1, x29, #0x18
  404c00:	mov	w2, #0xa                   	// #10
  404c04:	mov	x0, x19
  404c08:	bl	4016a0 <strtoul@plt>
  404c0c:	ldr	w8, [x21]
  404c10:	cbnz	w8, 404c3c <ferror@plt+0x317c>
  404c14:	ldr	x8, [x29, #24]
  404c18:	cmp	x8, x19
  404c1c:	b.eq	404c3c <ferror@plt+0x317c>  // b.none
  404c20:	cbz	x8, 404c2c <ferror@plt+0x316c>
  404c24:	ldrb	w8, [x8]
  404c28:	cbnz	w8, 404c3c <ferror@plt+0x317c>
  404c2c:	ldp	x20, x19, [sp, #32]
  404c30:	ldr	x21, [sp, #16]
  404c34:	ldp	x29, x30, [sp], #48
  404c38:	ret
  404c3c:	ldr	w8, [x21]
  404c40:	adrp	x9, 417000 <ferror@plt+0x15540>
  404c44:	ldr	w0, [x9, #568]
  404c48:	adrp	x1, 406000 <ferror@plt+0x4540>
  404c4c:	add	x1, x1, #0xac7
  404c50:	mov	x2, x20
  404c54:	mov	x3, x19
  404c58:	cmp	w8, #0x22
  404c5c:	b.ne	404c64 <ferror@plt+0x31a4>  // b.any
  404c60:	bl	401aa0 <err@plt>
  404c64:	bl	401a00 <errx@plt>
  404c68:	sub	sp, sp, #0x30
  404c6c:	stp	x20, x19, [sp, #32]
  404c70:	mov	x20, x1
  404c74:	add	x1, sp, #0x8
  404c78:	stp	x29, x30, [sp, #16]
  404c7c:	add	x29, sp, #0x10
  404c80:	mov	x19, x0
  404c84:	bl	4044f4 <ferror@plt+0x2a34>
  404c88:	cbnz	w0, 404ca0 <ferror@plt+0x31e0>
  404c8c:	ldr	x0, [sp, #8]
  404c90:	ldp	x20, x19, [sp, #32]
  404c94:	ldp	x29, x30, [sp, #16]
  404c98:	add	sp, sp, #0x30
  404c9c:	ret
  404ca0:	bl	401a50 <__errno_location@plt>
  404ca4:	adrp	x9, 417000 <ferror@plt+0x15540>
  404ca8:	ldr	w8, [x0]
  404cac:	ldr	w0, [x9, #568]
  404cb0:	adrp	x1, 406000 <ferror@plt+0x4540>
  404cb4:	add	x1, x1, #0xac7
  404cb8:	mov	x2, x20
  404cbc:	mov	x3, x19
  404cc0:	cbnz	w8, 404cc8 <ferror@plt+0x3208>
  404cc4:	bl	401a00 <errx@plt>
  404cc8:	bl	401aa0 <err@plt>
  404ccc:	stp	x29, x30, [sp, #-32]!
  404cd0:	str	x19, [sp, #16]
  404cd4:	mov	x19, x1
  404cd8:	mov	x1, x2
  404cdc:	mov	x29, sp
  404ce0:	bl	404a8c <ferror@plt+0x2fcc>
  404ce4:	fcvtzs	x8, d0
  404ce8:	mov	x9, #0x848000000000        	// #145685290680320
  404cec:	movk	x9, #0x412e, lsl #48
  404cf0:	scvtf	d1, x8
  404cf4:	fmov	d2, x9
  404cf8:	fsub	d0, d0, d1
  404cfc:	fmul	d0, d0, d2
  404d00:	fcvtzs	x9, d0
  404d04:	stp	x8, x9, [x19]
  404d08:	ldr	x19, [sp, #16]
  404d0c:	ldp	x29, x30, [sp], #32
  404d10:	ret
  404d14:	and	w8, w0, #0xf000
  404d18:	sub	w8, w8, #0x1, lsl #12
  404d1c:	lsr	w9, w8, #12
  404d20:	cmp	w9, #0xb
  404d24:	mov	w8, wzr
  404d28:	b.hi	404d7c <ferror@plt+0x32bc>  // b.pmore
  404d2c:	adrp	x10, 406000 <ferror@plt+0x4540>
  404d30:	add	x10, x10, #0xaa9
  404d34:	adr	x11, 404d48 <ferror@plt+0x3288>
  404d38:	ldrb	w12, [x10, x9]
  404d3c:	add	x11, x11, x12, lsl #2
  404d40:	mov	w9, #0x64                  	// #100
  404d44:	br	x11
  404d48:	mov	w9, #0x70                  	// #112
  404d4c:	b	404d74 <ferror@plt+0x32b4>
  404d50:	mov	w9, #0x63                  	// #99
  404d54:	b	404d74 <ferror@plt+0x32b4>
  404d58:	mov	w9, #0x62                  	// #98
  404d5c:	b	404d74 <ferror@plt+0x32b4>
  404d60:	mov	w9, #0x6c                  	// #108
  404d64:	b	404d74 <ferror@plt+0x32b4>
  404d68:	mov	w9, #0x73                  	// #115
  404d6c:	b	404d74 <ferror@plt+0x32b4>
  404d70:	mov	w9, #0x2d                  	// #45
  404d74:	mov	w8, #0x1                   	// #1
  404d78:	strb	w9, [x1]
  404d7c:	tst	w0, #0x100
  404d80:	mov	w9, #0x72                  	// #114
  404d84:	mov	w10, #0x2d                  	// #45
  404d88:	add	x11, x1, x8
  404d8c:	mov	w12, #0x77                  	// #119
  404d90:	csel	w17, w10, w9, eq  // eq = none
  404d94:	tst	w0, #0x80
  404d98:	mov	w14, #0x53                  	// #83
  404d9c:	mov	w15, #0x73                  	// #115
  404da0:	mov	w16, #0x78                  	// #120
  404da4:	strb	w17, [x11]
  404da8:	csel	w17, w10, w12, eq  // eq = none
  404dac:	tst	w0, #0x40
  404db0:	orr	x13, x8, #0x2
  404db4:	strb	w17, [x11, #1]
  404db8:	csel	w11, w15, w14, ne  // ne = any
  404dbc:	csel	w17, w16, w10, ne  // ne = any
  404dc0:	tst	w0, #0x800
  404dc4:	csel	w11, w17, w11, eq  // eq = none
  404dc8:	add	x13, x13, x1
  404dcc:	tst	w0, #0x20
  404dd0:	strb	w11, [x13]
  404dd4:	csel	w11, w10, w9, eq  // eq = none
  404dd8:	tst	w0, #0x10
  404ddc:	strb	w11, [x13, #1]
  404de0:	csel	w11, w10, w12, eq  // eq = none
  404de4:	tst	w0, #0x8
  404de8:	csel	w14, w15, w14, ne  // ne = any
  404dec:	csel	w15, w16, w10, ne  // ne = any
  404df0:	tst	w0, #0x400
  404df4:	orr	x8, x8, #0x6
  404df8:	csel	w14, w15, w14, eq  // eq = none
  404dfc:	tst	w0, #0x4
  404e00:	add	x8, x8, x1
  404e04:	csel	w9, w10, w9, eq  // eq = none
  404e08:	tst	w0, #0x2
  404e0c:	mov	w17, #0x54                  	// #84
  404e10:	strb	w11, [x13, #2]
  404e14:	mov	w11, #0x74                  	// #116
  404e18:	strb	w14, [x13, #3]
  404e1c:	strb	w9, [x8]
  404e20:	csel	w9, w10, w12, eq  // eq = none
  404e24:	tst	w0, #0x1
  404e28:	strb	w9, [x8, #1]
  404e2c:	csel	w9, w11, w17, ne  // ne = any
  404e30:	csel	w10, w16, w10, ne  // ne = any
  404e34:	tst	w0, #0x200
  404e38:	csel	w9, w10, w9, eq  // eq = none
  404e3c:	mov	x0, x1
  404e40:	strb	w9, [x8, #2]
  404e44:	strb	wzr, [x8, #3]
  404e48:	ret
  404e4c:	sub	sp, sp, #0x60
  404e50:	stp	x22, x21, [sp, #64]
  404e54:	stp	x20, x19, [sp, #80]
  404e58:	mov	x21, x1
  404e5c:	mov	w20, w0
  404e60:	add	x22, sp, #0x8
  404e64:	stp	x29, x30, [sp, #48]
  404e68:	add	x29, sp, #0x30
  404e6c:	tbz	w0, #1, 404e7c <ferror@plt+0x33bc>
  404e70:	orr	x22, x22, #0x1
  404e74:	mov	w8, #0x20                  	// #32
  404e78:	strb	w8, [sp, #8]
  404e7c:	mov	x0, x21
  404e80:	bl	40501c <ferror@plt+0x355c>
  404e84:	cbz	w0, 404ea8 <ferror@plt+0x33e8>
  404e88:	mov	w8, #0x6667                	// #26215
  404e8c:	movk	w8, #0x6666, lsl #16
  404e90:	smull	x8, w0, w8
  404e94:	lsr	x9, x8, #63
  404e98:	asr	x8, x8, #34
  404e9c:	add	w8, w8, w9
  404ea0:	sxtw	x9, w8
  404ea4:	b	404eac <ferror@plt+0x33ec>
  404ea8:	mov	x9, xzr
  404eac:	adrp	x8, 406000 <ferror@plt+0x4540>
  404eb0:	add	x8, x8, #0xad0
  404eb4:	ldrb	w11, [x8, x9]
  404eb8:	mov	x10, #0xffffffffffffffff    	// #-1
  404ebc:	lsl	x8, x10, x0
  404ec0:	bic	x8, x21, x8
  404ec4:	cmp	w0, #0x0
  404ec8:	mov	x10, x22
  404ecc:	lsr	x19, x21, x0
  404ed0:	csel	x8, x8, xzr, ne  // ne = any
  404ed4:	strb	w11, [x10], #1
  404ed8:	tbz	w20, #0, 404eec <ferror@plt+0x342c>
  404edc:	cbz	x9, 404eec <ferror@plt+0x342c>
  404ee0:	mov	w9, #0x4269                	// #17001
  404ee4:	add	x10, x22, #0x3
  404ee8:	sturh	w9, [x22, #1]
  404eec:	strb	wzr, [x10]
  404ef0:	cbz	x8, 404f38 <ferror@plt+0x3478>
  404ef4:	sub	w9, w0, #0xa
  404ef8:	lsr	x8, x8, x9
  404efc:	tbnz	w20, #2, 404f44 <ferror@plt+0x3484>
  404f00:	mov	x10, #0xf5c3                	// #62915
  404f04:	movk	x10, #0x5c28, lsl #16
  404f08:	add	x9, x8, #0x32
  404f0c:	movk	x10, #0xc28f, lsl #32
  404f10:	movk	x10, #0x28f5, lsl #48
  404f14:	sub	x8, x8, #0x3b6
  404f18:	lsr	x9, x9, #2
  404f1c:	cmp	x8, #0x64
  404f20:	umulh	x8, x9, x10
  404f24:	lsr	x8, x8, #2
  404f28:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  404f2c:	cinc	w19, w19, cc  // cc = lo, ul, last
  404f30:	cbnz	x20, 404f74 <ferror@plt+0x34b4>
  404f34:	b	404fe4 <ferror@plt+0x3524>
  404f38:	mov	x20, xzr
  404f3c:	cbnz	x20, 404f74 <ferror@plt+0x34b4>
  404f40:	b	404fe4 <ferror@plt+0x3524>
  404f44:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404f48:	add	x8, x8, #0x5
  404f4c:	movk	x9, #0xcccd
  404f50:	umulh	x10, x8, x9
  404f54:	lsr	x20, x10, #3
  404f58:	mul	x9, x20, x9
  404f5c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404f60:	ror	x9, x9, #1
  404f64:	movk	x10, #0x1999, lsl #48
  404f68:	cmp	x9, x10
  404f6c:	b.ls	404fc4 <ferror@plt+0x3504>  // b.plast
  404f70:	cbz	x20, 404fe4 <ferror@plt+0x3524>
  404f74:	bl	401770 <localeconv@plt>
  404f78:	cbz	x0, 404f88 <ferror@plt+0x34c8>
  404f7c:	ldr	x4, [x0]
  404f80:	cbnz	x4, 404f90 <ferror@plt+0x34d0>
  404f84:	b	404f98 <ferror@plt+0x34d8>
  404f88:	mov	x4, xzr
  404f8c:	cbz	x4, 404f98 <ferror@plt+0x34d8>
  404f90:	ldrb	w8, [x4]
  404f94:	cbnz	w8, 404fa0 <ferror@plt+0x34e0>
  404f98:	adrp	x4, 406000 <ferror@plt+0x4540>
  404f9c:	add	x4, x4, #0xad8
  404fa0:	adrp	x2, 406000 <ferror@plt+0x4540>
  404fa4:	add	x2, x2, #0xada
  404fa8:	add	x0, sp, #0x10
  404fac:	add	x6, sp, #0x8
  404fb0:	mov	w1, #0x20                  	// #32
  404fb4:	mov	w3, w19
  404fb8:	mov	x5, x20
  404fbc:	bl	401760 <snprintf@plt>
  404fc0:	b	405000 <ferror@plt+0x3540>
  404fc4:	mov	x9, #0xf5c3                	// #62915
  404fc8:	movk	x9, #0x5c28, lsl #16
  404fcc:	movk	x9, #0xc28f, lsl #32
  404fd0:	lsr	x8, x8, #2
  404fd4:	movk	x9, #0x28f5, lsl #48
  404fd8:	umulh	x8, x8, x9
  404fdc:	lsr	x20, x8, #2
  404fe0:	cbnz	x20, 404f74 <ferror@plt+0x34b4>
  404fe4:	adrp	x2, 406000 <ferror@plt+0x4540>
  404fe8:	add	x2, x2, #0xae4
  404fec:	add	x0, sp, #0x10
  404ff0:	add	x4, sp, #0x8
  404ff4:	mov	w1, #0x20                  	// #32
  404ff8:	mov	w3, w19
  404ffc:	bl	401760 <snprintf@plt>
  405000:	add	x0, sp, #0x10
  405004:	bl	401850 <strdup@plt>
  405008:	ldp	x20, x19, [sp, #80]
  40500c:	ldp	x22, x21, [sp, #64]
  405010:	ldp	x29, x30, [sp, #48]
  405014:	add	sp, sp, #0x60
  405018:	ret
  40501c:	mov	w8, #0xa                   	// #10
  405020:	lsr	x9, x0, x8
  405024:	cbz	x9, 405038 <ferror@plt+0x3578>
  405028:	cmp	x8, #0x33
  40502c:	add	x8, x8, #0xa
  405030:	b.cc	405020 <ferror@plt+0x3560>  // b.lo, b.ul, b.last
  405034:	mov	w8, #0x46                  	// #70
  405038:	sub	w0, w8, #0xa
  40503c:	ret
  405040:	stp	x29, x30, [sp, #-80]!
  405044:	stp	x26, x25, [sp, #16]
  405048:	stp	x24, x23, [sp, #32]
  40504c:	stp	x22, x21, [sp, #48]
  405050:	stp	x20, x19, [sp, #64]
  405054:	mov	x29, sp
  405058:	cbz	x0, 40513c <ferror@plt+0x367c>
  40505c:	mov	x20, x3
  405060:	mov	w19, #0xffffffff            	// #-1
  405064:	cbz	x3, 405158 <ferror@plt+0x3698>
  405068:	mov	x21, x2
  40506c:	cbz	x2, 405158 <ferror@plt+0x3698>
  405070:	mov	x22, x1
  405074:	cbz	x1, 405158 <ferror@plt+0x3698>
  405078:	ldrb	w8, [x0]
  40507c:	cbz	w8, 405158 <ferror@plt+0x3698>
  405080:	ldrb	w8, [x0]
  405084:	cbz	w8, 405144 <ferror@plt+0x3684>
  405088:	mov	x24, xzr
  40508c:	mov	x23, xzr
  405090:	add	x25, x0, #0x1
  405094:	b	4050a0 <ferror@plt+0x35e0>
  405098:	ldrb	w8, [x25], #1
  40509c:	cbz	w8, 405154 <ferror@plt+0x3694>
  4050a0:	cmp	x24, x21
  4050a4:	b.cs	405114 <ferror@plt+0x3654>  // b.hs, b.nlast
  4050a8:	ldrb	w10, [x25]
  4050ac:	sub	x9, x25, #0x1
  4050b0:	cmp	x23, #0x0
  4050b4:	and	w8, w8, #0xff
  4050b8:	csel	x23, x9, x23, eq  // eq = none
  4050bc:	cmp	w8, #0x2c
  4050c0:	csel	x8, x9, xzr, eq  // eq = none
  4050c4:	cmp	w10, #0x0
  4050c8:	csel	x26, x25, x8, eq  // eq = none
  4050cc:	mov	w8, #0x4                   	// #4
  4050d0:	cbz	x23, 40511c <ferror@plt+0x365c>
  4050d4:	cbz	x26, 40511c <ferror@plt+0x365c>
  4050d8:	subs	x1, x26, x23
  4050dc:	b.ls	40512c <ferror@plt+0x366c>  // b.plast
  4050e0:	mov	x0, x23
  4050e4:	blr	x20
  4050e8:	cmn	w0, #0x1
  4050ec:	b.eq	40512c <ferror@plt+0x366c>  // b.none
  4050f0:	str	w0, [x22, x24, lsl #2]
  4050f4:	ldrb	w8, [x26]
  4050f8:	mov	x23, xzr
  4050fc:	add	x24, x24, #0x1
  405100:	cmp	w8, #0x0
  405104:	cset	w8, eq  // eq = none
  405108:	lsl	w8, w8, #1
  40510c:	cbnz	w8, 405120 <ferror@plt+0x3660>
  405110:	b	405098 <ferror@plt+0x35d8>
  405114:	mov	w19, #0xfffffffe            	// #-2
  405118:	mov	w8, #0x1                   	// #1
  40511c:	cbz	w8, 405098 <ferror@plt+0x35d8>
  405120:	cmp	w8, #0x4
  405124:	b.eq	405098 <ferror@plt+0x35d8>  // b.none
  405128:	b	40514c <ferror@plt+0x368c>
  40512c:	mov	w19, #0xffffffff            	// #-1
  405130:	mov	w8, #0x1                   	// #1
  405134:	cbnz	w8, 405120 <ferror@plt+0x3660>
  405138:	b	405098 <ferror@plt+0x35d8>
  40513c:	mov	w19, #0xffffffff            	// #-1
  405140:	b	405158 <ferror@plt+0x3698>
  405144:	mov	x24, xzr
  405148:	b	405154 <ferror@plt+0x3694>
  40514c:	cmp	w8, #0x2
  405150:	b.ne	405158 <ferror@plt+0x3698>  // b.any
  405154:	mov	w19, w24
  405158:	mov	w0, w19
  40515c:	ldp	x20, x19, [sp, #64]
  405160:	ldp	x22, x21, [sp, #48]
  405164:	ldp	x24, x23, [sp, #32]
  405168:	ldp	x26, x25, [sp, #16]
  40516c:	ldp	x29, x30, [sp], #80
  405170:	ret
  405174:	stp	x29, x30, [sp, #-32]!
  405178:	str	x19, [sp, #16]
  40517c:	mov	x29, sp
  405180:	cbz	x0, 4051a4 <ferror@plt+0x36e4>
  405184:	mov	x19, x3
  405188:	mov	w8, #0xffffffff            	// #-1
  40518c:	cbz	x3, 4051a8 <ferror@plt+0x36e8>
  405190:	ldrb	w9, [x0]
  405194:	cbz	w9, 4051a8 <ferror@plt+0x36e8>
  405198:	ldr	x8, [x19]
  40519c:	cmp	x8, x2
  4051a0:	b.ls	4051b8 <ferror@plt+0x36f8>  // b.plast
  4051a4:	mov	w8, #0xffffffff            	// #-1
  4051a8:	ldr	x19, [sp, #16]
  4051ac:	mov	w0, w8
  4051b0:	ldp	x29, x30, [sp], #32
  4051b4:	ret
  4051b8:	cmp	w9, #0x2b
  4051bc:	b.ne	4051c8 <ferror@plt+0x3708>  // b.any
  4051c0:	add	x0, x0, #0x1
  4051c4:	b	4051cc <ferror@plt+0x370c>
  4051c8:	str	xzr, [x19]
  4051cc:	ldr	x8, [x19]
  4051d0:	mov	x3, x4
  4051d4:	add	x1, x1, x8, lsl #2
  4051d8:	sub	x2, x2, x8
  4051dc:	bl	405040 <ferror@plt+0x3580>
  4051e0:	mov	w8, w0
  4051e4:	cmp	w0, #0x1
  4051e8:	b.lt	4051a8 <ferror@plt+0x36e8>  // b.tstop
  4051ec:	ldr	x9, [x19]
  4051f0:	add	x9, x9, w8, sxtw
  4051f4:	str	x9, [x19]
  4051f8:	b	4051a8 <ferror@plt+0x36e8>
  4051fc:	stp	x29, x30, [sp, #-80]!
  405200:	stp	x22, x21, [sp, #48]
  405204:	mov	w21, #0xffffffea            	// #-22
  405208:	str	x25, [sp, #16]
  40520c:	stp	x24, x23, [sp, #32]
  405210:	stp	x20, x19, [sp, #64]
  405214:	mov	x29, sp
  405218:	cbz	x1, 405304 <ferror@plt+0x3844>
  40521c:	cbz	x0, 405304 <ferror@plt+0x3844>
  405220:	mov	x19, x2
  405224:	cbz	x2, 405304 <ferror@plt+0x3844>
  405228:	ldrb	w8, [x0]
  40522c:	cbz	w8, 405300 <ferror@plt+0x3840>
  405230:	mov	x20, x1
  405234:	mov	x22, xzr
  405238:	add	x23, x0, #0x1
  40523c:	mov	w24, #0x1                   	// #1
  405240:	b	40524c <ferror@plt+0x378c>
  405244:	ldrb	w8, [x23], #1
  405248:	cbz	w8, 405300 <ferror@plt+0x3840>
  40524c:	mov	x9, x23
  405250:	ldrb	w10, [x9], #-1
  405254:	cmp	x22, #0x0
  405258:	and	w8, w8, #0xff
  40525c:	csel	x22, x9, x22, eq  // eq = none
  405260:	cmp	w8, #0x2c
  405264:	csel	x8, x9, xzr, eq  // eq = none
  405268:	cmp	w10, #0x0
  40526c:	csel	x25, x23, x8, eq  // eq = none
  405270:	mov	w8, #0x4                   	// #4
  405274:	cbz	x22, 4052d8 <ferror@plt+0x3818>
  405278:	cbz	x25, 4052d8 <ferror@plt+0x3818>
  40527c:	subs	x1, x25, x22
  405280:	b.ls	4052d0 <ferror@plt+0x3810>  // b.plast
  405284:	mov	x0, x22
  405288:	blr	x19
  40528c:	tbnz	w0, #31, 4052e8 <ferror@plt+0x3828>
  405290:	add	w8, w0, #0x7
  405294:	cmp	w0, #0x0
  405298:	csel	w8, w8, w0, lt  // lt = tstop
  40529c:	sbfx	x8, x8, #3, #29
  4052a0:	ldrb	w9, [x20, x8]
  4052a4:	and	w10, w0, #0x7
  4052a8:	lsl	w10, w24, w10
  4052ac:	mov	x22, xzr
  4052b0:	orr	w9, w9, w10
  4052b4:	strb	w9, [x20, x8]
  4052b8:	ldrb	w8, [x25]
  4052bc:	cmp	w8, #0x0
  4052c0:	cset	w8, eq  // eq = none
  4052c4:	lsl	w8, w8, #1
  4052c8:	cbnz	w8, 4052dc <ferror@plt+0x381c>
  4052cc:	b	405244 <ferror@plt+0x3784>
  4052d0:	mov	w21, #0xffffffff            	// #-1
  4052d4:	mov	w8, #0x1                   	// #1
  4052d8:	cbz	w8, 405244 <ferror@plt+0x3784>
  4052dc:	cmp	w8, #0x4
  4052e0:	b.eq	405244 <ferror@plt+0x3784>  // b.none
  4052e4:	b	4052f8 <ferror@plt+0x3838>
  4052e8:	mov	w8, #0x1                   	// #1
  4052ec:	mov	w21, w0
  4052f0:	cbnz	w8, 4052dc <ferror@plt+0x381c>
  4052f4:	b	405244 <ferror@plt+0x3784>
  4052f8:	cmp	w8, #0x2
  4052fc:	b.ne	405304 <ferror@plt+0x3844>  // b.any
  405300:	mov	w21, wzr
  405304:	mov	w0, w21
  405308:	ldp	x20, x19, [sp, #64]
  40530c:	ldp	x22, x21, [sp, #48]
  405310:	ldp	x24, x23, [sp, #32]
  405314:	ldr	x25, [sp, #16]
  405318:	ldp	x29, x30, [sp], #80
  40531c:	ret
  405320:	stp	x29, x30, [sp, #-64]!
  405324:	stp	x22, x21, [sp, #32]
  405328:	mov	w21, #0xffffffea            	// #-22
  40532c:	stp	x24, x23, [sp, #16]
  405330:	stp	x20, x19, [sp, #48]
  405334:	mov	x29, sp
  405338:	cbz	x1, 405408 <ferror@plt+0x3948>
  40533c:	cbz	x0, 405408 <ferror@plt+0x3948>
  405340:	mov	x19, x2
  405344:	cbz	x2, 405408 <ferror@plt+0x3948>
  405348:	ldrb	w8, [x0]
  40534c:	cbz	w8, 405404 <ferror@plt+0x3944>
  405350:	mov	x20, x1
  405354:	mov	x22, xzr
  405358:	add	x23, x0, #0x1
  40535c:	b	405368 <ferror@plt+0x38a8>
  405360:	ldrb	w8, [x23], #1
  405364:	cbz	w8, 405404 <ferror@plt+0x3944>
  405368:	mov	x9, x23
  40536c:	ldrb	w10, [x9], #-1
  405370:	cmp	x22, #0x0
  405374:	and	w8, w8, #0xff
  405378:	csel	x22, x9, x22, eq  // eq = none
  40537c:	cmp	w8, #0x2c
  405380:	csel	x8, x9, xzr, eq  // eq = none
  405384:	cmp	w10, #0x0
  405388:	csel	x24, x23, x8, eq  // eq = none
  40538c:	mov	w8, #0x4                   	// #4
  405390:	cbz	x22, 4053dc <ferror@plt+0x391c>
  405394:	cbz	x24, 4053dc <ferror@plt+0x391c>
  405398:	subs	x1, x24, x22
  40539c:	b.ls	4053d4 <ferror@plt+0x3914>  // b.plast
  4053a0:	mov	x0, x22
  4053a4:	blr	x19
  4053a8:	tbnz	x0, #63, 4053ec <ferror@plt+0x392c>
  4053ac:	ldr	x8, [x20]
  4053b0:	mov	x22, xzr
  4053b4:	orr	x8, x8, x0
  4053b8:	str	x8, [x20]
  4053bc:	ldrb	w8, [x24]
  4053c0:	cmp	w8, #0x0
  4053c4:	cset	w8, eq  // eq = none
  4053c8:	lsl	w8, w8, #1
  4053cc:	cbnz	w8, 4053e0 <ferror@plt+0x3920>
  4053d0:	b	405360 <ferror@plt+0x38a0>
  4053d4:	mov	w21, #0xffffffff            	// #-1
  4053d8:	mov	w8, #0x1                   	// #1
  4053dc:	cbz	w8, 405360 <ferror@plt+0x38a0>
  4053e0:	cmp	w8, #0x4
  4053e4:	b.eq	405360 <ferror@plt+0x38a0>  // b.none
  4053e8:	b	4053fc <ferror@plt+0x393c>
  4053ec:	mov	w8, #0x1                   	// #1
  4053f0:	mov	w21, w0
  4053f4:	cbnz	w8, 4053e0 <ferror@plt+0x3920>
  4053f8:	b	405360 <ferror@plt+0x38a0>
  4053fc:	cmp	w8, #0x2
  405400:	b.ne	405408 <ferror@plt+0x3948>  // b.any
  405404:	mov	w21, wzr
  405408:	mov	w0, w21
  40540c:	ldp	x20, x19, [sp, #48]
  405410:	ldp	x22, x21, [sp, #32]
  405414:	ldp	x24, x23, [sp, #16]
  405418:	ldp	x29, x30, [sp], #64
  40541c:	ret
  405420:	stp	x29, x30, [sp, #-64]!
  405424:	mov	x29, sp
  405428:	str	x23, [sp, #16]
  40542c:	stp	x22, x21, [sp, #32]
  405430:	stp	x20, x19, [sp, #48]
  405434:	str	xzr, [x29, #24]
  405438:	cbz	x0, 405528 <ferror@plt+0x3a68>
  40543c:	mov	w21, w3
  405440:	mov	x19, x2
  405444:	mov	x23, x1
  405448:	mov	x22, x0
  40544c:	str	w3, [x1]
  405450:	str	w3, [x2]
  405454:	bl	401a50 <__errno_location@plt>
  405458:	str	wzr, [x0]
  40545c:	ldrb	w8, [x22]
  405460:	mov	x20, x0
  405464:	cmp	w8, #0x3a
  405468:	b.ne	4054b0 <ferror@plt+0x39f0>  // b.any
  40546c:	add	x21, x22, #0x1
  405470:	add	x1, x29, #0x18
  405474:	mov	w2, #0xa                   	// #10
  405478:	mov	x0, x21
  40547c:	bl	401920 <strtol@plt>
  405480:	str	w0, [x19]
  405484:	ldr	w8, [x20]
  405488:	mov	w0, #0xffffffff            	// #-1
  40548c:	cbnz	w8, 405528 <ferror@plt+0x3a68>
  405490:	ldr	x8, [x29, #24]
  405494:	cbz	x8, 405528 <ferror@plt+0x3a68>
  405498:	cmp	x8, x21
  40549c:	mov	w0, #0xffffffff            	// #-1
  4054a0:	b.eq	405528 <ferror@plt+0x3a68>  // b.none
  4054a4:	ldrb	w8, [x8]
  4054a8:	cbz	w8, 405524 <ferror@plt+0x3a64>
  4054ac:	b	405528 <ferror@plt+0x3a68>
  4054b0:	add	x1, x29, #0x18
  4054b4:	mov	w2, #0xa                   	// #10
  4054b8:	mov	x0, x22
  4054bc:	bl	401920 <strtol@plt>
  4054c0:	str	w0, [x23]
  4054c4:	str	w0, [x19]
  4054c8:	ldr	x8, [x29, #24]
  4054cc:	mov	w0, #0xffffffff            	// #-1
  4054d0:	cmp	x8, x22
  4054d4:	b.eq	405528 <ferror@plt+0x3a68>  // b.none
  4054d8:	ldr	w9, [x20]
  4054dc:	cbnz	w9, 405528 <ferror@plt+0x3a68>
  4054e0:	cbz	x8, 405528 <ferror@plt+0x3a68>
  4054e4:	ldrb	w9, [x8]
  4054e8:	cmp	w9, #0x2d
  4054ec:	b.eq	405510 <ferror@plt+0x3a50>  // b.none
  4054f0:	cmp	w9, #0x3a
  4054f4:	b.ne	405524 <ferror@plt+0x3a64>  // b.any
  4054f8:	ldrb	w10, [x8, #1]
  4054fc:	cbz	w10, 405520 <ferror@plt+0x3a60>
  405500:	cmp	w9, #0x3a
  405504:	b.eq	405510 <ferror@plt+0x3a50>  // b.none
  405508:	cmp	w9, #0x2d
  40550c:	b.ne	405524 <ferror@plt+0x3a64>  // b.any
  405510:	add	x21, x8, #0x1
  405514:	str	xzr, [x29, #24]
  405518:	str	wzr, [x20]
  40551c:	b	405470 <ferror@plt+0x39b0>
  405520:	str	w21, [x19]
  405524:	mov	w0, wzr
  405528:	ldp	x20, x19, [sp, #48]
  40552c:	ldp	x22, x21, [sp, #32]
  405530:	ldr	x23, [sp, #16]
  405534:	ldp	x29, x30, [sp], #64
  405538:	ret
  40553c:	sub	sp, sp, #0x50
  405540:	stp	x20, x19, [sp, #64]
  405544:	mov	x20, x1
  405548:	mov	x19, x0
  40554c:	stp	x29, x30, [sp, #16]
  405550:	stp	x24, x23, [sp, #32]
  405554:	stp	x22, x21, [sp, #48]
  405558:	add	x29, sp, #0x10
  40555c:	mov	w0, wzr
  405560:	cbz	x20, 40562c <ferror@plt+0x3b6c>
  405564:	cbz	x19, 40562c <ferror@plt+0x3b6c>
  405568:	add	x1, sp, #0x8
  40556c:	mov	x0, x19
  405570:	bl	405644 <ferror@plt+0x3b84>
  405574:	mov	x21, x0
  405578:	mov	x1, sp
  40557c:	mov	x0, x20
  405580:	bl	405644 <ferror@plt+0x3b84>
  405584:	ldp	x24, x22, [sp]
  405588:	adds	x8, x24, x22
  40558c:	b.eq	4055b8 <ferror@plt+0x3af8>  // b.none
  405590:	mov	x23, x0
  405594:	cmp	x8, #0x1
  405598:	b.ne	4055e0 <ferror@plt+0x3b20>  // b.any
  40559c:	cbz	x21, 4055c4 <ferror@plt+0x3b04>
  4055a0:	ldrb	w8, [x21]
  4055a4:	cmp	w8, #0x2f
  4055a8:	b.ne	4055c4 <ferror@plt+0x3b04>  // b.any
  4055ac:	mov	w0, #0x1                   	// #1
  4055b0:	cbnz	w0, 405620 <ferror@plt+0x3b60>
  4055b4:	b	40555c <ferror@plt+0x3a9c>
  4055b8:	mov	w0, #0x1                   	// #1
  4055bc:	cbnz	w0, 405620 <ferror@plt+0x3b60>
  4055c0:	b	40555c <ferror@plt+0x3a9c>
  4055c4:	cbz	x23, 4055e0 <ferror@plt+0x3b20>
  4055c8:	ldrb	w8, [x23]
  4055cc:	cmp	w8, #0x2f
  4055d0:	b.ne	4055e0 <ferror@plt+0x3b20>  // b.any
  4055d4:	mov	w0, #0x1                   	// #1
  4055d8:	cbnz	w0, 405620 <ferror@plt+0x3b60>
  4055dc:	b	40555c <ferror@plt+0x3a9c>
  4055e0:	mov	w0, #0x3                   	// #3
  4055e4:	cbz	x21, 40560c <ferror@plt+0x3b4c>
  4055e8:	cbz	x23, 40560c <ferror@plt+0x3b4c>
  4055ec:	cmp	x22, x24
  4055f0:	b.ne	40560c <ferror@plt+0x3b4c>  // b.any
  4055f4:	mov	x0, x21
  4055f8:	mov	x1, x23
  4055fc:	mov	x2, x22
  405600:	bl	4017e0 <strncmp@plt>
  405604:	cbz	w0, 405614 <ferror@plt+0x3b54>
  405608:	mov	w0, #0x3                   	// #3
  40560c:	cbnz	w0, 405620 <ferror@plt+0x3b60>
  405610:	b	40555c <ferror@plt+0x3a9c>
  405614:	add	x19, x21, x22
  405618:	add	x20, x23, x24
  40561c:	cbz	w0, 40555c <ferror@plt+0x3a9c>
  405620:	cmp	w0, #0x3
  405624:	b.ne	40562c <ferror@plt+0x3b6c>  // b.any
  405628:	mov	w0, wzr
  40562c:	ldp	x20, x19, [sp, #64]
  405630:	ldp	x22, x21, [sp, #48]
  405634:	ldp	x24, x23, [sp, #32]
  405638:	ldp	x29, x30, [sp, #16]
  40563c:	add	sp, sp, #0x50
  405640:	ret
  405644:	mov	x8, x0
  405648:	str	xzr, [x1]
  40564c:	mov	x0, x8
  405650:	cbz	x8, 405698 <ferror@plt+0x3bd8>
  405654:	ldrb	w9, [x0]
  405658:	cmp	w9, #0x2f
  40565c:	b.ne	405670 <ferror@plt+0x3bb0>  // b.any
  405660:	mov	x8, x0
  405664:	ldrb	w10, [x8, #1]!
  405668:	cmp	w10, #0x2f
  40566c:	b.eq	40564c <ferror@plt+0x3b8c>  // b.none
  405670:	cbz	w9, 405694 <ferror@plt+0x3bd4>
  405674:	mov	w8, #0x1                   	// #1
  405678:	str	x8, [x1]
  40567c:	ldrb	w9, [x0, x8]
  405680:	cbz	w9, 405698 <ferror@plt+0x3bd8>
  405684:	cmp	w9, #0x2f
  405688:	b.eq	405698 <ferror@plt+0x3bd8>  // b.none
  40568c:	add	x8, x8, #0x1
  405690:	b	405678 <ferror@plt+0x3bb8>
  405694:	mov	x0, xzr
  405698:	ret
  40569c:	stp	x29, x30, [sp, #-64]!
  4056a0:	orr	x8, x0, x1
  4056a4:	stp	x24, x23, [sp, #16]
  4056a8:	stp	x22, x21, [sp, #32]
  4056ac:	stp	x20, x19, [sp, #48]
  4056b0:	mov	x29, sp
  4056b4:	cbz	x8, 4056e8 <ferror@plt+0x3c28>
  4056b8:	mov	x19, x1
  4056bc:	mov	x22, x0
  4056c0:	mov	x20, x2
  4056c4:	cbz	x0, 4056fc <ferror@plt+0x3c3c>
  4056c8:	cbz	x19, 405710 <ferror@plt+0x3c50>
  4056cc:	mov	x0, x22
  4056d0:	bl	4016b0 <strlen@plt>
  4056d4:	mvn	x8, x0
  4056d8:	cmp	x8, x20
  4056dc:	b.cs	405718 <ferror@plt+0x3c58>  // b.hs, b.nlast
  4056e0:	mov	x21, xzr
  4056e4:	b	405754 <ferror@plt+0x3c94>
  4056e8:	adrp	x0, 406000 <ferror@plt+0x4540>
  4056ec:	add	x0, x0, #0x2c2
  4056f0:	bl	401850 <strdup@plt>
  4056f4:	mov	x21, x0
  4056f8:	b	405754 <ferror@plt+0x3c94>
  4056fc:	mov	x0, x19
  405700:	mov	x1, x20
  405704:	bl	401990 <strndup@plt>
  405708:	mov	x21, x0
  40570c:	b	405754 <ferror@plt+0x3c94>
  405710:	mov	x0, x22
  405714:	b	4056f0 <ferror@plt+0x3c30>
  405718:	add	x24, x0, x20
  40571c:	mov	x23, x0
  405720:	add	x0, x24, #0x1
  405724:	bl	4017c0 <malloc@plt>
  405728:	mov	x21, x0
  40572c:	cbz	x0, 405754 <ferror@plt+0x3c94>
  405730:	mov	x0, x21
  405734:	mov	x1, x22
  405738:	mov	x2, x23
  40573c:	bl	401680 <memcpy@plt>
  405740:	add	x0, x21, x23
  405744:	mov	x1, x19
  405748:	mov	x2, x20
  40574c:	bl	401680 <memcpy@plt>
  405750:	strb	wzr, [x21, x24]
  405754:	mov	x0, x21
  405758:	ldp	x20, x19, [sp, #48]
  40575c:	ldp	x22, x21, [sp, #32]
  405760:	ldp	x24, x23, [sp, #16]
  405764:	ldp	x29, x30, [sp], #64
  405768:	ret
  40576c:	stp	x29, x30, [sp, #-32]!
  405770:	stp	x20, x19, [sp, #16]
  405774:	mov	x19, x1
  405778:	mov	x20, x0
  40577c:	mov	x29, sp
  405780:	cbz	x1, 405794 <ferror@plt+0x3cd4>
  405784:	mov	x0, x19
  405788:	bl	4016b0 <strlen@plt>
  40578c:	mov	x2, x0
  405790:	b	405798 <ferror@plt+0x3cd8>
  405794:	mov	x2, xzr
  405798:	mov	x0, x20
  40579c:	mov	x1, x19
  4057a0:	bl	40569c <ferror@plt+0x3bdc>
  4057a4:	ldp	x20, x19, [sp, #16]
  4057a8:	ldp	x29, x30, [sp], #32
  4057ac:	ret
  4057b0:	sub	sp, sp, #0x120
  4057b4:	stp	x29, x30, [sp, #256]
  4057b8:	add	x29, sp, #0x100
  4057bc:	add	x9, sp, #0x80
  4057c0:	mov	x10, sp
  4057c4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4057c8:	add	x8, x29, #0x20
  4057cc:	movk	x11, #0xff80, lsl #32
  4057d0:	add	x9, x9, #0x30
  4057d4:	add	x10, x10, #0x80
  4057d8:	stp	x8, x9, [x29, #-32]
  4057dc:	stp	x10, x11, [x29, #-16]
  4057e0:	stp	q1, q2, [sp, #16]
  4057e4:	str	q0, [sp]
  4057e8:	ldp	q0, q1, [x29, #-32]
  4057ec:	stp	x28, x19, [sp, #272]
  4057f0:	mov	x19, x0
  4057f4:	stp	x2, x3, [sp, #128]
  4057f8:	sub	x0, x29, #0x28
  4057fc:	sub	x2, x29, #0x50
  405800:	stp	x4, x5, [sp, #144]
  405804:	stp	x6, x7, [sp, #160]
  405808:	stp	q3, q4, [sp, #48]
  40580c:	stp	q5, q6, [sp, #80]
  405810:	str	q7, [sp, #112]
  405814:	stp	q0, q1, [x29, #-80]
  405818:	bl	401980 <vasprintf@plt>
  40581c:	tbnz	w0, #31, 405844 <ferror@plt+0x3d84>
  405820:	ldur	x1, [x29, #-40]
  405824:	sxtw	x2, w0
  405828:	mov	x0, x19
  40582c:	bl	40569c <ferror@plt+0x3bdc>
  405830:	ldur	x8, [x29, #-40]
  405834:	mov	x19, x0
  405838:	mov	x0, x8
  40583c:	bl	401940 <free@plt>
  405840:	b	405848 <ferror@plt+0x3d88>
  405844:	mov	x19, xzr
  405848:	mov	x0, x19
  40584c:	ldp	x28, x19, [sp, #272]
  405850:	ldp	x29, x30, [sp, #256]
  405854:	add	sp, sp, #0x120
  405858:	ret
  40585c:	stp	x29, x30, [sp, #-80]!
  405860:	stp	x24, x23, [sp, #32]
  405864:	stp	x22, x21, [sp, #48]
  405868:	stp	x20, x19, [sp, #64]
  40586c:	ldr	x19, [x0]
  405870:	str	x25, [sp, #16]
  405874:	mov	x29, sp
  405878:	ldrb	w8, [x19]
  40587c:	cbz	w8, 40597c <ferror@plt+0x3ebc>
  405880:	mov	x20, x0
  405884:	mov	x22, x1
  405888:	mov	x0, x19
  40588c:	mov	x1, x2
  405890:	mov	w23, w3
  405894:	mov	x21, x2
  405898:	bl	4019a0 <strspn@plt>
  40589c:	add	x19, x19, x0
  4058a0:	ldrb	w8, [x19]
  4058a4:	cbz	x8, 405978 <ferror@plt+0x3eb8>
  4058a8:	cbz	w23, 405930 <ferror@plt+0x3e70>
  4058ac:	cmp	w8, #0x3f
  4058b0:	b.hi	405948 <ferror@plt+0x3e88>  // b.pmore
  4058b4:	mov	w9, #0x1                   	// #1
  4058b8:	lsl	x8, x9, x8
  4058bc:	mov	x9, #0x1                   	// #1
  4058c0:	movk	x9, #0x84, lsl #32
  4058c4:	and	x8, x8, x9
  4058c8:	cbz	x8, 405948 <ferror@plt+0x3e88>
  4058cc:	mov	x23, x19
  4058d0:	ldrb	w25, [x23], #1
  4058d4:	add	x1, x29, #0x1c
  4058d8:	strb	wzr, [x29, #29]
  4058dc:	mov	x0, x23
  4058e0:	strb	w25, [x29, #28]
  4058e4:	bl	4059b4 <ferror@plt+0x3ef4>
  4058e8:	str	x0, [x22]
  4058ec:	add	x8, x0, x19
  4058f0:	ldrb	w9, [x8, #1]
  4058f4:	mov	w8, wzr
  4058f8:	cbz	w9, 4059a0 <ferror@plt+0x3ee0>
  4058fc:	cmp	w9, w25
  405900:	b.ne	4059a0 <ferror@plt+0x3ee0>  // b.any
  405904:	add	x8, x0, x19
  405908:	ldrsb	w1, [x8, #2]
  40590c:	mov	x24, x0
  405910:	cbz	w1, 405920 <ferror@plt+0x3e60>
  405914:	mov	x0, x21
  405918:	bl	4019b0 <strchr@plt>
  40591c:	cbz	x0, 40599c <ferror@plt+0x3edc>
  405920:	add	x8, x19, x24
  405924:	add	x19, x8, #0x2
  405928:	mov	w8, #0x1                   	// #1
  40592c:	b	4059a4 <ferror@plt+0x3ee4>
  405930:	mov	x0, x19
  405934:	mov	x1, x21
  405938:	bl	401a10 <strcspn@plt>
  40593c:	str	x0, [x22]
  405940:	add	x22, x19, x0
  405944:	b	405970 <ferror@plt+0x3eb0>
  405948:	mov	x0, x19
  40594c:	mov	x1, x21
  405950:	bl	4059b4 <ferror@plt+0x3ef4>
  405954:	str	x0, [x22]
  405958:	add	x22, x19, x0
  40595c:	ldrsb	w1, [x22]
  405960:	cbz	w1, 405970 <ferror@plt+0x3eb0>
  405964:	mov	x0, x21
  405968:	bl	4019b0 <strchr@plt>
  40596c:	cbz	x0, 405978 <ferror@plt+0x3eb8>
  405970:	str	x22, [x20]
  405974:	b	405980 <ferror@plt+0x3ec0>
  405978:	str	x19, [x20]
  40597c:	mov	x19, xzr
  405980:	mov	x0, x19
  405984:	ldp	x20, x19, [sp, #64]
  405988:	ldp	x22, x21, [sp, #48]
  40598c:	ldp	x24, x23, [sp, #32]
  405990:	ldr	x25, [sp, #16]
  405994:	ldp	x29, x30, [sp], #80
  405998:	ret
  40599c:	mov	w8, wzr
  4059a0:	mov	x23, x19
  4059a4:	str	x19, [x20]
  4059a8:	mov	x19, x23
  4059ac:	tbz	w8, #0, 40597c <ferror@plt+0x3ebc>
  4059b0:	b	405980 <ferror@plt+0x3ec0>
  4059b4:	stp	x29, x30, [sp, #-48]!
  4059b8:	stp	x22, x21, [sp, #16]
  4059bc:	stp	x20, x19, [sp, #32]
  4059c0:	ldrb	w8, [x0]
  4059c4:	mov	x29, sp
  4059c8:	cbz	w8, 405a18 <ferror@plt+0x3f58>
  4059cc:	mov	x19, x1
  4059d0:	mov	x22, xzr
  4059d4:	mov	w20, wzr
  4059d8:	add	x21, x0, #0x1
  4059dc:	b	405a00 <ferror@plt+0x3f40>
  4059e0:	sxtb	w1, w8
  4059e4:	mov	x0, x19
  4059e8:	bl	4019b0 <strchr@plt>
  4059ec:	cbnz	x0, 405a24 <ferror@plt+0x3f64>
  4059f0:	mov	w20, wzr
  4059f4:	ldrb	w8, [x21, x22]
  4059f8:	add	x22, x22, #0x1
  4059fc:	cbz	w8, 405a24 <ferror@plt+0x3f64>
  405a00:	cbnz	w20, 4059f0 <ferror@plt+0x3f30>
  405a04:	and	w9, w8, #0xff
  405a08:	cmp	w9, #0x5c
  405a0c:	b.ne	4059e0 <ferror@plt+0x3f20>  // b.any
  405a10:	mov	w20, #0x1                   	// #1
  405a14:	b	4059f4 <ferror@plt+0x3f34>
  405a18:	mov	w20, wzr
  405a1c:	mov	w22, wzr
  405a20:	b	405a24 <ferror@plt+0x3f64>
  405a24:	sub	w8, w22, w20
  405a28:	ldp	x20, x19, [sp, #32]
  405a2c:	ldp	x22, x21, [sp, #16]
  405a30:	sxtw	x0, w8
  405a34:	ldp	x29, x30, [sp], #48
  405a38:	ret
  405a3c:	stp	x29, x30, [sp, #-32]!
  405a40:	str	x19, [sp, #16]
  405a44:	mov	x19, x0
  405a48:	mov	x29, sp
  405a4c:	mov	x0, x19
  405a50:	bl	401810 <fgetc@plt>
  405a54:	cmn	w0, #0x1
  405a58:	b.eq	405a6c <ferror@plt+0x3fac>  // b.none
  405a5c:	cmp	w0, #0xa
  405a60:	b.ne	405a4c <ferror@plt+0x3f8c>  // b.any
  405a64:	mov	w0, wzr
  405a68:	b	405a70 <ferror@plt+0x3fb0>
  405a6c:	mov	w0, #0x1                   	// #1
  405a70:	ldr	x19, [sp, #16]
  405a74:	ldp	x29, x30, [sp], #32
  405a78:	ret
  405a7c:	nop
  405a80:	stp	x29, x30, [sp, #-64]!
  405a84:	mov	x29, sp
  405a88:	stp	x19, x20, [sp, #16]
  405a8c:	adrp	x20, 416000 <ferror@plt+0x14540>
  405a90:	add	x20, x20, #0xdf0
  405a94:	stp	x21, x22, [sp, #32]
  405a98:	adrp	x21, 416000 <ferror@plt+0x14540>
  405a9c:	add	x21, x21, #0xde8
  405aa0:	sub	x20, x20, x21
  405aa4:	mov	w22, w0
  405aa8:	stp	x23, x24, [sp, #48]
  405aac:	mov	x23, x1
  405ab0:	mov	x24, x2
  405ab4:	bl	401648 <memcpy@plt-0x38>
  405ab8:	cmp	xzr, x20, asr #3
  405abc:	b.eq	405ae8 <ferror@plt+0x4028>  // b.none
  405ac0:	asr	x20, x20, #3
  405ac4:	mov	x19, #0x0                   	// #0
  405ac8:	ldr	x3, [x21, x19, lsl #3]
  405acc:	mov	x2, x24
  405ad0:	add	x19, x19, #0x1
  405ad4:	mov	x1, x23
  405ad8:	mov	w0, w22
  405adc:	blr	x3
  405ae0:	cmp	x20, x19
  405ae4:	b.ne	405ac8 <ferror@plt+0x4008>  // b.any
  405ae8:	ldp	x19, x20, [sp, #16]
  405aec:	ldp	x21, x22, [sp, #32]
  405af0:	ldp	x23, x24, [sp, #48]
  405af4:	ldp	x29, x30, [sp], #64
  405af8:	ret
  405afc:	nop
  405b00:	ret
  405b04:	nop
  405b08:	adrp	x2, 417000 <ferror@plt+0x15540>
  405b0c:	mov	x1, #0x0                   	// #0
  405b10:	ldr	x2, [x2, #560]
  405b14:	b	401740 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405b18 <.fini>:
  405b18:	stp	x29, x30, [sp, #-16]!
  405b1c:	mov	x29, sp
  405b20:	ldp	x29, x30, [sp], #16
  405b24:	ret
