From ecfbc81e181fedb71def5a326dd4df67812cad1c Mon Sep 17 00:00:00 2001
From: Chen Liangjun <b36089@freescale.com>
Date: Wed, 24 Oct 2012 12:46:53 +0800
Subject: ENGR00230920-3 HDMI AUIDO: export symbol in HDMI core driver

Export symbol in HDMI core driver to support HDMI AUDIO codec driver's
loadable module build.

Signed-off-by: Chen Liangjun <b36089@freescale.com>
---
 drivers/mfd/mxc-hdmi-core.c |   21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/drivers/mfd/mxc-hdmi-core.c b/drivers/mfd/mxc-hdmi-core.c
index a07db1b..9cad112 100644
--- a/drivers/mfd/mxc-hdmi-core.c
+++ b/drivers/mfd/mxc-hdmi-core.c
@@ -83,6 +83,7 @@ unsigned int hdmi_set_cable_state(unsigned int state)
 		substream->ops->trigger(substream, SNDRV_PCM_TRIGGER_START);
 	return 0;
 }
+EXPORT_SYMBOL(hdmi_set_cable_state);
 
 unsigned int hdmi_set_blank_state(unsigned int state)
 {
@@ -98,6 +99,7 @@ unsigned int hdmi_set_blank_state(unsigned int state)
 
 	return 0;
 }
+EXPORT_SYMBOL(hdmi_set_blank_state);
 
 static void hdmi_audio_abort_stream(struct snd_pcm_substream *substream)
 {
@@ -121,6 +123,7 @@ int mxc_hdmi_abort_stream(void)
 
 	return 0;
 }
+EXPORT_SYMBOL(mxc_hdmi_abort_stream);
 
 int check_hdmi_state(void)
 {
@@ -137,6 +140,7 @@ int check_hdmi_state(void)
 
 	return ret;
 }
+EXPORT_SYMBOL(check_hdmi_state);
 
 int mxc_hdmi_register_audio(struct snd_pcm_substream *substream)
 {
@@ -160,6 +164,7 @@ int mxc_hdmi_register_audio(struct snd_pcm_substream *substream)
 
 	return ret;
 }
+EXPORT_SYMBOL(mxc_hdmi_register_audio);
 
 void mxc_hdmi_unregister_audio(struct snd_pcm_substream *substream)
 {
@@ -169,6 +174,7 @@ void mxc_hdmi_unregister_audio(struct snd_pcm_substream *substream)
 	hdmi_audio_stream_playback = NULL;
 	spin_unlock_irqrestore(&hdmi_audio_lock, flags);
 }
+EXPORT_SYMBOL(mxc_hdmi_unregister_audio);
 
 u8 hdmi_readb(unsigned int reg)
 {
@@ -180,6 +186,7 @@ u8 hdmi_readb(unsigned int reg)
 
 	return value;
 }
+EXPORT_SYMBOL(hdmi_readb);
 
 #ifdef DEBUG
 static bool overflow_lo;
@@ -208,6 +215,7 @@ bool hdmi_check_overflow(void)
 	return false;
 }
 #endif
+EXPORT_SYMBOL(hdmi_check_overflow);
 
 void hdmi_writeb(u8 value, unsigned int reg)
 {
@@ -216,6 +224,7 @@ void hdmi_writeb(u8 value, unsigned int reg)
 	__raw_writeb(value, hdmi_base + reg);
 	hdmi_check_overflow();
 }
+EXPORT_SYMBOL(hdmi_writeb);
 
 void hdmi_mask_writeb(u8 data, unsigned int reg, u8 shift, u8 mask)
 {
@@ -223,6 +232,7 @@ void hdmi_mask_writeb(u8 data, unsigned int reg, u8 shift, u8 mask)
 	value |= (data << shift) & mask;
 	hdmi_writeb(value, reg);
 }
+EXPORT_SYMBOL(hdmi_mask_writeb);
 
 unsigned int hdmi_read4(unsigned int reg)
 {
@@ -232,6 +242,7 @@ unsigned int hdmi_read4(unsigned int reg)
 		(hdmi_readb(reg + 1) << 8) |
 		hdmi_readb(reg);
 }
+EXPORT_SYMBOL(hdmi_read4);
 
 void hdmi_write4(unsigned int value, unsigned int reg)
 {
@@ -241,6 +252,7 @@ void hdmi_write4(unsigned int value, unsigned int reg)
 	hdmi_writeb((value >> 16) & 0xff, reg + 2);
 	hdmi_writeb((value >> 24) & 0xff, reg + 3);
 }
+EXPORT_SYMBOL(hdmi_write4);
 
 static void initialize_hdmi_ih_mutes(void)
 {
@@ -509,6 +521,7 @@ unsigned int hdmi_SDMA_check(void)
 	return (mx6q_revision() > IMX_CHIP_REVISION_1_1) ||
 			(mx6dl_revision() > IMX_CHIP_REVISION_1_0);
 }
+EXPORT_SYMBOL(hdmi_SDMA_check);
 
 /* Need to run this before phy is enabled the first time to prevent
  * overflow condition in HDMI_IH_FC_STAT2 */
@@ -519,6 +532,7 @@ void hdmi_init_clk_regenerator(void)
 		hdmi_set_clk_regenerator();
 	}
 }
+EXPORT_SYMBOL(hdmi_init_clk_regenerator);
 
 void hdmi_clk_regenerator_update_pixel_clock(u32 pixclock)
 {
@@ -527,17 +541,20 @@ void hdmi_clk_regenerator_update_pixel_clock(u32 pixclock)
 	pixel_clk_rate = PICOS2KHZ(pixclock) * 1000UL;
 	hdmi_set_clk_regenerator();
 }
+EXPORT_SYMBOL(hdmi_clk_regenerator_update_pixel_clock);
 
 void hdmi_set_dma_mode(unsigned int dma_running)
 {
 	hdmi_dma_running = dma_running;
 	hdmi_set_clk_regenerator();
 }
+EXPORT_SYMBOL(hdmi_set_dma_mode);
 
 void hdmi_set_sample_rate(unsigned int rate)
 {
 	sample_rate = rate;
 }
+EXPORT_SYMBOL(hdmi_set_sample_rate);
 
 void hdmi_set_edid_cfg(struct mxc_edid_cfg *cfg)
 {
@@ -547,6 +564,7 @@ void hdmi_set_edid_cfg(struct mxc_edid_cfg *cfg)
 	memcpy(&hdmi_core_edid_cfg, cfg, sizeof(struct mxc_edid_cfg));
 	spin_unlock_irqrestore(&edid_spinlock, flags);
 }
+EXPORT_SYMBOL(hdmi_set_edid_cfg);
 
 void hdmi_get_edid_cfg(struct mxc_edid_cfg *cfg)
 {
@@ -556,16 +574,19 @@ void hdmi_get_edid_cfg(struct mxc_edid_cfg *cfg)
 	memcpy(cfg, &hdmi_core_edid_cfg, sizeof(struct mxc_edid_cfg));
 	spin_unlock_irqrestore(&edid_spinlock, flags);
 }
+EXPORT_SYMBOL(hdmi_get_edid_cfg);
 
 void hdmi_set_registered(int registered)
 {
 	hdmi_core_init = registered;
 }
+EXPORT_SYMBOL(hdmi_set_registered);
 
 int hdmi_get_registered(void)
 {
 	return hdmi_core_init;
 }
+EXPORT_SYMBOL(hdmi_get_registered);
 
 static int mxc_hdmi_core_probe(struct platform_device *pdev)
 {
-- 
1.7.9.5

