// Seed: 211058732
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_4, id_5;
  module_0(); id_6 :
  assert property (@(posedge 1'b0) 1);
  assign id_4 = 1;
  supply0 id_7, id_8 = 1;
  and (id_3, id_4, id_5);
endmodule
module module_2 (
    input tri1 id_0,
    inout wor id_1,
    input supply1 id_2,
    output uwire id_3
);
  wand id_5;
  tri0 id_6, id_7;
  uwire id_8;
  reg id_9, id_10, id_11;
  assign id_9 = id_10;
  id_12 :
  assert property (@(posedge 1) id_5) id_9 = id_7 & {1, 1};
  else forever if (1) id_9 <= id_8 >> id_10 * id_1;
  module_0();
  wire id_13;
  assign id_8 = 1'b0;
  wire id_14;
endmodule
