

================================================================
== Vitis HLS Report for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2'
================================================================
* Date:           Wed Jan 17 08:24:18 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       44|  50.000 ns|  0.440 us|    5|   44|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_61_2  |        3|       41|         2|          2|          1|  1 ~ 20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln71"   --->   Operation 7 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln62_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln62"   --->   Operation 8 'read' 'add_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i7 %sext_ln71_read"   --->   Operation 9 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_25 = load i5 %i" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 12 'load' 'i_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.97ns)   --->   "%icmp_ln61 = icmp_ult  i5 %i_25, i5 20" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 14 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.02ns)   --->   "%add_ln61 = add i5 %i_25, i5 1" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 16 'add' 'add_ln61' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.loopexit23.loopexit.exitStub, void %.split39" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 17 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %i_25" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 18 'zext' 'zext_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%add_ln62_1 = add i11 %add_ln62_read, i11 %zext_ln62" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 19 'add' 'add_ln62_1' <Predicate = (icmp_ln61)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i11 %add_ln62_1" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 20 'zext' 'zext_ln62_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dependency_successor_values_addr = getelementptr i8 %dependency_successor_values, i64 0, i64 %zext_ln62_1" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 21 'getelementptr' 'dependency_successor_values_addr' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.77ns)   --->   "%dependency_successor_values_load = load i11 %dependency_successor_values_addr" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 22 'load' 'dependency_successor_values_load' <Predicate = (icmp_ln61)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56" [DynMap/DynMap_4HLS.cpp:60]   --->   Operation 23 'specloopname' 'specloopname_ln60' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (2.77ns)   --->   "%dependency_successor_values_load = load i11 %dependency_successor_values_addr" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 24 'load' 'dependency_successor_values_load' <Predicate = (icmp_ln61)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_3 : Operation 25 [1/1] (1.31ns)   --->   "%icmp_ln62 = icmp_eq  i8 %dependency_successor_values_load, i8 %sext_ln71_cast" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 25 'icmp' 'icmp_ln62' <Predicate = (icmp_ln61)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void, void %.exitStub" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 26 'br' 'br_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 %add_ln61, i5 %i" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 27 'store' 'store_ln61' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.29>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln62_1_out, i11 %add_ln62_1" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 29 'write' 'write_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 30 'br' 'br_ln0' <Predicate = (icmp_ln61)> <Delay = 1.29>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.loopexit23.loopexit.exitStub, i1 0, void %.exitStub"   --->   Operation 31 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 33 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [9]  (1.3 ns)

 <State 2>: 4.25ns
The critical path consists of the following:
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:61) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln62_1', DynMap/DynMap_4HLS.cpp:62) [20]  (1.48 ns)
	'getelementptr' operation ('dependency_successor_values_addr', DynMap/DynMap_4HLS.cpp:62) [22]  (0 ns)
	'load' operation ('dependency_successor_values_load', DynMap/DynMap_4HLS.cpp:62) on array 'dependency_successor_values' [24]  (2.77 ns)

 <State 3>: 5.38ns
The critical path consists of the following:
	'load' operation ('dependency_successor_values_load', DynMap/DynMap_4HLS.cpp:62) on array 'dependency_successor_values' [24]  (2.77 ns)
	'icmp' operation ('icmp_ln62', DynMap/DynMap_4HLS.cpp:62) [25]  (1.31 ns)
	blocking operation 1.3 ns on control path)

 <State 4>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [36]  (1.3 ns)
	'phi' operation ('UnifiedRetVal') [36]  (0 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [36]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
