// Seed: 3057089692
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  type_3(
      1'b0 & id_1, 1, id_1, 1'b0 - (1)
  ); type_4(
      id_0, id_0 - id_0
  );
endmodule
