<html><body>
<pre>
 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: Arithmetic_component                Date:  4-18-2023,  2:46PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
8  /36  ( 22%) 29  /180  ( 16%) 16 /108 ( 15%)   0  /36  (  0%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           7/18       11/54       23/90       2/17
FB2           1/18        5/54        6/90       9/17
             -----       -----       -----      -----    
              8/36       16/108      29/180     11/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    10      28
Output        :    3           3    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 8 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Arithmetic_component.ise'.
*************************  Summary of Mapped Logic  ************************

** 3 Outputs **

Signal                                                                                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                         Pts   Inps          No.  Type    Use     Mode Rate State
Y<0>                                                                                         5     4     FB1_4   42   I/O     O       LOW  FAST 
Y<1>                                                                                         4     6     FB1_11  7    I/O     O       LOW  FAST 
Y<2>                                                                                         6     5     FB2_4   37   I/O     O       LOW  FAST 

** 5 Buried Nodes **

Signal                                                                                       Total Total Loc     Pwr  Reg Init
Name                                                                                         Pts   Inps          Mode State
Y_mux0002<0>/Y_mux0002<0>_D2                                                                 2     3     FB1_14  LOW  
Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D                    2     3     FB1_15  LOW  
Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D  2     2     FB1_16  LOW  
Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D  3     4     FB1_17  LOW  
Maddsub_Y_addsub0000__or0001/Maddsub_Y_addsub0000__or0001_D2                                 5     5     FB1_18  LOW  

** 8 Inputs **

Signal                                                                                       Loc     Pin  Pin     Pin     
Name                                                                                                 No.  Type    Use     
B<2>                                                                                         FB2_1   39   I/O     I
A<0>                                                                                         FB2_6   33   GSR/I/O I
Sel<1>                                                                                       FB2_7   32   I/O     I
A<2>                                                                                         FB2_8   31   I/O     I
Sel<0>                                                                                       FB2_11  28   I/O     I
A<1>                                                                                         FB2_14  22   I/O     I
B<0>                                                                                         FB2_15  21   I/O     I
B<1>                                                                                         FB2_16  20   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     
(unused)              0       0     0   5     FB1_2   41    I/O     
(unused)              0       0     0   5     FB1_3   43    GCK/I/O 
Y<0>                  5       0     0   0     FB1_4   42    I/O     O
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
(unused)              0       0     0   5     FB1_9   5     I/O     
(unused)              0       0     0   5     FB1_10  6     I/O     
Y<1>                  4       0     0   1     FB1_11  7     I/O     O
(unused)              0       0     0   5     FB1_12  8     I/O     
(unused)              0       0     0   5     FB1_13  12    I/O     
Y_mux0002<0>/Y_mux0002<0>_D2
                      2       0     0   3     FB1_14  13    I/O     (b)
Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D
                      2       0     0   3     FB1_15  14    I/O     (b)
Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D
                      2       0     0   3     FB1_16  16    I/O     (b)
Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D
                      3       0     0   2     FB1_17  18    I/O     (b)
Maddsub_Y_addsub0000__or0001/Maddsub_Y_addsub0000__or0001_D2
                      5       0     0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               5: B<1>                                                                                          9: Sel<0> 
  2: A<1>               6: Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D  10: Sel<1> 
  3: A<2>               7: Maddsub_Y_addsub0000__or0001/Maddsub_Y_addsub0000__or0001_D2                                 11: Y_mux0002<0>/Y_mux0002<0>_D2 
  4: B<0>               8: Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D                   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Y<0>                 X.......XXX............................. 4
Y<1>                 .X...XXXXX.............................. 6
Y_mux0002<0>/Y_mux0002<0>_D2 
                     ...X....XX.............................. 3
Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D 
                     ....X...XX.............................. 3
Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D 
                     ..X...X................................. 2
Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D 
                     XX.......XX............................. 4
Maddsub_Y_addsub0000__or0001/Maddsub_Y_addsub0000__or0001_D2 
                     XX.....X.XX............................. 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     I
(unused)              0       0     0   5     FB2_2   38    I/O     
(unused)              0       0   \/1   4     FB2_3   36    GTS/I/O (b)
Y<2>                  6       1<-   0   0     FB2_4   37    I/O     O
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
(unused)              0       0     0   5     FB2_6   33    GSR/I/O I
(unused)              0       0     0   5     FB2_7   32    I/O     I
(unused)              0       0     0   5     FB2_8   31    I/O     I
(unused)              0       0     0   5     FB2_9   30    I/O     
(unused)              0       0     0   5     FB2_10  29    I/O     
(unused)              0       0     0   5     FB2_11  28    I/O     I
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     
(unused)              0       0     0   5     FB2_14  22    I/O     I
(unused)              0       0     0   5     FB2_15  21    I/O     I
(unused)              0       0     0   5     FB2_16  20    I/O     I
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: A<2>               3: Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D   5: Sel<1> 
  2: B<2>               4: Sel<0>                                                                                      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Y<2>                 XXXXX................................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********




Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D <= NOT (A(1)
	 XOR 
Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D <= NOT (((Sel(1) AND Y_mux0002(0)/Y_mux0002(0)_D2)
	OR (NOT A(0) AND NOT Y_mux0002(0)/Y_mux0002(0)_D2)));


Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D <= A(2)
	 XOR 
Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D <= Maddsub_Y_addsub0000__or0001/Maddsub_Y_addsub0000__or0001_D2;


Maddsub_Y_addsub0000__or0001/Maddsub_Y_addsub0000__or0001_D2 <= ((A(1) AND 
	NOT Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D)
	OR (NOT Sel(1) AND A(1) AND Y_mux0002(0)/Y_mux0002(0)_D2)
	OR (NOT Sel(1) AND Y_mux0002(0)/Y_mux0002(0)_D2 AND 
	NOT Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D)
	OR (A(1) AND A(0) AND NOT Y_mux0002(0)/Y_mux0002(0)_D2)
	OR (A(0) AND NOT Y_mux0002(0)/Y_mux0002(0)_D2 AND 
	NOT Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D));


Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D <= ((Sel(1) AND NOT Sel(0) AND NOT B(1))
	OR (NOT Sel(1) AND Sel(0) AND B(1)));


Y(0) <= NOT (((Sel(1) AND A(0) AND NOT Y_mux0002(0)/Y_mux0002(0)_D2)
	OR (Sel(0) AND A(0) AND NOT Y_mux0002(0)/Y_mux0002(0)_D2)
	OR (Sel(1) AND NOT Sel(0) AND NOT A(0) AND 
	Y_mux0002(0)/Y_mux0002(0)_D2)
	OR (NOT Sel(1) AND Sel(0) AND NOT A(0) AND 
	Y_mux0002(0)/Y_mux0002(0)_D2)
	OR (NOT Sel(1) AND NOT Sel(0) AND NOT A(0) AND 
	NOT Y_mux0002(0)/Y_mux0002(0)_D2)));


Y(1) <= ((
	Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D AND 
	NOT Maddsub_Y_addsub0000__or0001/Maddsub_Y_addsub0000__or0001_D2)
	OR (Sel(1) AND 
	NOT Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D AND 
	NOT Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D)
	OR (NOT Sel(1) AND NOT Sel(0) AND A(1))
	OR (Sel(0) AND 
	NOT Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D AND 
	NOT Maddsub_Y_addsub0000_or0001_xor0000/Maddsub_Y_addsub0000_or0001_xor0000_D));


Y(2) <= ((NOT Sel(1) AND Sel(0) AND B(2) AND 
	Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D)
	OR (Sel(1) AND Sel(0) AND 
	NOT Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D)
	OR (Sel(1) AND B(2) AND 
	NOT Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D)
	OR (NOT Sel(1) AND NOT Sel(0) AND A(2))
	OR (Sel(0) AND NOT B(2) AND 
	NOT Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D)
	OR (Sel(1) AND NOT Sel(0) AND NOT B(2) AND 
	Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D));


Y_mux0002(0)/Y_mux0002(0)_D2 <= ((Sel(1) AND NOT Sel(0) AND NOT B(0))
	OR (NOT Sel(1) AND Sel(0) AND NOT B(0)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 KPR                              28 Sel<0>                        
  7 Y<1>                             29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 A<2>                          
 10 TMS                              32 Sel<1>                        
 11 TCK                              33 A<0>                          
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 Y<2>                          
 16 KPR                              38 KPR                           
 17 GND                              39 B<2>                          
 18 KPR                              40 KPR                           
 19 KPR                              41 KPR                           
 20 B<1>                             42 Y<0>                          
 21 B<0>                             43 KPR                           
 22 A<1>                             44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
