<!DOCTYPE html>
<html lang="en-us">

<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<meta http-equiv="X-UA-Compatible" content="ie=edge">
	<meta name="theme-color" content="#494f5c">
	<meta name="msapplication-TileColor" content="#494f5c">
<meta itemprop="name" content="Intel SGX Protection Mechanism">
<meta itemprop="description" content="All Figure numbers are same with those in the paper.
Glossary  PMH: Page Miss Handler. MMU: Memory Management Unit. TLB: Translation Look-aside Buffer. FSM: Finite State Machine. EPC: Enclave Page Cache. EPCM: Enclave Page Cache Map. PRM: Processor Reserved Memory. ELRANGE: Enclave Linear Address Range.  Address Translation Concepts  Section 2.5.1 Address Translation Concepts
 System software relies on the CPU&rsquo;s address translation mechanism for implementing isolation among less privileged pieces of software.">
<meta itemprop="datePublished" content="2017-04-03T14:09:50+09:00" />
<meta itemprop="dateModified" content="2017-04-03T14:09:50+09:00" />
<meta itemprop="wordCount" content="1080">



<meta itemprop="keywords" content="research,sgx," />
<meta property="og:title" content="Intel SGX Protection Mechanism" />
<meta property="og:description" content="All Figure numbers are same with those in the paper.
Glossary  PMH: Page Miss Handler. MMU: Memory Management Unit. TLB: Translation Look-aside Buffer. FSM: Finite State Machine. EPC: Enclave Page Cache. EPCM: Enclave Page Cache Map. PRM: Processor Reserved Memory. ELRANGE: Enclave Linear Address Range.  Address Translation Concepts  Section 2.5.1 Address Translation Concepts
 System software relies on the CPU&rsquo;s address translation mechanism for implementing isolation among less privileged pieces of software." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://insujang.github.io/2017-04-03/intel-sgx-protection-mechanism/" />
<meta property="article:published_time" content="2017-04-03T14:09:50+09:00" />
<meta property="article:modified_time" content="2017-04-03T14:09:50+09:00" />
<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Intel SGX Protection Mechanism"/>
<meta name="twitter:description" content="All Figure numbers are same with those in the paper.
Glossary  PMH: Page Miss Handler. MMU: Memory Management Unit. TLB: Translation Look-aside Buffer. FSM: Finite State Machine. EPC: Enclave Page Cache. EPCM: Enclave Page Cache Map. PRM: Processor Reserved Memory. ELRANGE: Enclave Linear Address Range.  Address Translation Concepts  Section 2.5.1 Address Translation Concepts
 System software relies on the CPU&rsquo;s address translation mechanism for implementing isolation among less privileged pieces of software."/>

	<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
	<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
	<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
	<link rel="manifest" href="/site.webmanifest">
	<link rel="mask-icon" href="/safari-pinned-tab.svg" color="">
	<link rel="shortcut icon" href="/favicon.ico">

	<title>Intel SGX Protection Mechanism</title>
	<link rel="stylesheet" href="https://insujang.github.io/css/style.min.0e0872da4592fe709b4580e7da330e124a8930b00ebf5ea29414112c813a9387.css" integrity="sha256-Dghy2kWS/nCbRYDn2jMOEkqJMLAOv16ilBQRLIE6k4c=" crossorigin="anonymous">
	
</head>

<body id="page">
	
	<header id="site-header" class="animated slideInUp">
		<div class="hdr-wrapper container-lg">
			<div class="hdr-left">
				<div class="site-branding">
					<a href="https://insujang.github.io">Better Tomorrow with Computer Science</a>
				</div>
				<nav class="site-nav d-md-inline d-none">
					
				<a href="https://insujang.github.io/posts/">Posts</a>
				<a href="https://insujang.github.io/about/">About</a>

				</nav>
			</div>
			<div class="hdr-right hdr-icons">
				<span class="hdr-social d-md-inline d-none"><a href="https://linkedin.com/in/insujang" target="_blank" rel="noopener me" title="Linkedin"><svg xmlns="http://www.w3.org/2000/svg" class="feather" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M16 8a6 6 0 0 1 6 6v7h-4v-7a2 2 0 0 0-2-2 2 2 0 0 0-2 2v7h-4v-7a6 6 0 0 1 6-6z"></path><rect x="2" y="9" width="4" height="12"></rect><circle cx="4" cy="4" r="2"></circle></svg></a><a href="https://github.com/insujang" target="_blank" rel="noopener me" title="Github"><svg xmlns="http://www.w3.org/2000/svg" class="feather" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"></path></svg></a><a href="mailto:insujang@casys.kaist.ac.kr" target="_blank" rel="noopener me" title="Email"><svg xmlns="http://www.w3.org/2000/svg" class="feather" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M4 4h16c1.1 0 2 .9 2 2v12c0 1.1-.9 2-2 2H4c-1.1 0-2-.9-2-2V6c0-1.1.9-2 2-2z"></path><polyline points="22,6 12,13 2,6"></polyline></svg></a><a href="/assets/cv/cv_insujang.pdf" target="_blank" rel="noopener me" title="Cv"><svg width="35.16" height="20.304" viewBox="0 0 35.16 20.304" class="feather" xmlns="http://www.w3.org/2000/svg"  fill="currentColor"><path d="M 26.568 16.656 L 26.592 16.656 A 20.535 20.535 0 0 1 26.807 15.883 Q 27.083 14.958 27.528 13.704 L 31.896 1.536 L 29.952 1.296 A 1.402 1.402 0 0 1 29.912 1.068 Q 29.885 0.78 29.952 0.41 A 3.068 3.068 0 0 1 29.952 0.408 Q 31.272 0.504 32.496 0.504 Q 33.222 0.504 34.175 0.47 A 82.192 82.192 0 0 0 35.088 0.432 A 1.36 1.36 0 0 1 35.16 0.858 Q 35.161 1.076 35.089 1.295 A 1.389 1.389 0 0 1 35.088 1.296 L 33.504 1.584 Q 33.12 2.16 32.544 3.72 L 26.352 20.304 L 25.512 20.304 L 18.408 1.536 L 16.464 1.296 A 1.402 1.402 0 0 1 16.424 1.068 Q 16.397 0.78 16.464 0.41 A 3.068 3.068 0 0 1 16.464 0.408 Q 17.351 0.473 18.584 0.494 A 75.288 75.288 0 0 0 19.872 0.504 Q 21.744 0.504 23.304 0.432 A 1.36 1.36 0 0 1 23.376 0.858 Q 23.377 1.076 23.305 1.295 A 1.389 1.389 0 0 1 23.304 1.296 L 21.312 1.584 L 25.704 13.704 Q 26.208 15.168 26.568 16.656 Z M 15.576 1.44 L 15.576 6.048 A 5.899 5.899 0 0 1 15.216 6.097 Q 14.997 6.12 14.808 6.12 A 2.978 2.978 0 0 1 14.557 6.11 Q 14.359 6.094 14.208 6.048 L 13.44 2.04 A 5.356 5.356 0 0 0 11.911 1.367 Q 11.226 1.179 10.414 1.114 A 11.147 11.147 0 0 0 9.528 1.08 Q 8.016 1.08 6.804 1.764 Q 5.592 2.448 4.74 3.612 A 8.175 8.175 0 0 0 3.756 5.406 A 10.035 10.035 0 0 0 3.432 6.348 A 11.682 11.682 0 0 0 2.992 9.037 A 13.406 13.406 0 0 0 2.976 9.696 A 14.18 14.18 0 0 0 3.141 11.9 A 11.725 11.725 0 0 0 3.42 13.2 A 10.167 10.167 0 0 0 3.997 14.787 A 8.064 8.064 0 0 0 4.68 15.984 A 6.163 6.163 0 0 0 6.083 17.446 A 5.727 5.727 0 0 0 6.66 17.82 A 5.12 5.12 0 0 0 8.996 18.474 A 6.121 6.121 0 0 0 9.264 18.48 Q 10.992 18.48 12.6 17.808 A 9.917 9.917 0 0 0 15.278 16.169 A 9.401 9.401 0 0 0 15.432 16.032 A 1.271 1.271 0 0 1 15.777 16.371 Q 15.886 16.525 15.972 16.724 A 2.727 2.727 0 0 1 16.056 16.944 A 14.323 14.323 0 0 1 13.856 18.656 Q 12.442 19.536 11.011 19.866 A 7.644 7.644 0 0 1 9.288 20.064 A 10.957 10.957 0 0 1 7.231 19.88 A 8.159 8.159 0 0 1 5.184 19.212 A 8.752 8.752 0 0 1 2.934 17.663 A 8.073 8.073 0 0 1 2.28 16.956 Q 1.128 15.552 0.564 13.764 Q 0 11.976 0 10.104 Q 0 8.208 0.648 6.396 Q 1.296 4.584 2.544 3.156 A 9.184 9.184 0 0 1 5.289 1.031 A 10.613 10.613 0 0 1 5.628 0.864 Q 7.464 0 9.816 0 Q 12.912 0 15.576 1.44 Z" vector-effect="non-scaling-stroke"/></svg></a></span><button id="menu-btn" class="hdr-btn d-inline d-md-none" title="Menu"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-menu"><line x1="3" y1="12" x2="21" y2="12"></line><line x1="3" y1="6" x2="21" y2="6"></line><line x1="3" y1="18" x2="21" y2="18"></line></svg></button>
			</div>
		</div>
	</header>
	<div id="mobile-menu" class="animated fast">
		<ul>
			<li><a href="https://insujang.github.io/posts/">Posts</a></li>
			<li><a href="https://insujang.github.io/about/">About</a></li>
		</ul>
	</div>


	<main class="site-main container-lg animated fadeIn faster">
		<header class="post-header row">
			<div class="col-12 col-xl-3"></div>
			<div class="col-12 col-xl-9">
				<div class="post-meta"><span>Apr 3, 2017</span></div>
				<h1>Intel SGX Protection Mechanism</h1>
			</div>
		</header>
		<article class="row">
			<div id="toc-aside" class="col-12 col-xl-3">
				<hr class="d-block d-xl-none">
				<div class="toc-title">What&#39;s on this Post</div>
				<nav id="TableOfContents">
  <ul>
    <li><a href="#glossary">Glossary</a></li>
    <li><a href="#address-translation">Address Translation</a>
      <ul>
        <li><a href="#concepts">Concepts</a></li>
        <li><a href="#address-translation-cache">Address Translation Cache</a></li>
      </ul>
    </li>
    <li><a href="#intel-sgx">Intel SGX</a>
      <ul>
        <li><a href="#overview">Overview</a></li>
        <li><a href="#how-epc-pages-are-mapped-into-elrange">How EPC Pages are Mapped into ELRANGE?</a></li>
      </ul>
    </li>
    <li><a href="#sgx-address-translation-attack-protection-details">SGX Address Translation Attack Protection Details</a></li>
    <li><a href="#references">References</a></li>
  </ul>
</nav>
				<hr class="d-block d-xl-none">
			</div>

			<div class="content col-12 col-xl-9">
				<p><em>All Figure numbers are same with those in the paper.</em></p>
<h2 id="glossary">Glossary<a href="#glossary" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h2>
<ul>
<li>PMH: Page Miss Handler.</li>
<li>MMU: Memory Management Unit.</li>
<li>TLB: Translation Look-aside Buffer.</li>
<li>FSM: Finite State Machine.</li>
<li>EPC: Enclave Page Cache.</li>
<li>EPCM: Enclave Page Cache Map.</li>
<li>PRM: Processor Reserved Memory.</li>
<li>ELRANGE: Enclave Linear Address Range.</li>
</ul>
<h2 id="address-translation">Address Translation<a href="#address-translation" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h2>
<h3 id="concepts">Concepts<a href="#concepts" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h3>
<blockquote>
<p>Section 2.5.1 Address Translation Concepts</p>
</blockquote>
<p>System software relies on the CPU&rsquo;s address translation mechanism for implementing isolation among less privileged pieces of software.</p>
<p>From a systems perspective, address translation is a layer of indirection between</p>
<ul>
<li><em>virtual address</em>, which are used by a program&rsquo;s memory load and store instructions</li>
<li><em>physical address</em>, which reference the physical address space.</li>
</ul>
<p>The mapping between virtual and physical addresses is defined by <em>page tables</em>, which are managed by the system software.
The translation process is carried out by dedicated hardware in the CPU, which is referred to as the <strong>address translation unit</strong> or <strong>memory management unit (MMU)</strong>.</p>
<p><img src="/assets/images/170403/address_translation_concept.png" alt="address_translation_concept">{: width=&quot;700px&rdquo; .center-image}
<em>Figure 10. Address translation concept</em>
{: .center}</p>
<h3 id="address-translation-cache">Address Translation Cache<a href="#address-translation-cache" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h3>
<blockquote>
<p>Section 2.11.5 Caches and Address Translation</p>
</blockquote>
<p>Address translation requires up to 20 memory accesses, so it is impractical to perform a full address translation for every cache access. Instead, address translation results are cached in the <strong>translation look-aside buffer (TLB)</strong>.</p>
<p>When a virtual address is not contained in a core&rsquo;s TLB, the Page Miss Handler (PMH) performs a <em>page walk</em> to translate the virtual address, and the result is stored in the TLB.</p>
<p>In the Intel architecture, the PMH is implemented in hardware, so the TLB is nevery directly exposed to software.</p>
<blockquote>
<p>Section 2.14.3. Microcode and Address Translation</p>
<p>In order to minimize the latency of a page walk, the PMH is implemented as a Finite-State Machine (FSM).</p>
</blockquote>
<h2 id="intel-sgx">Intel SGX<a href="#intel-sgx" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h2>
<h3 id="overview">Overview<a href="#overview" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h3>
<p>Intel Software Guard Extensions (SGX) is a hardware-based data protection technology,
developed by Intel Corporation.</p>
<p>The cental concept of SGX is the <em><strong>enclave</strong></em>, a protected environment that contains the code and data pertaining to a security-sensitive computation.</p>
<h4 id="the-enclave-page-cache-epc">The Enclave Page Cache (EPC)<a href="#the-enclave-page-cache-epc" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h4>
<blockquote>
<p>Section 5.1.1 The Enclave Page Cache (EPC)</p>
</blockquote>
<p>The contents of enclaves and the associated data structures are stored in the <em>Enclave Page Cache (EPC)</em>, which is a subset of DRAM that cannot be directly accessed by other software, including system software and SMM code. The CPU&rsquo;s integrated memory controllers also reject DMA transfers targeting the EPC, thus protecting it from access by other peripherals.</p>
<p>It is a subset of processor reserved memory (PRM).</p>
<p><img src="/assets/images/170403/epc.png" alt="epc">{: width=600px .center-image}
<em>Figure 60. EPC and PRM layout</em>
{: .center}</p>
<!-- raw HTML omitted -->
<!-- raw HTML omitted -->
<h4 id="the-enclave-linear-address-range-elrange">The Enclave Linear Address Range (ELRANGE)<a href="#the-enclave-linear-address-range-elrange" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h4>
<blockquote>
<p>Section 5.2.1 The Enclave Linear Address Range (ELRANGE)</p>
</blockquote>
<p>Each enclave designates an area in its virtual address space, called the <em>enclave linear address range (ELRANGE)</em>, which is used to map the code and the sensitive data stored in the enclave&rsquo;s EPC pages. The virtual address space outside ELRANGE is mapped to access non-EPC memory via the same virtual addresses as the enclave&rsquo;s host process.</p>
<p><img src="/assets/images/170403/sgx_elrange.png" alt="sgx_elrange">{: width=&quot;600px&rdquo; .center-image}
<em>Figure 61. An enclave&rsquo;s EPC pages are accessed using a dedicated region in the enclave&rsquo;s virtual address space, called ELRANGE</em>
{: .center}</p>
<p>Enclaves must store all their code and private data inside ELRANGE, and must consider the memory outside ELRANGE to be an untrusted interface to outside world.</p>
<h3 id="how-epc-pages-are-mapped-into-elrange">How EPC Pages are Mapped into ELRANGE?<a href="#how-epc-pages-are-mapped-into-elrange" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h3>
<blockquote>
<p>Section 5.2.3 Address Translation for SGX Enclaves</p>
<p>Section 6.2.1 Functional Description</p>
</blockquote>
<!-- raw HTML omitted -->
<!-- raw HTML omitted -->
<p>Virtual address allocation is system software&rsquo;s responsibility in SGX&rsquo;s model. So CPU cannot ask for system software to allocate a page in a specific virtual address.</p>
<p>In SGX1 model, only static memory allocation is supported. Hence, all EPC pages must be allocated to an enclave <strong>before</strong> initialization phase is finished.</p>
<p><img src="/assets/images/170403/enclave_life_cycle.png" alt="enclave_life_cycle">{: width=&quot;600px&rdquo; .center-image}
<em>Figure 63. Enclave state transition diagram</em>
{: .center}</p>
<p>As you can see in Figure 63, EADD instruction, which is used for EPC page allocation, can only be called when the enclave is <em>uninitialized</em>.</p>
<p>As all EPC pages are allocated statically, the expected virtual addresses for EPC pages are <em><strong>continuous</strong></em>.</p>
<p><strong>Hence, the intended virtual address is defined as follows.</strong></p>
<blockquote>
<p>Section 5.6.3 Measuring EADD</p>
</blockquote>
<p>The virtual address of the newly created page is measured <em><strong>relatively</strong></em> to the start of the enclave&rsquo;s ELRANGE.</p>
<p>For example, if ELRANGE is set <code>{BASEADDR: 0x80000000, SIZE:0x200000}</code>, the second EPC page to be allocated to this enclave must have the virtual address <code>0x80001000</code>. (BASEADDR) + 4K * ENCLAVEOFFSET).</p>
<p>Then, how <code>BASEADDR</code> in ELRANGE is set?</p>
<blockquote>
<p>Section 5.6.1 Measuring ECREATE</p>
</blockquote>
<p>The enclave&rsquo;s measurement does not include BASEADDR field. (ELRANGE is specified as BASEADDR and SIZE) It <em><strong>allows the system software to load an enclave at any virtual address inside a host address that satisfied the ELRANGE restrictions (5.2.1).</strong></em></p>
<blockquote>
<p>ELRANGE restrictions from <em>section 5.2.1 ELRANGE</em></p>
<p>ELRANGE must meet the same constraints as a variable memory type range, the size must be a power of 2, and the base must be aligned to the size.</p>
</blockquote>
<p>To make it short, ELRANGE is defined by system software, but recorded by SGX at the time an enclave is created. All following EPC pages should have continuous virtual address from ELRANGE.</p>
<p>Here is a sample enclave&rsquo;s virtual address space in the paper.</p>
<p><img src="/assets/images/170403/enclave_virtual_address_sample.png" alt="enclave_virtual_address_sample">{: width=&quot;500px&rdquo; .center-image}
<em>Figure 62. A possible layout of an enclave&rsquo;s virtual address space</em>
{: .center}</p>
<p>You can see that ADDRESS fields of EPC pages are continuous from BASEADDR (ELRANGE base address).</p>
<h2 id="sgx-address-translation-attack-protection-details">SGX Address Translation Attack Protection Details<a href="#sgx-address-translation-attack-protection-details" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h2>
<blockquote>
<p>Section 6.2.1 Functional Description</p>
</blockquote>
<p>SGX adds the access control logic to the PMH. SGX&rsquo;s security checks are performed after SGX&rsquo;s access control log has access to the physical address produced by the page walker FSM.</p>
<p><img src="/assets/images/170403/sgx_protection.png" alt="sgx_protection">{: width=&quot;500px&rdquo; .center-image}
<em>Figure 86. Security checks performed by the PMH.</em>
{: .center}</p>
<ul>
<li>If the logcal processor is outside enclave mode, only address translations that <strong>do not target the PRM range</strong> are allowed. (1)</li>
<li>When the logical processor is inside enclave mode, checks the following.
<ul>
<li>Is the <strong>physical address in PRM and EPC?</strong> (2)</li>
<li>Blocked EPC pages are in the process of being evicted, so PMH must not create new TLB entries targeting them.<br>
Is it blocked? (3)</li>
<li>Some EPC pages cannot be accessed by software. (e.g. SECS).<br>
Is this page that kind of one? (4)</li>
<li>An EPC page must only be accessed by the code of the enclave who owns the page.<br>
Is <strong>this process the owner of the EPC page?</strong> (5)</li>
<li>EPC pages must always be accessed using the virtual address when they were allocated to the enclave.<br>
Does the <strong>virtual address same with the intended one?</strong> (6)</li>
</ul>
</li>
</ul>
<h2 id="references">References<a href="#references" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h2>
<ul>
<li>Software Guard Extensions, Wikipedia. [Online] <a href="https://en.wikipedia.org/wiki/Software_Guard_Extensions">https://en.wikipedia.org/wiki/Software_Guard_Extensions</a></li>
<li>Costan V, Devadas S, Intel SGX Explained, IACR Cryptology ePrint Archive, 2016 <a href="https://pdfs.semanticscholar.org/2d7f/3f4ca3fbb15ae04533456e5031e0d0dc845a.pdf">[link]</a></li>
</ul>

			</div>
		</article>

		<hr class="post-end">
		<footer class="post-info">
			<p><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-feather"><path d="M20.24 12.24a6 6 0 0 0-8.49-8.49L5 10.5V19h8.5z"></path><line x1="16" y1="8" x2="2" y2="22"></line><line x1="17.5" y1="15" x2="9" y2="15"></line></svg>Insu Jang</p>
			<p>
				<svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 0 1-2.83 0L2 12V2h10l8.59 8.59a2 2 0 0 1 0 2.82z"></path><line x1="7" y1="7" x2="7" y2="7"></line></svg><span class="tag"><a href="https://insujang.github.io/tags/research">research</a></span><span class="tag"><a href="https://insujang.github.io/tags/sgx">sgx</a></span>
			</p>
		</footer>
		
		<div id="comments" class="thin">

<div id="disqus_thread"></div>
<script type="text/javascript">

(function() {
    
    
    if (window.location.hostname == "localhost")
        return;

    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
    var disqus_shortname = 'insujang';
    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
})();
</script>
<noscript>Please enable JavaScript to view the <a href="https://disqus.com/?ref_noscript">comments powered by Disqus.</a></noscript>
<a href="https://disqus.com/" class="dsq-brlink">comments powered by <span class="logo-disqus">Disqus</span></a>
</div>
	</main>

	<footer id="site-footer" class="section-inner thin animated fadeIn faster">
		<p>&copy; 2017 - 2020 <a href="https://insujang.github.io">Insu Jang</a></p>
		<p>
			Made with <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> &#183; Theme <a href="https://github.com/Track3/hermit" target="_blank" rel="noopener">Hermit</a>
		</p>
	</footer>



	<script src="https://insujang.github.io/js/bundle.min.5f369e6154ffc448cde6aa4d122cfa9ab2adfb150d7c88b27c8a61ede44126a2.js" integrity="sha256-XzaeYVT/xEjN5qpNEiz6mrKt+xUNfIiyfIph7eRBJqI=" crossorigin="anonymous"></script>
	
<script type="application/javascript">
var doNotTrack = false;
if (!doNotTrack) {
	window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;
	ga('create', 'UA-158110335-1', 'auto');
	
	ga('send', 'pageview');
}
</script>
<script async src='https://www.google-analytics.com/analytics.js'></script>


</body>

</html>
