{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444486008477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444486008478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 17:06:47 2015 " "Processing started: Sat Oct 10 17:06:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444486008478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444486008478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proje -c Proje " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proje -c Proje" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444486008490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444486009519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myxor.v 1 1 " "Found 1 design units, including 1 entities, in source file myxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyXor " "Found entity 1: MyXor" {  } { { "MyXor.v" "" { Text "C:/Users/YAVUZ/Desktop/test/MyXor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myand.v 1 1 " "Found 1 design units, including 1 entities, in source file myand.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyAnd " "Found entity 1: MyAnd" {  } { { "MyAnd.v" "" { Text "C:/Users/YAVUZ/Desktop/test/MyAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_full.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_full " "Found entity 1: mux_full" {  } { { "mux_full.v" "" { Text "C:/Users/YAVUZ/Desktop/test/mux_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub4.v 1 1 " "Found 1 design units, including 1 entities, in source file sub4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub4 " "Found entity 1: Sub4" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_base " "Found entity 1: mux_base" {  } { { "mux_base.v" "" { Text "C:/Users/YAVUZ/Desktop/test/mux_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Adder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1 " "Found entity 1: Adder1" {  } { { "Adder1.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Adder1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.v" "" { Text "C:/Users/YAVUZ/Desktop/test/demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2 " "Found entity 1: demo2" {  } { { "demo2.v" "" { Text "C:/Users/YAVUZ/Desktop/test/demo2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proje_pin.v 1 1 " "Found 1 design units, including 1 entities, in source file proje_pin.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proje_Pin " "Found entity 1: Proje_Pin" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444486010164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Proje_Pin.v(31) " "Verilog HDL Instantiation warning at Proje_Pin.v(31): instance has no name" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1444486010167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proje_Pin " "Elaborating entity \"Proje_Pin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444486010333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "proje.v 1 1 " "Using design file proje.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Proje " "Found entity 1: Proje" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444486010473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1444486010473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Proje Proje:comb_3 " "Elaborating entity \"Proje\" for hierarchy \"Proje:comb_3\"" {  } { { "Proje_Pin.v" "comb_3" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010477 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(14) " "Verilog HDL warning at proje.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010481 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(22) " "Verilog HDL warning at proje.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010481 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(23) " "Verilog HDL warning at proje.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010481 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(24) " "Verilog HDL warning at proje.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010481 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(25) " "Verilog HDL warning at proje.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010482 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(26) " "Verilog HDL warning at proje.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010482 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(27) " "Verilog HDL warning at proje.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010482 "|Proje_Pin|Proje:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Proje:comb_3\|Adder4:myAdd " "Elaborating entity \"Adder4\" for hierarchy \"Proje:comb_3\|Adder4:myAdd\"" {  } { { "proje.v" "myAdd" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 Proje:comb_3\|Adder4:myAdd\|Adder1:addr1 " "Elaborating entity \"Adder1\" for hierarchy \"Proje:comb_3\|Adder4:myAdd\|Adder1:addr1\"" {  } { { "Adder4.v" "addr1" { Text "C:/Users/YAVUZ/Desktop/test/Adder4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub4 Proje:comb_3\|Sub4:mySub " "Elaborating entity \"Sub4\" for hierarchy \"Proje:comb_3\|Sub4:mySub\"" {  } { { "proje.v" "mySub" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010517 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(10) " "Verilog HDL warning at Sub4.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010518 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(12) " "Verilog HDL warning at Sub4.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010518 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(13) " "Verilog HDL warning at Sub4.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010518 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(14) " "Verilog HDL warning at Sub4.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010518 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(15) " "Verilog HDL warning at Sub4.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010518 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyAnd Proje:comb_3\|MyAnd:my_And " "Elaborating entity \"MyAnd\" for hierarchy \"Proje:comb_3\|MyAnd:my_And\"" {  } { { "proje.v" "my_And" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyXor Proje:comb_3\|MyXor:my_Xor " "Elaborating entity \"MyXor\" for hierarchy \"Proje:comb_3\|MyXor:my_Xor\"" {  } { { "proje.v" "my_Xor" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_full Proje:comb_3\|mux_full:testme " "Elaborating entity \"mux_full\" for hierarchy \"Proje:comb_3\|mux_full:testme\"" {  } { { "proje.v" "testme" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_base Proje:comb_3\|mux_full:testme\|mux_base:calcbit0 " "Elaborating entity \"mux_base\" for hierarchy \"Proje:comb_3\|mux_full:testme\|mux_base:calcbit0\"" {  } { { "mux_full.v" "calcbit0" { Text "C:/Users/YAVUZ/Desktop/test/mux_full.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment Proje:comb_3\|SevenSegment:mySS " "Elaborating entity \"SevenSegment\" for hierarchy \"Proje:comb_3\|SevenSegment:mySS\"" {  } { { "proje.v" "mySS" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444486010543 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(92) " "Verilog HDL warning at SevenSegment.v(92): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 92 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010616 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(93) " "Verilog HDL warning at SevenSegment.v(93): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 93 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010616 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(94) " "Verilog HDL warning at SevenSegment.v(94): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 94 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010616 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(95) " "Verilog HDL warning at SevenSegment.v(95): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 95 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010616 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(96) " "Verilog HDL warning at SevenSegment.v(96): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 96 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010616 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(97) " "Verilog HDL warning at SevenSegment.v(97): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 97 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010616 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(98) " "Verilog HDL warning at SevenSegment.v(98): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 98 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444486010617 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444486013017 "|Proje_Pin|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444486013017 "|Proje_Pin|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444486013017 "|Proje_Pin|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444486013017 "|Proje_Pin|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444486013017 "|Proje_Pin|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444486013017 "|Proje_Pin|led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444486013017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1444486013362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444486014946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444486014946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444486016092 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444486016092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444486016092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444486016092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444486016162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 17:06:56 2015 " "Processing ended: Sat Oct 10 17:06:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444486016162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444486016162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444486016162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444486016162 ""}
