Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar  6 12:57:04 2021
| Host         : DEV-WS1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -pb red_pitaya_top_methodology_drc_routed.pb -rpx red_pitaya_top_methodology_drc_routed.rpx
| Design       : red_pitaya_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1175
+-----------+------------------+------------------------------------------------------+------------+
| Rule      | Severity         | Description                                          | Violations |
+-----------+------------------+------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks       | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                          | 1          |
| CKBF-1    | Warning          | connects_I_driver_BUFR                               | 1          |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal           | 9          |
| SYNTH-11  | Warning          | DSP output not registered                            | 6          |
| SYNTH-13  | Warning          | combinational multiplier                             | 6          |
| SYNTH-16  | Warning          | Address collision                                    | 14         |
| TIMING-15 | Warning          | Large hold violation on inter-clock path             | 28         |
| TIMING-16 | Warning          | Large setup violation                                | 1000       |
| TIMING-18 | Warning          | Missing input or output delay                        | 51         |
| TIMING-20 | Warning          | Non-clocked latch                                    | 17         |
| TIMING-28 | Warning          | Auto-derived clock referenced by a timing constraint | 1          |
| XDCC-5    | Warning          | User Non-Timing constraint/property overwritten      | 4          |
| XDCH-2    | Warning          | Same min and max delay values on IO port             | 32         |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                    | 1          |
+-----------+------------------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks par_clk and pll_adc_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks par_clk] -to [get_clocks pll_adc_clk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks pll_adc_clk and par_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk] -to [get_clocks par_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks par_clk and pll_adc_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks par_clk] -to [get_clocks pll_adc_clk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks pll_adc_clk and par_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk] -to [get_clocks par_clk]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin i_hk/i_DNA/CLK is not reached by a timing clock
Related violations: <none>

CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFG cell i_daisy/i_rx/i_parclk_buf I pin is driven by a BUFR cell i_daisy/i_rx/i_BUFR_clk. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_4, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_5, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_6, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#8 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope/i_wr0/fifo_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#9 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope/i_wr1/fifo_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_cha/aa_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_cha/kk_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_cha/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_chb/aa_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_chb/kk_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_chb/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_chb/wideAddDsp_r3_sum_0.
Related violations: <none>

SYNTH-13#5 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_chb/wideAddDsp_r3_sum_0__0.
Related violations: <none>

SYNTH-13#6 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_chb/wideAddDsp_r3_sum_0__1.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[0][13] (clocked by adc_clk) and adc_dat_raw_reg[0][11]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.033 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[0][5] (clocked by adc_clk) and adc_dat_raw_reg[0][3]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.039 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#3 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[1][7] (clocked by adc_clk) and adc_dat_raw_reg[1][5]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.118 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#4 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[1][9] (clocked by adc_clk) and adc_dat_raw_reg[1][7]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.122 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#5 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_i[0][14] (clocked by adc_clk) and adc_dat_raw_reg[0][12]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.077 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#6 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_i[1][10] (clocked by adc_clk) and adc_dat_raw_reg[1][8]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.115 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#7 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_i[1][11] (clocked by adc_clk) and adc_dat_raw_reg[1][9]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.113 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#8 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[0][6] (clocked by adc_clk) and adc_dat_raw_reg[0][4]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.026 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#9 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[0][7] (clocked by adc_clk) and adc_dat_raw_reg[0][5]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.024 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#10 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[1][13] (clocked by adc_clk) and adc_dat_raw_reg[1][11]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.117 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#11 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[1][15] (clocked by adc_clk) and adc_dat_raw_reg[1][13]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.110 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#12 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][15] (clocked by adc_clk) and adc_dat_raw_reg[0][13]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.138 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#13 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][2] (clocked by adc_clk) and adc_dat_raw_reg[0][0]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.050 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#14 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][3] (clocked by adc_clk) and adc_dat_raw_reg[0][1]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.133 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#15 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][4] (clocked by adc_clk) and adc_dat_raw_reg[0][2]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.043 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#16 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_i[0][11] (clocked by adc_clk) and adc_dat_raw_reg[0][9]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.104 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#17 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_i[0][12] (clocked by adc_clk) and adc_dat_raw_reg[0][10]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.101 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#18 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_i[1][2] (clocked by adc_clk) and adc_dat_raw_reg[1][0]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.153 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#19 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[0][10] (clocked by adc_clk) and adc_dat_raw_reg[0][8]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.094 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#20 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[0][8] (clocked by adc_clk) and adc_dat_raw_reg[0][6]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.074 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#21 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[0][9] (clocked by adc_clk) and adc_dat_raw_reg[0][7]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.081 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#22 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[1][12] (clocked by adc_clk) and adc_dat_raw_reg[1][10]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.141 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#23 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[1][14] (clocked by adc_clk) and adc_dat_raw_reg[1][12]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.140 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#24 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.610 ns between adc_dat_i[1][4] (clocked by adc_clk) and adc_dat_raw_reg[1][2]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.128 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#25 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.610 ns between adc_dat_i[1][5] (clocked by adc_clk) and adc_dat_raw_reg[1][3]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.119 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#26 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_i[1][3] (clocked by adc_clk) and adc_dat_raw_reg[1][1]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.162 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#27 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_i[1][6] (clocked by adc_clk) and adc_dat_raw_reg[1][4]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.119 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#28 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_i[1][8] (clocked by adc_clk) and adc_dat_raw_reg[1][6]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.151 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_cfg_new_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_cfg_new_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_X_reg[1][2]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_X_reg[1][3]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_X_reg[1][4]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_X_reg[1][9]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between ps/axi_slave_gp0/wr_wdata_reg[10]/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[4]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[5]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/q_o_reg[10]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/q_o_reg[11]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/q_o_reg[12]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/q_o_reg[13]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/q_o_reg[9]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[30]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[31]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[32]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[33]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[34]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[35]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_cfg_dat_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[60]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[61]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[62]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[63]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[10]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[11]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[6]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[7]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[8]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[9]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMD/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_6_11/RAMD_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].acu_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].acu_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].dat_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_dat_raw_reg[0][13]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/sign_sr_a_reg_r_4/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/sign_sr_a_reg_r_5/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[0].dat_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[0].dat_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[16]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/sign_sr_a_reg_r_2/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/sign_sr_a_reg_r_3/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].acu_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].acu_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between ps/axi_slave_gp0/rd_do_reg/C (clocked by pll_adc_clk) and i_asg/sys_rdata_reg[17]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_30_35/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_30_35/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_30_35/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_30_35/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_30_35/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_30_35/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[24]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[28]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_Q_reg[1][3]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_Q_reg[1][4]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_Q_reg[1][5]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].reg_Q_reg[1][6]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[54]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[55]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[56]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[57]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[58]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[59]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMD/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMD_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wlast_o_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[48]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[49]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[50]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[51]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[52]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[53]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/tx_dat_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/tx_dat_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/tx_dat_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/tx_dat_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[12]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[17]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[18]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[19]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMD/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMD_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[42]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[43]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[44]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[45]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[46]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[47]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_dat_raw_reg[0][13]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_dat_raw_reg[0][13]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[18]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[19]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[20]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[21]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[22]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[23]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[16]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[20]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[21]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[22]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[23]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[26]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[29]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].cnt_reg[1][1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].cnt_reg[1][2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].cnt_reg[1][3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].cnt_reg[1][4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_b/pipe_loop[1].cnt_reg[1][5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].acu_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].acu_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].acu_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].acu_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[42]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[43]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[44]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[45]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[46]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[47]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between adc_dat_raw_reg[0][13]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between adc_dat_raw_reg[0][13]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[24]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[18]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[19]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[20]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[21]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[22]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[23]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].dat_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].dat_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].dat_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMD/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wfifo_reg_0_15_12_17/RAMD_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/RSTB (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[0]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between ps/axi_slave_gp0/rd_do_reg/C (clocked by pll_adc_clk) and i_asg/sys_rdata_reg[18]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wstrb_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/pipe_loop[1].reg_Y_reg[1][13]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/pipe_loop[1].reg_Y_reg[1][14]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/pipe_loop[1].reg_Y_reg[1][15]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/pipe_loop[1].reg_Y_reg[1][16]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[1]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[2]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[3]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[6]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[8]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/reg_Y_reg[0][12]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/sign_sr_a_reg_r_8/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/sign_sr_a_reg_r_9/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between ps/axi_slave_gp0/wr_wdata_reg[10]/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMD/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMD_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between ps/axi_slave_gp0/rd_do_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/CEB2 (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[0]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[1]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[2]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[3]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[4]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[5]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_clk_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_read_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMD/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awfifo_reg_0_15_12_17/RAMD_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between ps/axi_slave_gp0/wr_wdata_reg[5]/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[10]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[11]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[14]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[9]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[27]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[6]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[18]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[19]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[20]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[21]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[22]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[23]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_rx_dat_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_rx_dat_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_rx_dat_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_rx_dat_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_rx_dat_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_rx_dat_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/tx_rx_dat_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[36]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[37]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[38]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[39]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[40]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[41]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].dat_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].dat_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].dat_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].dat_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[13]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[36]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[37]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[38]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[39]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[40]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[41]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[0]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[1]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[2]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[3]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[4]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[5]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[8]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].acu_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/dec_avg_div_a/pipe_loop[1].reg_Y_reg[1][12]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[48]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[49]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[50]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[51]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[52]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[53]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between ps/axi_slave_gp0/wr_wdata_reg[10]/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/cfg_tx_sys_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/cfg_tx_sys_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/cfg_tx_sys_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/cfg_tx_sys_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/cfg_tx_sys_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[17]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[18]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[19]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[25]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[24]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[26]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[28]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[29]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_pid/i_pid11/int_sum/RSTB (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between i_scope/set_a_filt_kk_reg[12]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r5_reg_reg[9]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[54]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[55]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[56]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[57]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[58]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[59]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMA/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMA_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMB/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMB_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMC/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMC_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMD/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awfifo_reg_0_15_6_11/RAMD_D1/WE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[24]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[25]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[26]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[27]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[28]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[29]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[42]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[43]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[44]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[45]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[46]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[47]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wstrb_o_reg[7]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[30]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[31]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[0]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[1]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[2]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awlen_o_reg[3]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].pdm_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[24]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[25]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[26]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[27]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[28]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[29]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_dat_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_daisy/i_test/rand_work_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[12]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[13]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[14]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[15]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[16]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[17]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[0]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[24]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[25]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[26]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[27]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[28]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[29]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[36]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[37]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[38]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[39]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[40]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[41]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between i_scope/set_b_filt_kk_reg[20]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r5_reg_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[4]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[42]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[43]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[44]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[45]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[46]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[47]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -1.292 ns between ps/axi_slave_gp0/wr_wdata_reg[10]/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rnum_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[12]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[13]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[14]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[15]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[9]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wlast_o_reg/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].dat_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[2].dat_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -1.329 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_step_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[25]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_size_reg[27]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_done_reg_inv/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/dna_shift_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[54]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[55]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[56]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[57]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[58]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_wdata_o_reg[59]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awaddr_o_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[12]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[13]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[14]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[15]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[16]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[17]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -1.383 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -1.383 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awaddr_o_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awlen_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awlen_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awlen_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_awlen_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[32]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[33]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[34]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[35]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -1.414 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[7]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[54]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[55]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[56]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[57]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[58]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[59]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between ps/axi_slave_gp0/wr_wdata_reg[5]/C (clocked by pll_adc_clk) and i_hk/led_o_reg[5]_lopt_replica/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[0].pdm_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[10]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[11]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[6]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[7]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[8]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[9]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[1]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[2]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[3]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[5]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/exp_n_dir_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[60]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[61]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[62]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[63]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[2]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[3]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[4]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[7]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[30]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[31]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[32]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[33]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[34]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[35]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between ps/axi_slave_gp0/wr_wdata_reg[10]/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_hk/led_o_reg[0]_lopt_replica/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between ps/axi_slave_gp0/wr_wdata_reg[5]/C (clocked by pll_adc_clk) and i_hk/exp_n_dat_o_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between ps/axi_slave_gp0/wr_wdata_reg[5]/C (clocked by pll_adc_clk) and i_hk/exp_p_dat_o_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -1.620 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[1].pdm_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -1.623 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -1.623 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -1.623 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -1.623 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[0]/axi_awburst_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].dat_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[60]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[61]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[62]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and ps/axi_master[1]/axi_wdata_o_reg[63]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and pdm/for_chn[3].acu_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -1.763 ns between ps/axi_slave_gp0/wr_wdata_reg[5]/C (clocked by pll_adc_clk) and i_hk/exp_p_dir_o_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between ps/axi_slave_gp0/wr_wdata_reg[10]/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_buf_reg_5/DIADI[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -3.491 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -3.491 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -3.504 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[14]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -3.508 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -3.541 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -3.578 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -3.581 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[8]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -3.595 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[9]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -3.617 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -3.622 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -3.629 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[8]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -3.632 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -3.632 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -3.632 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -3.633 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -3.634 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -3.636 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -3.647 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -3.648 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -3.652 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -3.657 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -3.658 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -3.660 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -3.681 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -3.696 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -3.700 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -3.707 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -3.709 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -3.710 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -3.714 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -3.715 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -3.717 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -3.717 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -3.718 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -3.721 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -3.723 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -3.726 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[14]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -3.746 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -3.747 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -3.775 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[9]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -3.838 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -3.840 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -4.028 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[18] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -4.142 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[3] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -4.175 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[11] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -4.175 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -4.175 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[5] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -4.175 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[7] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[18] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -4.224 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[11] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -4.224 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[3] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -4.224 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[7] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -4.255 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -4.260 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -4.263 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[19] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -4.304 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -4.304 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -4.304 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[4] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -4.304 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[8] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -4.305 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -4.310 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -4.312 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[19] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -4.314 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[9] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -4.316 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[6] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -4.324 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[20] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -4.331 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[2] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -4.333 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[21] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[28] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[29] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -4.362 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[12] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -4.365 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[6] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[22] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[23] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[5] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[9] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -4.373 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[20] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -4.380 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[25] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -4.380 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[26] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -4.380 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[27] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -4.382 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[21] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -4.383 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -4.383 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -4.383 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[4] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -4.383 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[8] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -4.393 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[29] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -4.405 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[24] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -4.412 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[12] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -4.414 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -4.421 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[2] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -4.428 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[22] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -4.428 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[23] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[24] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[25] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[26] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[27] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -4.520 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[28] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on daisy_n_i[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on daisy_n_i[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on daisy_p_i[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on led_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on led_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on led_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on led_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on led_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on led_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on led_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on led_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on daisy_n_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on daisy_n_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on daisy_p_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on daisy_p_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[0] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[10] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[11] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[12] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[13] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[14] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[15] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[1] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[2] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[3] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[4] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[5] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[6] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[7] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[8] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[9] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch i_daisy/txp_dv_reg cannot be properly analyzed as its control pin i_daisy/txp_dv_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock par_clk is referenced by name inside timing constraint (see constraint position 15 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins i_daisy/i_rx/i_BUFR_clk/O]
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/fpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
i_daisy/i_rx/i_iserdese: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


