Analysis & Synthesis report for RISC1
Fri Oct 28 19:28:35 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |RISC1|controlpath:cp|state
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated
 14. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1
 15. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2
 16. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3
 17. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4
 18. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:ir
 19. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc
 20. Parameter Settings for Inferred Entity Instance: Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 28 19:28:35 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; RISC1                                       ;
; Top-level Entity Name              ; RISC1                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 734                                         ;
;     Total combinational functions  ; 638                                         ;
;     Dedicated logic registers      ; 244                                         ;
; Total registers                    ; 244                                         ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; RISC1              ; RISC1              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+---------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                       ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; DataPath_RISC.vhd                     ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd                                    ;         ;
; controlpath.vhdl                      ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/controlpath.vhdl                                     ;         ;
; memPackage.vhd                        ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/memPackage.vhd                                       ;         ;
; Comparator.vhd                        ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/Comparator.vhd                                       ;         ;
; datapathComponents.vhd                ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/datapathComponents.vhd                               ;         ;
; regFile.vhd                           ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/regFile.vhd                                          ;         ;
; dataRegister.vhd                      ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/dataRegister.vhd                                     ;         ;
; alu.vhd                               ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/alu.vhd                                              ;         ;
; memory.vhd                            ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/memory.vhd                                           ;         ;
; RISC1.vhd                             ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/RISC1.vhd                                            ;         ;
; PE.vhd                                ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/PE.vhd                                               ;         ;
; finalComponents.vhd                   ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/finalComponents.vhd                                  ;         ;
; flipFlop.vhd                          ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/flipFlop.vhd                                         ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal151.inc                        ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/aglobal151.inc        ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ct81.tdf                ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/altsyncram_ct81.tdf                               ;         ;
; db/RISC1.ram0_memory_e411fb78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif                ;         ;
; db/decode_msa.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/decode_msa.tdf                                    ;         ;
; db/decode_f8a.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/decode_f8a.tdf                                    ;         ;
; db/mux_lob.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/mux_lob.tdf                                       ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 734       ;
;                                             ;           ;
; Total combinational functions               ; 638       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 439       ;
;     -- 3 input functions                    ; 166       ;
;     -- <=2 input functions                  ; 33        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 622       ;
;     -- arithmetic mode                      ; 16        ;
;                                             ;           ;
; Total registers                             ; 244       ;
;     -- Dedicated logic registers            ; 244       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
; Total memory bits                           ; 524288    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 308       ;
; Total fan-out                               ; 4252      ;
; Average fan-out                             ; 4.33      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |RISC1                                       ; 638 (0)           ; 244 (0)      ; 524288      ; 0            ; 0       ; 0         ; 18   ; 0            ; |RISC1                                                                                                        ; work         ;
;    |Datapath_RISC:dp|                        ; 563 (279)         ; 228 (0)      ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp                                                                                       ; work         ;
;       |Comparator:comp|                      ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|Comparator:comp                                                                       ; work         ;
;       |PE:pr_enc|                            ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|PE:pr_enc                                                                             ; work         ;
;       |alu:aluInst|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|alu:aluInst                                                                           ; work         ;
;       |dataRegister:ir|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:ir                                                                       ; work         ;
;       |dataRegister:pc|                      ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:pc                                                                       ; work         ;
;       |dataRegister:t1|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t1                                                                       ; work         ;
;       |dataRegister:t2|                      ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t2                                                                       ; work         ;
;       |dataRegister:t3|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t3                                                                       ; work         ;
;       |dataRegister:t4|                      ; 9 (9)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t4                                                                       ; work         ;
;       |flipFlop:cReg|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|flipFlop:cReg                                                                         ; work         ;
;       |flipFlop:zReg|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|flipFlop:zReg                                                                         ; work         ;
;       |memory:mem|                           ; 40 (0)            ; 2 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem                                                                            ; work         ;
;          |altsyncram:ram_rtl_0|              ; 40 (0)            ; 2 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0                                                       ; work         ;
;             |altsyncram_ct81:auto_generated| ; 40 (0)            ; 2 (2)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated                        ; work         ;
;                |decode_f8a:rden_decode|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|decode_f8a:rden_decode ; work         ;
;                |decode_msa:decode3|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|decode_msa:decode3     ; work         ;
;                |mux_lob:mux2|                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|mux_lob:mux2           ; work         ;
;       |regFile:rf|                           ; 130 (130)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|regFile:rf                                                                            ; work         ;
;    |controlpath:cp|                          ; 75 (75)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|controlpath:cp                                                                                         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32768        ; 16           ; --           ; --           ; 524288 ; db/RISC1.ram0_memory_e411fb78.hdl.mif ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC1|controlpath:cp|state                                                                                                                                                     ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.s15 ; state.s14 ; state.s13 ; state.s12 ; state.s11 ; state.s10 ; state.s9 ; state.s8 ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s11 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s12 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s13 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s14 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s15 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 244   ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 223   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+-------------------------------------------+---------------------------------------+------+
; Register Name                             ; Megafunction                          ; Type ;
+-------------------------------------------+---------------------------------------+------+
; Datapath_RISC:dp|memory:mem|a_sync[0..14] ; Datapath_RISC:dp|memory:mem|ram_rtl_0 ; RAM  ;
+-------------------------------------------+---------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[0][10]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[1][4]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[2][6]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[3][7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[4][14]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[5][13]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[6][7]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[7][12]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|dataRegister:t4|Dout[6] ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|dataRegister:t2|Dout[7] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|dataRegister:t3|Dout[4] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|Alu_1[8]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|RF_A3[1]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC1|controlpath:cp|M5[1]                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|regFile:rf|Mux0         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|Mem_A[14]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|RF_D3[14]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|PE:pr_enc|v             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|Alu_2[11]               ;
; 18:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; No         ; |RISC1|controlpath:cp|next_state                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |RISC1|controlpath:cp|next_state                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:ir ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------+----------------------+
; Parameter Name                     ; Value                                 ; Type                 ;
+------------------------------------+---------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                           ; Untyped              ;
; WIDTH_A                            ; 16                                    ; Untyped              ;
; WIDTHAD_A                          ; 15                                    ; Untyped              ;
; NUMWORDS_A                         ; 32768                                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped              ;
; WIDTH_B                            ; 1                                     ; Untyped              ;
; WIDTHAD_B                          ; 1                                     ; Untyped              ;
; NUMWORDS_B                         ; 1                                     ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped              ;
; BYTE_SIZE                          ; 8                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped              ;
; INIT_FILE                          ; db/RISC1.ram0_memory_e411fb78.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_ct81                       ; Untyped              ;
+------------------------------------+---------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 32768                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 244                         ;
;     ENA               ; 168                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 39                          ;
;     SCLR              ; 7                           ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 638                         ;
;     arith             ; 16                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 622                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 150                         ;
;         4 data inputs ; 439                         ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 9.40                        ;
; Average LUT depth     ; 5.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Oct 28 19:28:19 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file DataPath_RISC.vhd
    Info (12022): Found design unit 1: DataPath_RISC-Build File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 17
    Info (12023): Found entity 1: Datapath_RISC File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlpath.vhdl
    Info (12022): Found design unit 1: controlpath-behaviour File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 13
    Info (12023): Found entity 1: controlpath File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file memPackage.vhd
    Info (12022): Found design unit 1: mem_package File: /home/virtualgod/Altera/RISC1/memPackage.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file Comparator.vhd
    Info (12022): Found design unit 1: Comparator-Behave File: /home/virtualgod/Altera/RISC1/Comparator.vhd Line: 12
    Info (12023): Found entity 1: Comparator File: /home/virtualgod/Altera/RISC1/Comparator.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file datapathComponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: /home/virtualgod/Altera/RISC1/datapathComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regFile.vhd
    Info (12022): Found design unit 1: regFile-Behave File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 16
    Info (12023): Found entity 1: regFile File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dataRegister.vhd
    Info (12022): Found design unit 1: dataRegister-Behave File: /home/virtualgod/Altera/RISC1/dataRegister.vhd Line: 14
    Info (12023): Found entity 1: dataRegister File: /home/virtualgod/Altera/RISC1/dataRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behave File: /home/virtualgod/Altera/RISC1/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: /home/virtualgod/Altera/RISC1/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-Behave File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 16
    Info (12023): Found entity 1: memory File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file RISC1.vhd
    Info (12022): Found design unit 1: RISC1-Struct File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 11
    Info (12023): Found entity 1: RISC1 File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file PE.vhd
    Info (12022): Found design unit 1: PE-behave File: /home/virtualgod/Altera/RISC1/PE.vhd Line: 15
    Info (12023): Found entity 1: PE File: /home/virtualgod/Altera/RISC1/PE.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file finalComponents.vhd
    Info (12022): Found design unit 1: finalComponents File: /home/virtualgod/Altera/RISC1/finalComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flipFlop.vhd
    Info (12022): Found design unit 1: flipFlop-Behave File: /home/virtualgod/Altera/RISC1/flipFlop.vhd Line: 13
    Info (12023): Found entity 1: flipFlop File: /home/virtualgod/Altera/RISC1/flipFlop.vhd Line: 6
Info (12127): Elaborating entity "RISC1" for the top level hierarchy
Info (12128): Elaborating entity "Datapath_RISC" for hierarchy "Datapath_RISC:dp" File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 19
Info (12128): Elaborating entity "PE" for hierarchy "Datapath_RISC:dp|PE:pr_enc" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 30
Info (12128): Elaborating entity "memory" for hierarchy "Datapath_RISC:dp|memory:mem" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 38
Info (12128): Elaborating entity "regFile" for hierarchy "Datapath_RISC:dp|regFile:rf" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 52
Warning (10492): VHDL Process Statement warning at regFile.vhd(28): signal "a3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 28
Info (12128): Elaborating entity "Comparator" for hierarchy "Datapath_RISC:dp|Comparator:comp" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 66
Info (12128): Elaborating entity "flipFlop" for hierarchy "Datapath_RISC:dp|flipFlop:zReg" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 68
Info (12128): Elaborating entity "dataRegister" for hierarchy "Datapath_RISC:dp|dataRegister:t1" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 84
Info (12128): Elaborating entity "alu" for hierarchy "Datapath_RISC:dp|alu:aluInst" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 105
Info (12128): Elaborating entity "controlpath" for hierarchy "controlpath:cp" File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 27
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(76): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 76
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(80): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 80
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(81): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 81
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(83): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 83
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(84): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 84
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(89): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(90): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(96): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 96
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(97): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(99): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 99
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(100): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 100
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(105): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(106): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 106
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(112): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(116): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 116
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(120): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 120
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(124): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 124
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(125): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 125
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(126): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 126
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(135): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 135
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(139): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(142): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 142
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(146): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 146
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(156): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 156
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(161): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 161
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(167): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 167
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(172): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 172
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(176): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 176
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(203): signal "pe_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 203
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(221): signal "pe_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 221
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(240): signal "comp_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 240
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(273): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 273
Warning (276021): Created node "Datapath_RISC:dp|memory:mem|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 17
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Datapath_RISC:dp|memory:mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC1.ram0_memory_e411fb78.hdl.mif
Info (12130): Elaborated megafunction instantiation "Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC1.ram0_memory_e411fb78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ct81.tdf
    Info (12023): Found entity 1: altsyncram_ct81 File: /home/virtualgod/Altera/RISC1/db/altsyncram_ct81.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: /home/virtualgod/Altera/RISC1/db/decode_msa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: /home/virtualgod/Altera/RISC1/db/decode_f8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: /home/virtualgod/Altera/RISC1/db/mux_lob.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 882 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 800 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Fri Oct 28 19:28:35 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:35


