Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 11 16:07:40 2024
| Host         : DESKTOP-IIDP9S7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (369)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1361)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (369)
--------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: CD2/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: music/btSpeedGen/PWM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1361)
---------------------------------------------------
 There are 1361 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.928        0.000                      0                 1278        0.139        0.000                      0                 1278        4.500        0.000                       0                   720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.928        0.000                      0                 1278        0.139        0.000                      0                 1278        4.500        0.000                       0                   720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_ctrl/falling_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.836ns (30.566%)  route 4.171ns (69.434%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.627     5.148    key_de/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  key_de/key_reg[1]/Q
                         net (fo=161, routed)         1.986     7.591    key_de/last_change[1]
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.715 r  key_de/falling_i_235/O
                         net (fo=1, routed)           0.000     7.715    key_de/falling_i_235_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209     7.924 r  key_de/falling_reg_i_110/O
                         net (fo=1, routed)           0.000     7.924    key_de/falling_reg_i_110_n_0
    SLICE_X8Y23          MUXF8 (Prop_muxf8_I1_O)      0.088     8.012 r  key_de/falling_reg_i_47/O
                         net (fo=1, routed)           0.939     8.951    key_de/falling_reg_i_47_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.319     9.270 r  key_de/falling_i_16/O
                         net (fo=1, routed)           0.000     9.270    key_de/falling_i_16_n_0
    SLICE_X5Y25          MUXF7 (Prop_muxf7_I1_O)      0.217     9.487 r  key_de/falling_reg_i_8/O
                         net (fo=1, routed)           0.649    10.136    key_de/falling_reg_i_8_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.299    10.435 r  key_de/falling_i_3/O
                         net (fo=1, routed)           0.596    11.031    key_de/key_ctrl/falling1
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.124    11.155 r  key_de/falling_i_1/O
                         net (fo=1, routed)           0.000    11.155    key_ctrl/falling_reg_0
    SLICE_X10Y29         FDRE                                         r  key_ctrl/falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.440    14.781    key_ctrl/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  key_ctrl/falling_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)        0.077    15.083    key_ctrl/falling_reg
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 3.404ns (57.077%)  route 2.560ns (42.923%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y84         FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.837     6.364    music/btSpeedGen/count_reg[7]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  music/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    music/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.021 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    music/btSpeedGen/count1_carry_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.412 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.723     9.135    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.332     9.467 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.467    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.017 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.131    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.245    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.473 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.473    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.701 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.701    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.035 r  music/btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.035    music/btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.439    14.780    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[29]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062    15.078    music/btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 3.383ns (56.925%)  route 2.560ns (43.075%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y84         FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.837     6.364    music/btSpeedGen/count_reg[7]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  music/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    music/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.021 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    music/btSpeedGen/count1_carry_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.412 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.723     9.135    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.332     9.467 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.467    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.017 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.131    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.245    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.473 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.473    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.701 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.701    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.014 r  music/btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.014    music/btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.439    14.780    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[31]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062    15.078    music/btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 3.309ns (56.382%)  route 2.560ns (43.618%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y84         FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.837     6.364    music/btSpeedGen/count_reg[7]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  music/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    music/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.021 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    music/btSpeedGen/count1_carry_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.412 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.723     9.135    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.332     9.467 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.467    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.017 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.131    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.245    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.473 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.473    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.701 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.701    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.940 r  music/btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.940    music/btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.439    14.780    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[30]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062    15.078    music/btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 3.293ns (56.263%)  route 2.560ns (43.737%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y84         FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.837     6.364    music/btSpeedGen/count_reg[7]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  music/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    music/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.021 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    music/btSpeedGen/count1_carry_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.412 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.723     9.135    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.332     9.467 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.467    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.017 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.131    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.245    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.473 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.473    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.701 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.701    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.924 r  music/btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.924    music/btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.439    14.780    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  music/btSpeedGen/count_reg[28]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062    15.078    music/btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 3.290ns (56.240%)  route 2.560ns (43.760%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y84         FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.837     6.364    music/btSpeedGen/count_reg[7]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  music/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    music/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.021 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    music/btSpeedGen/count1_carry_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.412 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.723     9.135    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.332     9.467 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.467    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.017 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.131    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.245    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.473 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.473    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.921 r  music/btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.921    music/btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  music/btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.439    14.780    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y89         FDCE                                         r  music/btSpeedGen/count_reg[25]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062    15.078    music/btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 3.269ns (56.083%)  route 2.560ns (43.917%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y84         FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.837     6.364    music/btSpeedGen/count_reg[7]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  music/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    music/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.021 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    music/btSpeedGen/count1_carry_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.412 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.723     9.135    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.332     9.467 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.467    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.017 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.131    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.245    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.473 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.473    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.900 r  music/btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.900    music/btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  music/btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.439    14.780    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y89         FDCE                                         r  music/btSpeedGen/count_reg[27]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062    15.078    music/btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 music/toneGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/toneGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 3.164ns (54.731%)  route 2.617ns (45.269%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.546     5.067    music/toneGen/clk_IBUF_BUFG
    SLICE_X15Y68         FDCE                                         r  music/toneGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  music/toneGen/count_reg[3]/Q
                         net (fo=5, routed)           1.424     6.947    music/toneGen/count_reg[3]
    SLICE_X11Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  music/toneGen/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.071    music/toneGen/count1_carry_i_7_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  music/toneGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.621    music/toneGen/count1_carry_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  music/toneGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.735    music/toneGen/count1_carry__0_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  music/toneGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.849    music/toneGen/count1_carry__1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  music/toneGen/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.184     9.147    music/toneGen/count1_carry__2_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.271 r  music/toneGen/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     9.271    music/toneGen/count[0]_i_4__0_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.821 r  music/toneGen/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    music/toneGen/count_reg[0]_i_1__0_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  music/toneGen/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.935    music/toneGen/count_reg[4]_i_1__0_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  music/toneGen/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.049    music/toneGen/count_reg[8]_i_1__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  music/toneGen/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.163    music/toneGen/count_reg[12]_i_1__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  music/toneGen/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    music/toneGen/count_reg[16]_i_1__0_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.391 r  music/toneGen/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.391    music/toneGen/count_reg[20]_i_1__0_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.505 r  music/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.514    music/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.848 r  music/toneGen/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.848    music/toneGen/count_reg[28]_i_1__0_n_6
    SLICE_X15Y75         FDCE                                         r  music/toneGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.423    14.764    music/toneGen/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  music/toneGen/count_reg[29]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X15Y75         FDCE (Setup_fdce_C_D)        0.062    15.049    music/toneGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 music/toneGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/toneGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 3.143ns (54.566%)  route 2.617ns (45.434%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.546     5.067    music/toneGen/clk_IBUF_BUFG
    SLICE_X15Y68         FDCE                                         r  music/toneGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  music/toneGen/count_reg[3]/Q
                         net (fo=5, routed)           1.424     6.947    music/toneGen/count_reg[3]
    SLICE_X11Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  music/toneGen/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.071    music/toneGen/count1_carry_i_7_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  music/toneGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.621    music/toneGen/count1_carry_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  music/toneGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.735    music/toneGen/count1_carry__0_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  music/toneGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.849    music/toneGen/count1_carry__1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  music/toneGen/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.184     9.147    music/toneGen/count1_carry__2_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.271 r  music/toneGen/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     9.271    music/toneGen/count[0]_i_4__0_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.821 r  music/toneGen/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    music/toneGen/count_reg[0]_i_1__0_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  music/toneGen/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.935    music/toneGen/count_reg[4]_i_1__0_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  music/toneGen/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.049    music/toneGen/count_reg[8]_i_1__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  music/toneGen/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.163    music/toneGen/count_reg[12]_i_1__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  music/toneGen/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    music/toneGen/count_reg[16]_i_1__0_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.391 r  music/toneGen/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.391    music/toneGen/count_reg[20]_i_1__0_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.505 r  music/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.514    music/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.827 r  music/toneGen/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.827    music/toneGen/count_reg[28]_i_1__0_n_4
    SLICE_X15Y75         FDCE                                         r  music/toneGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.423    14.764    music/toneGen/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  music/toneGen/count_reg[31]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X15Y75         FDCE (Setup_fdce_C_D)        0.062    15.049    music/toneGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 3.195ns (55.518%)  route 2.560ns (44.482%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y84         FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.837     6.364    music/btSpeedGen/count_reg[7]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  music/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    music/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.021 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    music/btSpeedGen/count1_carry_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.412 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.723     9.135    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.332     9.467 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.467    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.017 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.131    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.245    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.473 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.473    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.826 r  music/btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.826    music/btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X11Y89         FDCE                                         r  music/btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.439    14.780    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X11Y89         FDCE                                         r  music/btSpeedGen/count_reg[26]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062    15.078    music/btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.593     1.476    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y39          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.087     1.704    key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.749 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.749    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X2Y39          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.864     1.991    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y39          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y39          FDPE (Hold_fdpe_C_D)         0.121     1.610    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.593     1.476    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y39          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.089     1.706    key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.751    key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.864     1.991    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y39          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.120     1.609    key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.589     1.472    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y36          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.110     1.724    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X6Y36          LUT4 (Prop_lut4_I0_O)        0.048     1.772 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.772    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X6Y36          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.859     1.986    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y36          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y36          FDCE (Hold_fdce_C_D)         0.131     1.616    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.589     1.472    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y36          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.114     1.728    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.773    key_de/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X6Y36          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.859     1.986    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y36          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y36          FDPE (Hold_fdpe_C_D)         0.121     1.606    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.900%)  route 0.121ns (46.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.591     1.474    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y35          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.121     1.736    key_de/inst/inst/rx_data[2]
    SLICE_X3Y34          FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.860     1.987    key_de/inst/inst/clk
    SLICE_X3Y34          FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.066     1.554    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/is_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.190ns (53.868%)  route 0.163ns (46.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.589     1.472    key_de/inst/inst/clk
    SLICE_X4Y34          FDPE                                         r  key_de/inst/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  key_de/inst/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.163     1.776    key_de/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.049     1.825 r  key_de/inst/inst/Ps2Interface_i/is_extend_i_1/O
                         net (fo=1, routed)           0.000     1.825    key_de/inst/inst/Ps2Interface_i_n_2
    SLICE_X2Y33          FDCE                                         r  key_de/inst/inst/is_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.859     1.986    key_de/inst/inst/clk
    SLICE_X2Y33          FDCE                                         r  key_de/inst/inst/is_extend_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.131     1.639    key_de/inst/inst/is_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[457]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.110%)  route 0.134ns (41.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.585     1.468    key_de/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  key_de/key_reg[8]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  key_de/key_reg[8]_rep__4/Q
                         net (fo=64, routed)          0.134     1.743    key_de/key_reg[8]_rep__4_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  key_de/key_down[457]_i_1/O
                         net (fo=1, routed)           0.000     1.788    key_de/p_0_in[457]
    SLICE_X2Y27          FDCE                                         r  key_de/key_down_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.853     1.980    key_de/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  key_de/key_down_reg[457]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.121     1.602    key_de/key_down_reg[457]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[453]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.749%)  route 0.136ns (42.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.585     1.468    key_de/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  key_de/key_reg[8]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  key_de/key_reg[8]_rep__4/Q
                         net (fo=64, routed)          0.136     1.745    key_de/key_reg[8]_rep__4_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.790 r  key_de/key_down[453]_i_1/O
                         net (fo=1, routed)           0.000     1.790    key_de/p_0_in[453]
    SLICE_X2Y27          FDCE                                         r  key_de/key_down_reg[453]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.853     1.980    key_de/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  key_de/key_down_reg[453]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.121     1.602    key_de/key_down_reg[453]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.413%)  route 0.133ns (48.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.591     1.474    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y34          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.133     1.748    key_de/inst/inst/rx_data[3]
    SLICE_X3Y34          FDCE                                         r  key_de/inst/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.860     1.987    key_de/inst/inst/clk
    SLICE_X3Y34          FDCE                                         r  key_de/inst/inst/key_in_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.070     1.558    key_de/inst/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/is_break_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.339%)  route 0.163ns (46.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.589     1.472    key_de/inst/inst/clk
    SLICE_X4Y34          FDPE                                         r  key_de/inst/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  key_de/inst/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.163     1.776    key_de/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  key_de/inst/inst/Ps2Interface_i/is_break_i_1/O
                         net (fo=1, routed)           0.000     1.821    key_de/inst/inst/next_is_break
    SLICE_X2Y33          FDPE                                         r  key_de/inst/inst/is_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.859     1.986    key_de/inst/inst/clk
    SLICE_X2Y33          FDPE                                         r  key_de/inst/inst/is_break_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y33          FDPE (Hold_fdpe_C_D)         0.121     1.629    key_de/inst/inst/is_break_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y83   music/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y85   music/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y85   music/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86   music/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86   music/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86   music/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86   music/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y87   music/btSpeedGen/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y87   music/btSpeedGen/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   music/btSpeedGen/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   music/btSpeedGen/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   music/btSpeedGen/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   music/btSpeedGen/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   music/btSpeedGen/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   music/btSpeedGen/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   music/btSpeedGen/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   music/btSpeedGen/count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y90   music/btSpeedGen/count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y90   music/btSpeedGen/count_reg[29]/C



