Flow report for uart_test
Sun Nov 06 12:31:24 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Nov 06 12:31:24 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; uart_test                                   ;
; Top-level Entity Name              ; uart_embedded                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE30F23C7                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,068 / 28,848 ( 7 % )                      ;
;     Total combinational functions  ; 1,015 / 28,848 ( 4 % )                      ;
;     Dedicated logic registers      ; 1,802 / 28,848 ( 6 % )                      ;
; Total registers                    ; 1802                                        ;
; Total pins                         ; 77 / 329 ( 23 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,488 / 608,256 ( 3 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/06/2016 12:28:54 ;
; Main task         ; Compilation         ;
; Revision Name     ; uart_test           ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                                                                                                               ; Default Value ; Entity Name   ; Section Id       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+------------------+
; COMPILER_SIGNATURE_ID               ; 743138872608.147844253411164                                                                                                                                                                                                                                                                                                                                        ; --            ; --            ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                                                                                                                                                                                                                                                                                                                                ; --            ; --            ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                                                                                                                                                                                                                                                                                                                                              ; <None>        ; --            ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --            ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --            ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --            ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                                                                                                                                                                                            ; --            ; uart_embedded ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                                                                                                                                                               ; --            ; uart_embedded ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                                                                                                                                                                                              ; --            ; uart_embedded ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                                                                                 ; --            ; --            ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                                                                               ; --            ; --            ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                                                                                                                                        ; --            ; --            ; --               ;
; SLD_FILE                            ; db/uart_tap_auto_stripped.stp                                                                                                                                                                                                                                                                                                                                       ; --            ; --            ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                       ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                                                                             ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                                                                             ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                                                                              ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                                                                                       ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                                                                                          ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                                                                                      ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                                                                                   ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                                                                              ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                                                                                        ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                                                                                           ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                                                                                 ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                                                                            ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                                                                                ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                                                                                        ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                                                                                       ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                                                                                                                                ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                                                                                                                                ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=105                                                                                                                                                                                                                                                                                                                                                   ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=105                                                                                                                                                                                                                                                                                                                                                ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=105                                                                                                                                                                                                                                                                                                                                      ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=336                                                                                                                                                                                                                                                                                                                                       ; --            ; --            ; auto_signaltap_0 ;
; SMART_RECOMPILE                     ; On                                                                                                                                                                                                                                                                                                                                                                  ; Off           ; --            ; --               ;
; TOP_LEVEL_ENTITY                    ; uart_embedded                                                                                                                                                                                                                                                                                                                                                       ; uart_test     ; --            ; --               ;
; USE_SIGNALTAP_FILE                  ; output_files/uart_tap.stp                                                                                                                                                                                                                                                                                                                                           ; --            ; --            ; --               ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:25     ; 1.0                     ; 917 MB              ; 00:02:07                           ;
; Fitter                    ; 00:00:16     ; 1.1                     ; 1425 MB             ; 00:00:18                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 759 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:04     ; 1.0                     ; 876 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 747 MB              ; 00:00:04                           ;
; Total                     ; 00:01:53     ; --                      ; --                  ; 00:02:36                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; AOFF4            ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; AOFF4            ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; AOFF4            ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; AOFF4            ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; AOFF4            ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test
quartus_fit --read_settings_files=off --write_settings_files=off uart_test -c uart_test
quartus_asm --read_settings_files=off --write_settings_files=off uart_test -c uart_test
quartus_sta uart_test -c uart_test
quartus_eda --read_settings_files=off --write_settings_files=off uart_test -c uart_test



