Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/software/electronica/xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/hlocal/p2-20171023T092356Z-001/p2-20171023T092356Z-001/p2/pcores/pantallica_v1_00_a/hdl/vhdl/vgacore.vhd" in Library work.
Entity <vgacore> compiled.
Entity <vgacore> (Architecture <vgacore_arch>) compiled.
Compiling vhdl file "C:/hlocal/p2-20171023T092356Z-001/p2-20171023T092356Z-001/p2/pcores/pantallica_v1_00_a/hdl/vhdl/counter2.vhd" in Library work.
Entity <counter2> compiled.
Entity <counter2> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/hlocal/p2-20171023T092356Z-001/p2-20171023T092356Z-001/p2/pcores/pantallica_v1_00_a/hdl/vhdl/user_logic.vhd" in Library pantallica_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <user_logic> in library <pantallica_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <counter2> in library <work> (architecture <rtl>) with generics.
	numBits_g = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <user_logic> in library <pantallica_v1_00_a> (Architecture <IMP>).
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing generic Entity <counter2> in library <work> (Architecture <rtl>).
	numBits_g = 2
Entity <counter2> analyzed. Unit <counter2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/p2-20171023T092356Z-001/p2-20171023T092356Z-001/p2/pcores/pantallica_v1_00_a/hdl/vhdl/vgacore.vhd".
    Found 128x9-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <vsyncb>.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 106.
    Found 1-bit register for signal <hsyncbAux>.
    Found 10-bit comparator greatequal for signal <hsyncbAux$cmp_ge0000> created at line 138.
    Found 10-bit comparator less for signal <hsyncbAux$cmp_lt0000> created at line 138.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 122.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 154.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 154.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgacore> synthesized.


Synthesizing Unit <counter2>.
    Related source file is "C:/hlocal/p2-20171023T092356Z-001/p2-20171023T092356Z-001/p2/pcores/pantallica_v1_00_a/hdl/vhdl/counter2.vhd".
    Found 2-bit up counter for signal <cs>.
    Summary:
	inferred   1 Counter(s).
Unit <counter2> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/hlocal/p2-20171023T092356Z-001/p2-20171023T092356Z-001/p2/pcores/pantallica_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_AlmostEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_Data<9:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IP2WFIFO_RdReq>.
    Found 1-bit register for signal <clock>.
    Found 2-bit up counter for signal <cuenta>.
    Found 1-bit register for signal <currentStateLectura<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <user_logic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x9-bit dual-port RAM                               : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 2-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 5
# Comparators                                          : 6
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vgacore>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 9-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <rectangulo>    |          |
    |     diA            | connected to signal <color>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 9-bit                    |          |
    |     addrB          | connected to signal <vcnt>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vgacore> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x9-bit dual-port distributed RAM                   : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 2-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 6
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Optimizing unit <vgacore> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 122

Cell Usage :
# BELS                             : 175
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 21
#      LUT2_L                      : 1
#      LUT3                        : 39
#      LUT4                        : 41
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MUXCY                       : 17
#      MUXF5                       : 19
#      MUXF6                       : 9
#      XORCY                       : 19
# FlipFlops/Latches                : 28
#      FDC                         : 21
#      FDCE                        : 2
#      FDE                         : 1
#      FDP                         : 2
#      FDR                         : 2
# RAMS                             : 72
#      RAM16X1D                    : 72
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 18
#      OBUF                        : 47
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       57  out of   7680     0%  
 Number of Slice Flip Flops:             28  out of  15360     0%  
 Number of 4 input LUTs:                254  out of  15360     1%  
    Number used as logic:               110
    Number used as RAMs:                144
 Number of IOs:                         122
 Number of bonded IOBs:                  66  out of    173    38%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Clk                         | BUFGP                  | 7     |
clock1                             | BUFG                   | 82    |
vga/hsyncbAux                      | NONE(vga/vcnt_9)       | 11    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Reset                       | IBUF                   | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.315ns (Maximum Frequency: 158.347MHz)
   Minimum input arrival time before clock: 3.955ns
   Maximum output required time after clock: 11.756ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 14 / 9
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            sincro/cs_0 (FF)
  Destination:       sincro/cs_0 (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: sincro/cs_0 to sincro/cs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   0.771  sincro/cs_0 (sincro/cs_0)
     INV:I->O              1   0.479   0.681  sincro/Mcount_cs_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.176          sincro/cs_0
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock1'
  Clock period: 5.824ns (frequency: 171.714MHz)
  Total number of paths / destination ports: 438 / 10
-------------------------------------------------------------------------
Delay:               5.824ns (Levels of Logic = 11)
  Source:            vga/hcnt_3 (FF)
  Destination:       vga/hcnt_8 (FF)
  Source Clock:      clock1 rising
  Destination Clock: clock1 rising

  Data Path: vga/hcnt_3 to vga/hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.626   1.652  vga/hcnt_3 (vga/hcnt_3)
     LUT4_D:I3->O          4   0.479   0.802  vga/hcnt_not0001_inv1_SW0 (N3)
     LUT4:I3->O            1   0.479   0.000  vga/Mcount_hcnt_lut<0> (vga/Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.435   0.000  vga/Mcount_hcnt_cy<0> (vga/Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_hcnt_cy<1> (vga/Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_hcnt_cy<2> (vga/Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_hcnt_cy<3> (vga/Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_hcnt_cy<4> (vga/Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_hcnt_cy<5> (vga/Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_hcnt_cy<6> (vga/Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.056   0.000  vga/Mcount_hcnt_cy<7> (vga/Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.786   0.000  vga/Mcount_hcnt_xor<8> (vga/Mcount_hcnt8)
     FDC:D                     0.176          vga/hcnt_8
    ----------------------------------------
    Total                      5.824ns (3.370ns logic, 2.454ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/hsyncbAux'
  Clock period: 6.315ns (frequency: 158.347MHz)
  Total number of paths / destination ports: 506 / 11
-------------------------------------------------------------------------
Delay:               6.315ns (Levels of Logic = 12)
  Source:            vga/vcnt_7 (FF)
  Destination:       vga/vcnt_9 (FF)
  Source Clock:      vga/hsyncbAux rising
  Destination Clock: vga/hsyncbAux rising

  Data Path: vga/vcnt_7 to vga/vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             76   0.626   2.084  vga/vcnt_7 (vga/vcnt_7)
     LUT4_D:I0->O          5   0.479   0.806  vga/vcnt_not0001_inv251_SW0 (N5)
     LUT4:I3->O            1   0.479   0.000  vga/Mcount_vcnt_lut<0> (vga/Mcount_vcnt_lut<0>)
     MUXCY:S->O            1   0.435   0.000  vga/Mcount_vcnt_cy<0> (vga/Mcount_vcnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_vcnt_cy<1> (vga/Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_vcnt_cy<2> (vga/Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_vcnt_cy<3> (vga/Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_vcnt_cy<4> (vga/Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_vcnt_cy<5> (vga/Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_vcnt_cy<6> (vga/Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  vga/Mcount_vcnt_cy<7> (vga/Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.056   0.000  vga/Mcount_vcnt_cy<8> (vga/Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.786   0.000  vga/Mcount_vcnt_xor<9> (vga/Mcount_vcnt9)
     FDC:D                     0.176          vga/vcnt_9
    ----------------------------------------
    Total                      6.315ns (3.425ns logic, 2.890ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.955ns (Levels of Logic = 2)
  Source:            Bus2IP_Reset (PAD)
  Destination:       clock (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_Reset to clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.715   1.556  Bus2IP_Reset_IBUF (Bus2IP_Reset_IBUF)
     INV:I->O              1   0.479   0.681  Bus2IP_Reset_inv1_INV_0 (Bus2IP_Reset_inv)
     FDE:CE                    0.524          clock
    ----------------------------------------
    Total                      3.955ns (1.718ns logic, 2.237ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock1'
  Total number of paths / destination ports: 576 / 432
-------------------------------------------------------------------------
Offset:              3.687ns (Levels of Logic = 2)
  Source:            WFIFO2IP_Data<25> (PAD)
  Destination:       vga/Mram_RAM72 (RAM)
  Destination Clock: clock1 rising

  Data Path: WFIFO2IP_Data<25> to vga/Mram_RAM72
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.715   1.216  WFIFO2IP_Data_25_IBUF (WFIFO2IP_Data_25_IBUF)
     LUT4:I0->O            9   0.479   0.955  vga/write_ctrl7 (vga/write_ctrl7)
     RAM16X1D:WE               0.322          vga/Mram_RAM8
    ----------------------------------------
    Total                      3.687ns (1.516ns logic, 2.171ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/hsyncbAux'
  Total number of paths / destination ports: 307 / 10
-------------------------------------------------------------------------
Offset:              11.756ns (Levels of Logic = 6)
  Source:            vga/vcnt_5 (FF)
  Destination:       rgb<8> (PAD)
  Source Clock:      vga/hsyncbAux rising

  Data Path: vga/vcnt_5 to rgb<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             76   0.626   1.789  vga/vcnt_5 (vga/vcnt_5)
     RAM16X1D:DPRA1->DPO    1   0.479   0.851  vga/Mram_RAM3 (vga/N15)
     LUT3:I1->O            1   0.479   0.000  vga/inst_LPM_MUX_51 (vga/inst_LPM_MUX_51)
     MUXF5:I1->O           1   0.314   0.000  vga/inst_LPM_MUX_4_f5 (vga/inst_LPM_MUX_4_f5)
     MUXF6:I0->O           1   0.298   0.851  vga/inst_LPM_MUX_2_f6 (vga/_varindex0000<0>)
     LUT2:I1->O            1   0.479   0.681  vga/rgb<0>1 (rgb_0_OBUF)
     OBUF:I->O                 4.909          rgb_0_OBUF (rgb<0>)
    ----------------------------------------
    Total                     11.756ns (7.584ns logic, 4.172ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock1'
  Total number of paths / destination ports: 163 / 10
-------------------------------------------------------------------------
Offset:              10.560ns (Levels of Logic = 5)
  Source:            vga/hcnt_3 (FF)
  Destination:       rgb<8> (PAD)
  Source Clock:      clock1 rising

  Data Path: vga/hcnt_3 to rgb<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.626   1.924  vga/hcnt_3 (vga/hcnt_3)
     LUT3:I0->O            1   0.479   0.000  vga/inst_LPM_MUX_4 (vga/inst_LPM_MUX_4)
     MUXF5:I1->O           1   0.314   0.000  vga/inst_LPM_MUX_3_f5 (vga/inst_LPM_MUX_3_f5)
     MUXF6:I1->O           1   0.298   0.851  vga/inst_LPM_MUX_2_f6 (vga/_varindex0000<0>)
     LUT2:I1->O            1   0.479   0.681  vga/rgb<0>1 (rgb_0_OBUF)
     OBUF:I->O                 4.909          rgb_0_OBUF (rgb<0>)
    ----------------------------------------
    Total                     10.560ns (7.105ns logic, 3.455ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            IP2WFIFO_RdReq (FF)
  Destination:       IP2WFIFO_RdReq (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: IP2WFIFO_RdReq to IP2WFIFO_RdReq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.626   0.681  IP2WFIFO_RdReq (IP2WFIFO_RdReq_OBUF)
     OBUF:I->O                 4.909          IP2WFIFO_RdReq_OBUF (IP2WFIFO_RdReq)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.62 secs
 
--> 

Total memory usage is 264376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

