vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 11:36:41 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  73, reg core[1] =   8, reg core[2] =   1, reg core[3] =   1, reg core[4] =   8, reg core[5] = 255, reg core[6] =   1, reg core[7] =  70
# dm core[64] =   7, dm core[65] =   7, dm core[66] =  64, dm core[67] =   2, dm core[68] =  18, dm core[69] =   0, dm core[70] =  73
# fail Min =  2, dm core[64] =   9
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   9
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3200550 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 11:52:24 on Jun 04,2024, Elapsed time: 0:15:43
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 11:52:41 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  18, reg core[1] =   8, reg core[2] = 237, reg core[3] =   2, reg core[4] =   5, reg core[5] = 255, reg core[6] =   1, reg core[7] =  70
# dm core[64] =  16, dm core[65] =   0, dm core[66] =  64, dm core[67] =   2, dm core[68] =  18, dm core[69] =   3, dm core[70] =  18
# fail Min =  2, dm core[64] =  16
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   0
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3188350 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 12:00:15 on Jun 04,2024, Elapsed time: 0:07:34
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 12:00:27 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/alu1/taken
add wave  \
sim:/test_bench/D1/alu1/inA
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  18, reg core[1] =   8, reg core[2] = 237, reg core[3] =   2, reg core[4] =   5, reg core[5] = 255, reg core[6] =   1, reg core[7] =  70
# dm core[64] =  16, dm core[65] =   0, dm core[66] =  64, dm core[67] =   2, dm core[68] =  18, dm core[69] =   3, dm core[70] =  18
# fail Min =  2, dm core[64] =  16
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   0
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3188350 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 12:18:27 on Jun 04,2024, Elapsed time: 0:18:00
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 12:18:42 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
sim:/test_bench/D1/alu1/inA
add wave  \
sim:/test_bench/D1/alu1/taken
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   0, reg core[1] =   8, reg core[2] =  10, reg core[3] =  12, reg core[4] =   0, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =   0, dm core[65] =   0, dm core[66] =  64, dm core[67] =  10, dm core[68] =  12, dm core[69] =   0, dm core[70] =  64
# fail Min =  2, dm core[64] =   1
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   1
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2065050 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 12:24:39 on Jun 04,2024, Elapsed time: 0:05:57
# Errors: 0, Warnings: 2
# Compile of alu.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 12:25:57 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
add wave  \
sim:/test_bench/D1/alu1/taken
add wave  \
sim:/test_bench/D1/alu1/inA
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  18, reg core[1] =   8, reg core[2] =   0, reg core[3] =   2, reg core[4] =   3, reg core[5] = 255, reg core[6] =   1, reg core[7] =  67
# dm core[64] =   4, dm core[65] =  11, dm core[66] =  64, dm core[67] =   2, dm core[68] =  18, dm core[69] =   3, dm core[70] =  18
# fail Min =  2, dm core[64] =   3
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  13
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3190150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 12:35:33 on Jun 04,2024, Elapsed time: 0:09:36
# Errors: 0, Warnings: 3
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 12:35:54 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/pc1/*
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
sim:/test_bench/D1/alu1/inA
add wave  \
sim:/test_bench/D1/alu1/taken
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  18, reg core[1] =   8, reg core[2] =   0, reg core[3] =   2, reg core[4] =   3, reg core[5] = 255, reg core[6] =   1, reg core[7] =  67
# dm core[64] =   4, dm core[65] =  11, dm core[66] =  64, dm core[67] =   2, dm core[68] =  18, dm core[69] =   3, dm core[70] =  18
# fail Min =  2, dm core[64] =   3
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  13
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3190150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 12:47:11 on Jun 04,2024, Elapsed time: 0:11:17
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 12:47:24 on Jun 04,2024
# Loading sv_std.std
# Loading work.alu_tb
# Loading work.alu
run -all
#  opcode=1,  inA=160  inB=  6  rslt= 80  taken=0
#  opcode=2,  inA= 17  inB=144  rslt=161  taken=0
#  opcode=3,  inA=128  inB=  0  rslt=  0  taken=0
#  opcode=4,  inA= 17  inB=144  rslt=129  taken=0
#  opcode=5,  inA=  0  inB=  0  rslt=  0  taken=1
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/PC and alu tb/alu_tb.sv(43)
#    Time: 50 ns  Iteration: 0  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/PC and alu tb/alu_tb.sv line 43
quit -sim
# End time: 12:49:26 on Jun 04,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 12:49:57 on Jun 04,2024
# Loading sv_std.std
# Loading work.alu_tb
# Loading work.alu
run -all
#  opcode=1,  inA=160  inB=  6  rslt= 80  taken=0
#  opcode=2,  inA= 17  inB=144  rslt=161  taken=0
#  opcode=3,  inA=128  inB=  0  rslt=  0  taken=1
#  opcode=4,  inA= 17  inB=144  rslt=129  taken=0
#  opcode=5,  inA=  0  inB=  0  rslt=  0  taken=1
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/PC and alu tb/alu_tb.sv(43)
#    Time: 50 ns  Iteration: 0  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/PC and alu tb/alu_tb.sv line 43
quit -sim
# End time: 12:54:20 on Jun 04,2024, Elapsed time: 0:04:23
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 12:54:36 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
sim:/test_bench/D1/alu1/inA
add wave  \
sim:/test_bench/D1/alu1/taken
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   0, reg core[1] =   8, reg core[2] =  10, reg core[3] =  12, reg core[4] =   0, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =   0, dm core[65] =   8, dm core[66] =  64, dm core[67] =  10, dm core[68] =  12, dm core[69] =   0, dm core[70] =  64
# fail Min =  2, dm core[64] =   1
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  10
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2064550 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 12:59:51 on Jun 04,2024, Elapsed time: 0:05:15
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 13:00:01 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
sim:/test_bench/D1/alu1/taken
add wave  \
sim:/test_bench/D1/alu1/inA
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   0, reg core[1] =   8, reg core[2] =  10, reg core[3] =  12, reg core[4] =   0, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =   0, dm core[65] =   8, dm core[66] =  64, dm core[67] =  10, dm core[68] =  12, dm core[69] =   0, dm core[70] =  64
# fail Min =  2, dm core[64] =   1
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  10
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2064550 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 13:03:28 on Jun 04,2024, Elapsed time: 0:03:27
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 13:03:41 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
sim:/test_bench/D1/alu1/inA
add wave  \
sim:/test_bench/D1/alu1/taken
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  18, reg core[1] =   8, reg core[2] =   0, reg core[3] =   2, reg core[4] =   3, reg core[5] = 255, reg core[6] =   1, reg core[7] =  67
# dm core[64] =   4, dm core[65] =  11, dm core[66] =  64, dm core[67] =   2, dm core[68] =  18, dm core[69] =   3, dm core[70] =  18
# fail Min =  2, dm core[64] =   3
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  13
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3190150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
# End time: 13:37:37 on Jun 04,2024, Elapsed time: 0:33:56
# Errors: 0, Warnings: 3
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 13:37:45 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   1, reg core[1] =   8, reg core[2] =   1, reg core[3] =   3, reg core[4] =   3, reg core[5] = 255, reg core[6] =   1, reg core[7] =  69
# dm core[64] =   3, dm core[65] =  13, dm core[66] =  64, dm core[67] =   4, dm core[68] =  22, dm core[69] =   3, dm core[70] =   1
# fail Min =  2, dm core[64] =   3
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  13
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3622850 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 13:39:25 on Jun 04,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 13:39:31 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
add wave  \
sim:/test_bench/D1/rf1/core
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   1, reg core[1] =   8, reg core[2] =   1, reg core[3] =   3, reg core[4] =   3, reg core[5] = 255, reg core[6] =   1, reg core[7] =  69
# dm core[64] =   3, dm core[65] =  13, dm core[66] =  64, dm core[67] =   4, dm core[68] =  22, dm core[69] =   3, dm core[70] =   1
# fail Min =  2, dm core[64] =   3
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  13
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 3622850 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
# End time: 13:41:06 on Jun 04,2024, Elapsed time: 0:01:35
# Errors: 0, Warnings: 2
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 13:41:16 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
add wave  \
sim:/test_bench/D1/rf1/core
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   1, reg core[1] =   8, reg core[2] =   0, reg core[3] =   7, reg core[4] =   3, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =   5, dm core[65] =  11, dm core[66] =  64, dm core[67] =   0, dm core[68] =  62, dm core[69] =   5, dm core[70] =   1
# fail Min =  2, dm core[64] =   5
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  11
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 27973050 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 13:50:23 on Jun 04,2024, Elapsed time: 0:09:07
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 13:50:39 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[64]}
add wave  \
{sim:/test_bench/D1/dm/core[65]}
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   1, reg core[1] =   8, reg core[2] =   0, reg core[3] =   7, reg core[4] =   5, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =   5, dm core[65] =  11, dm core[66] =  64, dm core[67] =   0, dm core[68] =  62, dm core[69] =   5, dm core[70] =   1
# fail Min =  2, dm core[64] =   5
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  11
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 27972550 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
# End time: 13:54:40 on Jun 04,2024, Elapsed time: 0:04:01
# Errors: 0, Warnings: 3
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 13:54:47 on Jun 04,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
add wave  \
sim:/test_bench/D1/rf1/core
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   0, reg core[1] =   8, reg core[2] =   0, reg core[3] =   0, reg core[4] =   0, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =   2, dm core[65] =  14, dm core[66] =  64, dm core[67] =  62, dm core[68] =  64, dm core[69] =   0, dm core[70] =   0
# good Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# good Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 25972550 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 13:56:54 on Jun 04,2024, Elapsed time: 0:02:07
# Errors: 0, Warnings: 1
