<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p107" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_107{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_107{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_107{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_107{left:768px;bottom:1051px;letter-spacing:0.25px;}
#t5_107{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_107{left:656px;bottom:996px;letter-spacing:-0.18px;}
#t7_107{left:714px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t8_107{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_107{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_107{left:420px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_107{left:552px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_107{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_107{left:464px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_107{left:565px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_107{left:69px;bottom:929px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tg_107{left:236px;bottom:929px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#th_107{left:337px;bottom:929px;letter-spacing:-0.11px;}
#ti_107{left:69px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tj_107{left:69px;bottom:888px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tk_107{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_107{left:69px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_107{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tn_107{left:69px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_107{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_107{left:69px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_107{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tr_107{left:69px;bottom:738px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ts_107{left:69px;bottom:670px;letter-spacing:0.14px;}
#tt_107{left:150px;bottom:670px;letter-spacing:0.2px;}
#tu_107{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_107{left:69px;bottom:618px;}
#tw_107{left:95px;bottom:622px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tx_107{left:69px;bottom:595px;}
#ty_107{left:95px;bottom:599px;letter-spacing:-0.22px;word-spacing:-0.32px;}
#tz_107{left:95px;bottom:582px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#t10_107{left:69px;bottom:556px;}
#t11_107{left:95px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t12_107{left:69px;bottom:533px;}
#t13_107{left:95px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t14_107{left:69px;bottom:510px;}
#t15_107{left:95px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_107{left:95px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_107{left:520px;bottom:503px;}
#t18_107{left:536px;bottom:496px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t19_107{left:95px;bottom:480px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1a_107{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_107{left:69px;bottom:438px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1c_107{left:69px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1d_107{left:69px;bottom:405px;letter-spacing:-0.19px;word-spacing:-0.35px;}
#t1e_107{left:69px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1f_107{left:69px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1g_107{left:69px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1h_107{left:69px;bottom:330px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t1i_107{left:69px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1j_107{left:69px;bottom:254px;letter-spacing:0.12px;}
#t1k_107{left:151px;bottom:254px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1l_107{left:69px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1m_107{left:69px;bottom:214px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1n_107{left:69px;bottom:197px;letter-spacing:-0.19px;word-spacing:-0.62px;}
#t1o_107{left:69px;bottom:180px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1p_107{left:69px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1q_107{left:69px;bottom:139px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_107{left:69px;bottom:122px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_107{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_107{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s3_107{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_107{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_107{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_107{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_107{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_107{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts107" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg107Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg107" style="-webkit-user-select: none;"><object width="935" height="1210" data="107/107.svg" type="image/svg+xml" id="pdf107" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_107" class="t s1_107">Vol. 3A </span><span id="t2_107" class="t s1_107">4-1 </span>
<span id="t3_107" class="t s2_107">CHAPTER 4 </span>
<span id="t4_107" class="t s2_107">PAGING </span>
<span id="t5_107" class="t s3_107">Chapter 3 explains how segmentation converts logical addresses to linear addresses. </span><span id="t6_107" class="t s4_107">Paging </span><span id="t7_107" class="t s3_107">(or linear-address </span>
<span id="t8_107" class="t s3_107">translation) is the process of translating linear addresses so that they can be used to access memory or I/O </span>
<span id="t9_107" class="t s3_107">devices. Paging translates each linear address to a </span><span id="ta_107" class="t s4_107">physical address </span><span id="tb_107" class="t s3_107">and determines, for each translation, what </span>
<span id="tc_107" class="t s3_107">accesses to the linear address are allowed (the address’s </span><span id="td_107" class="t s4_107">access rights</span><span id="te_107" class="t s3_107">) and the type of caching used for such </span>
<span id="tf_107" class="t s3_107">accesses (the address’s </span><span id="tg_107" class="t s4_107">memory type</span><span id="th_107" class="t s3_107">). </span>
<span id="ti_107" class="t s3_107">Intel-64 processors support four different paging modes. These modes are identified and defined in Section 4.1. </span>
<span id="tj_107" class="t s3_107">Section 4.2 gives an overview of the translation mechanism that is used in all modes. Section 4.3, Section 4.4, and </span>
<span id="tk_107" class="t s3_107">Section 4.5 discuss the four paging modes in detail. </span>
<span id="tl_107" class="t s3_107">Section 4.6 details how paging determines and uses access rights. Section 4.7 discusses exceptions that may be </span>
<span id="tm_107" class="t s3_107">generated by paging (page-fault exceptions). Section 4.8 considers data which the processor writes in response to </span>
<span id="tn_107" class="t s3_107">linear-address accesses (accessed and dirty flags). </span>
<span id="to_107" class="t s3_107">Section 4.9 describes how paging determines the memory types used for accesses to linear addresses. Section </span>
<span id="tp_107" class="t s3_107">4.10 provides details of how a processor may cache information about linear-address translation. Section 4.11 </span>
<span id="tq_107" class="t s3_107">outlines interactions between paging and certain VMX features. Section 4.12 gives an overview of how paging can </span>
<span id="tr_107" class="t s3_107">be used to implement virtual memory. </span>
<span id="ts_107" class="t s5_107">4.1 </span><span id="tt_107" class="t s5_107">PAGING MODES AND CONTROL BITS </span>
<span id="tu_107" class="t s3_107">Paging behavior is controlled by the following control bits: </span>
<span id="tv_107" class="t s6_107">• </span><span id="tw_107" class="t s3_107">The WP and PG flags in control register CR0 (bit 16 and bit 31, respectively). </span>
<span id="tx_107" class="t s6_107">• </span><span id="ty_107" class="t s3_107">The PSE, PAE, PGE, LA57, PCIDE, SMEP, SMAP, PKE, CET, and PKS flags in control register CR4 (bit 4, bit 5, </span>
<span id="tz_107" class="t s3_107">bit 7, bit 12, bit 17, bit 20, bit 21, bit 22, bit 23, and bit 24, respectively). </span>
<span id="t10_107" class="t s6_107">• </span><span id="t11_107" class="t s3_107">The LME and NXE flags in the IA32_EFER MSR (bit 8 and bit 11, respectively). </span>
<span id="t12_107" class="t s6_107">• </span><span id="t13_107" class="t s3_107">The AC flag in the EFLAGS register (bit 18). </span>
<span id="t14_107" class="t s6_107">• </span><span id="t15_107" class="t s3_107">The “enable HLAT” VM-execution control (tertiary processor-based VM-execution control bit 1; see Section </span>
<span id="t16_107" class="t s3_107">25.6.2, “Processor-Based VM-Execution Controls,” in the Intel </span>
<span id="t17_107" class="t s7_107">® </span>
<span id="t18_107" class="t s3_107">64 and IA-32 Architectures Software </span>
<span id="t19_107" class="t s3_107">Developer’s Manual, Volume 3C). </span>
<span id="t1a_107" class="t s3_107">Software enables paging by using the MOV to CR0 instruction to set CR0.PG. Before doing so, software should </span>
<span id="t1b_107" class="t s3_107">ensure that control register CR3 contains the physical address of the first paging structure that the processor will </span>
<span id="t1c_107" class="t s3_107">use for linear-address translation (see Section 4.2) and that that structure is initialized as desired. See Table 4-3, </span>
<span id="t1d_107" class="t s3_107">Table 4-7, and Table 4-12 for the use of CR3 in the different paging modes. </span>
<span id="t1e_107" class="t s3_107">Section 4.1.1 describes how the values of CR0.PG, CR4.PAE, CR4.LA57, and IA32_EFER.LME determine whether </span>
<span id="t1f_107" class="t s3_107">paging is enabled and, if so, which of four paging modes is in use. Section 4.1.2 explains how to manage these bits </span>
<span id="t1g_107" class="t s3_107">to establish or make changes in paging modes. Section 4.1.3 discusses how CR0.WP, CR4.PSE, CR4.PGE, </span>
<span id="t1h_107" class="t s3_107">CR4.PCIDE, CR4.SMEP, CR4.SMAP, CR4.PKE, CR4.CET, CR4.PKS, and IA32_EFER.NXE modify the operation of the </span>
<span id="t1i_107" class="t s3_107">different paging modes. </span>
<span id="t1j_107" class="t s8_107">4.1.1 </span><span id="t1k_107" class="t s8_107">Four Paging Modes </span>
<span id="t1l_107" class="t s3_107">If CR0.PG = 0, paging is not used. The logical processor treats all linear addresses as if they were physical </span>
<span id="t1m_107" class="t s3_107">addresses. CR4.PAE, CR4.LA57, and IA32_EFER.LME are ignored by the processor, as are CR0.WP, CR4.PSE, </span>
<span id="t1n_107" class="t s3_107">CR4.PGE, CR4.SMEP, CR4.SMAP, and IA32_EFER.NXE. (CR4.CET is also ignored insofar as it affects linear-address </span>
<span id="t1o_107" class="t s3_107">access rights.) </span>
<span id="t1p_107" class="t s3_107">Paging is enabled if CR0.PG = 1. Paging can be enabled only if protection is enabled (CR0.PE = 1). If paging is </span>
<span id="t1q_107" class="t s3_107">enabled, one of four paging modes is used. The values of CR4.PAE, CR4.LA57, and IA32_EFER.LME determine </span>
<span id="t1r_107" class="t s3_107">which paging mode is used: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
