######################################################################################
# This is a generated CSV file representing the addressing in design design_1
#
# Format:
# Master Segment Name, Address Space, Slave Segment, Offset, Range ...
#      Excluded (optional), Included (optional), Unassigned (optional)
######################################################################################

# 
# Assignments in Address Space /audio_formatter_0/m_axi_mm2s
#
SEG_processing_system7_0_HP0_DDR_LOWOCM,/audio_formatter_0/m_axi_mm2s,/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM,0x00000000,512M
# 
# Assignments in Address Space /audio_formatter_0/m_axi_s2mm
#
SEG_processing_system7_0_HP0_DDR_LOWOCM,/audio_formatter_0/m_axi_s2mm,/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM,0x00000000,512M
# 
# Assignments in Address Space /processing_system7_0/Data
#
SEG_processing_system7_0_HP0_DDR_LOWOCM,/processing_system7_0/Data,/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM,0x0000,1,Excluded
SEG_axi_gpio_0_Reg,/processing_system7_0/Data,/axi_gpio_0/S_AXI/Reg,0x41200000,64K
SEG_axi_gpio_1_Reg,/processing_system7_0/Data,/axi_gpio_1/S_AXI/Reg,0x41210000,64K
SEG_audio_formatter_0_reg0,/processing_system7_0/Data,/audio_formatter_0/s_axi_lite/reg0,0x43C00000,64K
SEG_i2s_receiver_0_Reg,/processing_system7_0/Data,/i2s_receiver_0/s_axi_ctrl/Reg,0x43C10000,64K
SEG_i2s_transmitter_0_Reg,/processing_system7_0/Data,/i2s_transmitter_0/s_axi_ctrl/Reg,0x43C20000,64K
