Timing Analyzer report for M1
Fri May 23 23:25:25 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; M1                                                      ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.48        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.7%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   5.7%      ;
;     Processors 5-12        ;   2.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 195312.500 ; 0.01 MHz  ; 0.000 ; 97656.250 ; 50.00      ; 78125     ; 8           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 51.28 MHz  ; 51.28 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 249.94 MHz ; 249.94 MHz      ; clk                                             ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -7.261 ; -4486.888     ;
; clk                                             ; -2.642 ; -10.461       ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.302 ; 0.000         ;
; clk                                             ; 0.535 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+-------------------------------------------------+-----------+---------------+
; Clock                                           ; Slack     ; End Point TNS ;
+-------------------------------------------------+-----------+---------------+
; clk                                             ; 9.577     ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 97655.946 ; 0.000         ;
+-------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                        ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -7.261 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.217     ; 7.469      ;
; -7.234 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.561     ; 7.098      ;
; -7.165 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.217     ; 7.373      ;
; -7.080 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.214     ; 7.291      ;
; -7.061 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.214     ; 7.272      ;
; -7.053 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 7.260      ;
; -7.052 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 7.286      ;
; -7.047 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 7.254      ;
; -7.045 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.562     ; 6.908      ;
; -6.991 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.190     ; 7.226      ;
; -6.977 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 7.184      ;
; -6.937 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 7.171      ;
; -6.906 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.217     ; 7.114      ;
; -6.905 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 7.112      ;
; -6.887 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 7.097      ;
; -6.882 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 7.116      ;
; -6.855 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 7.065      ;
; -6.841 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 7.075      ;
; -6.841 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.219     ; 7.047      ;
; -6.830 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.188     ; 7.067      ;
; -6.829 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.217     ; 7.037      ;
; -6.828 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 7.061      ;
; -6.799 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 7.033      ;
; -6.798 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.190     ; 7.033      ;
; -6.795 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.238     ; 6.982      ;
; -6.787 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.214     ; 6.998      ;
; -6.777 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.190     ; 7.012      ;
; -6.764 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.188     ; 7.001      ;
; -6.751 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.232     ; 6.944      ;
; -6.751 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.190     ; 6.986      ;
; -6.733 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.217     ; 6.941      ;
; -6.707 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.940      ;
; -6.704 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.911      ;
; -6.690 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.219     ; 6.896      ;
; -6.652 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.885      ;
; -6.638 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.871      ;
; -6.620 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.188     ; 6.857      ;
; -6.607 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.843      ;
; -6.603 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.810      ;
; -6.599 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.217     ; 6.807      ;
; -6.595 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.239     ; 6.781      ;
; -6.587 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs1_dependency              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.567     ; 6.445      ;
; -6.578 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.812      ;
; -6.566 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.802      ;
; -6.557 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.767      ;
; -6.553 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.239     ; 6.739      ;
; -6.552 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.188     ; 6.789      ;
; -6.551 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.785      ;
; -6.547 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.781      ;
; -6.543 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.217     ; 6.751      ;
; -6.540 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.747      ;
; -6.536 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.233     ; 6.728      ;
; -6.532 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.562     ; 6.395      ;
; -6.519 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.729      ;
; -6.509 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.716      ;
; -6.450 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.686      ;
; -6.436 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.670      ;
; -6.429 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.190     ; 6.664      ;
; -6.424 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.634      ;
; -6.414 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.650      ;
; -6.402 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.188     ; 6.639      ;
; -6.397 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.604      ;
; -6.396 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.603      ;
; -6.383 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.617      ;
; -6.376 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.612      ;
; -6.375 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.608      ;
; -6.347 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.557      ;
; -6.344 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.578      ;
; -6.331 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.538      ;
; -6.329 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.219     ; 6.535      ;
; -6.322 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.558      ;
; -6.316 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.523      ;
; -6.312 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.567     ; 6.170      ;
; -6.288 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.521      ;
; -6.286 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.493      ;
; -6.258 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.214     ; 6.469      ;
; -6.253 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.233     ; 6.445      ;
; -6.240 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[14]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.574     ; 6.091      ;
; -6.218 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.452      ;
; -6.211 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.445      ;
; -6.210 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.567     ; 6.068      ;
; -6.207 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.440      ;
; -6.203 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.436      ;
; -6.196 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.191     ; 6.430      ;
; -6.192 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.402      ;
; -6.186 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.419      ;
; -6.184 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.394      ;
; -6.181 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.214     ; 6.392      ;
; -6.180 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.568     ; 6.037      ;
; -6.179 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[13]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.574     ; 6.030      ;
; -6.172 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.408      ;
; -6.154 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.361      ;
; -6.135 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.189     ; 6.371      ;
; -6.130 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.192     ; 6.363      ;
; -6.124 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[12]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.574     ; 5.975      ;
; -6.079 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.289      ;
; -6.063 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[11]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.574     ; 5.914      ;
; -6.056 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.218     ; 6.263      ;
; -6.029 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.219     ; 6.235      ;
; -6.025 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.215     ; 6.235      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.642 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.072      ; 7.152      ;
; -2.633 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 7.144      ;
; -2.628 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 7.139      ;
; -2.624 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.072      ; 7.134      ;
; -2.615 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 7.126      ;
; -2.610 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 7.121      ;
; -2.558 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 7.069      ;
; -2.540 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 7.051      ;
; -2.371 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.072      ; 6.881      ;
; -2.362 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.873      ;
; -2.357 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.868      ;
; -2.287 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.798      ;
; -1.946 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.717      ; 6.101      ;
; -1.907 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.717      ; 6.062      ;
; -1.886 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.717      ; 6.041      ;
; -1.883 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.716      ; 6.037      ;
; -1.786 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.943      ;
; -1.773 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.082      ; 6.293      ;
; -1.769 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.926      ;
; -1.764 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.285      ;
; -1.759 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.280      ;
; -1.744 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.255      ;
; -1.733 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.705      ; 5.876      ;
; -1.729 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.705      ; 5.872      ;
; -1.727 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.238      ;
; -1.724 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.868      ;
; -1.720 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.864      ;
; -1.719 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.863      ;
; -1.715 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.859      ;
; -1.689 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.210      ;
; -1.681 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.838      ;
; -1.681 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.837      ;
; -1.676 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.833      ;
; -1.675 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.832      ;
; -1.673 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.194      ;
; -1.669 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.825      ;
; -1.669 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.826      ;
; -1.668 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.825      ;
; -1.658 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.815      ;
; -1.658 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.815      ;
; -1.649 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.793      ;
; -1.648 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.805      ;
; -1.645 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.789      ;
; -1.643 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.800      ;
; -1.639 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.072      ; 6.149      ;
; -1.632 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.788      ;
; -1.631 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.788      ;
; -1.630 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.141      ;
; -1.628 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.149      ;
; -1.625 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.136      ;
; -1.617 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.774      ;
; -1.614 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.705      ; 5.757      ;
; -1.613 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.134      ;
; -1.610 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.082      ; 6.130      ;
; -1.607 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.764      ;
; -1.605 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.749      ;
; -1.602 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.758      ;
; -1.600 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.744      ;
; -1.599 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.072      ; 6.109      ;
; -1.593 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.114      ;
; -1.590 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.101      ;
; -1.590 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.072      ; 6.100      ;
; -1.585 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.096      ;
; -1.578 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.734      ;
; -1.576 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.097      ;
; -1.573 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.730      ;
; -1.567 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.078      ;
; -1.566 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.723      ;
; -1.565 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.076      ;
; -1.565 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.722      ;
; -1.564 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.082      ; 6.084      ;
; -1.555 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.066      ;
; -1.555 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.076      ;
; -1.550 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.071      ;
; -1.550 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.061      ;
; -1.530 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.674      ;
; -1.530 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.687      ;
; -1.521 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.677      ;
; -1.519 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.705      ; 5.662      ;
; -1.515 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 6.026      ;
; -1.513 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.670      ;
; -1.510 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.654      ;
; -1.505 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.706      ; 5.649      ;
; -1.497 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.072      ; 6.007      ;
; -1.496 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.653      ;
; -1.495 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.717      ; 5.650      ;
; -1.493 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.014      ;
; -1.490 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.646      ;
; -1.488 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 5.999      ;
; -1.486 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.642      ;
; -1.483 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.073      ; 5.994      ;
; -1.483 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.639      ;
; -1.482 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.718      ; 5.638      ;
; -1.481 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.638      ;
; -1.480 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 6.001      ;
; -1.476 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 5.997      ;
; -1.474 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.631      ;
; -1.473 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.719      ; 5.630      ;
; -1.460 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.083      ; 5.981      ;
; -1.457 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 2.082      ; 5.977      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.302 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[1]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.870      ;
; 0.314 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.878      ;
; 0.315 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[0]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.880      ;
; 0.319 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[0]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.319 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[2]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.324 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[3]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.892      ;
; 0.324 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[10]                            ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.326 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[2]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.891      ;
; 0.327 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[9]                                ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.896      ;
; 0.327 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[1]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.891      ;
; 0.337 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.918      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer_valid                                  ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer_valid                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; MemoryController_m1t:MemoryController|en_buffer                                ; MemoryController_m1t:MemoryController|en_buffer                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|stage1_valid                                           ; Core_m1:Core|LSU_m1:LSU|stage1_valid                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.valid                             ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.valid                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[3]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[3]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.345 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.909      ;
; 0.345 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.926      ;
; 0.346 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.910      ;
; 0.347 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[13]                               ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.919      ;
; 0.352 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.934      ;
; 0.353 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.917      ;
; 0.354 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.918      ;
; 0.356 ; Core_m1:Core|Divider_m1:Divider|temp_valid_flag                                ; Core_m1:Core|Divider_m1:Divider|temp_valid_flag                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Core_m1:Core|Divider_m1:Divider|state.EXECUTE                                  ; Core_m1:Core|Divider_m1:Divider|state.EXECUTE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[14] ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                         ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[5]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[12]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[12]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[14]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[14]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[0]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[7]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[5]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[1]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[3]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[9]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[9]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[11]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[11]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[13]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[13]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[2]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[4]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[6]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[8]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|a_reg[10]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[10]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|state.IDLE                                     ; Core_m1:Core|Divider_m1:Divider|state.IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|i_ctr[2]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[9]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[1]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.363 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.927      ;
; 0.373 ; Core_m1:Core|Multiplier_m1:Multiplier|stage1.dest_addr[2]                      ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.dest_addr[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.378 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.879      ;
; 0.379 ; Core_m1:Core|Divider_m1:Divider|q_reg[7]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[9]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; Core_m1:Core|Divider_m1:Divider|q_reg[12]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[14]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; Core_m1:Core|Divider_m1:Divider|q_reg[13]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[15]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; Core_m1:Core|Divider_m1:Divider|q_reg[11]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[13]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; Core_m1:Core|Divider_m1:Divider|q_reg[5]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; Core_m1:Core|Divider_m1:Divider|q_reg[4]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.946      ;
; 0.381 ; Core_m1:Core|Divider_m1:Divider|q_reg[3]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.601      ;
; 0.385 ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.387 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.952      ;
; 0.388 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[10]                            ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.889      ;
; 0.390 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[2]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.892      ;
; 0.391 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[1]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.892      ;
; 0.393 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.958      ;
; 0.398 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[0]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.900      ;
; 0.401 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 0.919      ;
; 0.409 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.910      ;
; 0.409 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 0.927      ;
; 0.410 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.911      ;
; 0.416 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.935      ;
; 0.417 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.918      ;
; 0.418 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.919      ;
; 0.420 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[12]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.422 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[11]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.641      ;
; 0.426 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[9]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.645      ;
; 0.427 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.928      ;
; 0.445 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.947      ;
; 0.451 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.953      ;
; 0.457 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.959      ;
; 0.497 ; Core_m1:Core|Divider_m1:Divider|q_reg[2]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.717      ;
; 0.509 ; MemoryController_m1t:MemoryController|sel_buffer                               ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.728      ;
; 0.512 ; MemoryController_m1t:MemoryController|sel_buffer                               ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[7]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.731      ;
; 0.517 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[8]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.520 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[12]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.739      ;
; 0.525 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[11]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.528 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[15]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.528 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[13]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.530 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[10]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.531 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[9]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.750      ;
; 0.536 ; Core_m1:Core|LSU_m1:LSU|stage1.address[1]                                      ; Core_m1:Core|LSU_m1:LSU|lsq~87                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.756      ;
; 0.536 ; Core_m1:Core|LSU_m1:LSU|stage1.address[3]                                      ; Core_m1:Core|LSU_m1:LSU|lsq~89                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.756      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.535 ; rst_buffer0                                                       ; rst_buffer1                                                                           ; clk                                             ; clk         ; 0.000        ; 0.077      ; 0.769      ;
; 1.047 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 3.895      ;
; 1.061 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 3.909      ;
; 1.073 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 3.921      ;
; 1.112 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 3.959      ;
; 1.126 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 3.962      ;
; 1.140 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 3.976      ;
; 1.152 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 3.988      ;
; 1.191 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.558      ; 4.026      ;
; 1.476 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.560      ; 4.313      ;
; 1.476 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.324      ;
; 1.490 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.338      ;
; 1.497 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.348      ;
; 1.498 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.334      ;
; 1.502 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.350      ;
; 1.511 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.362      ;
; 1.523 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.374      ;
; 1.529 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.365      ;
; 1.536 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.560      ; 4.373      ;
; 1.541 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.388      ;
; 1.543 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.391      ;
; 1.544 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.560      ; 4.381      ;
; 1.549 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.560      ; 4.386      ;
; 1.551 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.399      ;
; 1.552 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.400      ;
; 1.557 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.393      ;
; 1.562 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.573      ; 4.412      ;
; 1.564 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.411      ;
; 1.566 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.402      ;
; 1.571 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.407      ;
; 1.579 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.558      ; 4.414      ;
; 1.585 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.588      ; 4.450      ;
; 1.586 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.431      ;
; 1.588 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.560      ; 4.425      ;
; 1.595 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.431      ;
; 1.597 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.433      ;
; 1.599 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.573      ; 4.449      ;
; 1.600 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.560      ; 4.437      ;
; 1.602 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.438      ;
; 1.610 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.558      ; 4.445      ;
; 1.611 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.459      ;
; 1.619 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.455      ;
; 1.620 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.468      ;
; 1.620 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.468      ;
; 1.634 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.481      ;
; 1.642 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.490      ;
; 1.642 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.493      ;
; 1.647 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.483      ;
; 1.652 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.503      ;
; 1.652 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.503      ;
; 1.653 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.588      ; 4.518      ;
; 1.654 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.502      ;
; 1.654 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.502      ;
; 1.654 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.499      ;
; 1.655 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.500      ;
; 1.658 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.588      ; 4.523      ;
; 1.658 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.494      ;
; 1.659 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.504      ;
; 1.660 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.507      ;
; 1.663 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.499      ;
; 1.666 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.587      ; 4.530      ;
; 1.667 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.567      ; 4.511      ;
; 1.676 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.524      ;
; 1.676 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.558      ; 4.511      ;
; 1.677 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.524      ;
; 1.704 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.588      ; 4.569      ;
; 1.707 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.555      ;
; 1.708 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.544      ;
; 1.710 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.546      ;
; 1.715 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_lsu       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.560      ;
; 1.715 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.551      ;
; 1.720 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.556      ;
; 1.722 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.567      ;
; 1.723 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.568      ;
; 1.724 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.560      ;
; 1.727 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[9]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.574      ;
; 1.728 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.558      ; 4.563      ;
; 1.728 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.573      ;
; 1.734 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.582      ;
; 1.736 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.572      ;
; 1.736 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.567      ; 4.580      ;
; 1.744 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.595      ;
; 1.748 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[6]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.596      ;
; 1.749 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.595      ;
; 1.750 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[3]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.596      ;
; 1.756 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.607      ;
; 1.756 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.607      ;
; 1.762 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.573      ; 4.612      ;
; 1.763 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.609      ;
; 1.766 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[6]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.613      ;
; 1.767 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[4]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.615      ;
; 1.770 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[9]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.618      ;
; 1.772 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.588      ; 4.637      ;
; 1.775 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.621      ;
; 1.775 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.558      ; 4.610      ;
; 1.775 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[4]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.623      ;
; 1.776 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[4]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.624      ;
; 1.776 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.559      ; 4.612      ;
; 1.777 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.588      ; 4.642      ;
; 1.778 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs1_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.623      ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 57.2 MHz   ; 57.2 MHz        ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 278.71 MHz ; 250.0 MHz       ; clk                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.262 ; -3735.367     ;
; clk                                             ; -2.173 ; -8.537        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.297 ; 0.000         ;
; clk                                             ; 0.480 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-------------------------------------------------+-----------+---------------+
; Clock                                           ; Slack     ; End Point TNS ;
+-------------------------------------------------+-----------+---------------+
; clk                                             ; 9.595     ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 97655.965 ; 0.000         ;
+-------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                        ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -6.262 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.244     ; 6.443      ;
; -6.257 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.747      ;
; -6.170 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.660      ;
; -6.106 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.596      ;
; -6.076 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.245     ; 6.256      ;
; -6.071 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.586      ;
; -6.063 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 6.552      ;
; -6.061 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.940     ; 6.546      ;
; -6.055 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.932     ; 6.548      ;
; -6.028 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.909     ; 6.544      ;
; -5.983 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 6.472      ;
; -5.966 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.481      ;
; -5.927 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 6.416      ;
; -5.926 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.940     ; 6.411      ;
; -5.923 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.413      ;
; -5.900 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.415      ;
; -5.889 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 6.403      ;
; -5.880 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.907     ; 6.398      ;
; -5.872 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.933     ; 6.364      ;
; -5.868 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.941     ; 6.352      ;
; -5.859 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.374      ;
; -5.856 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.371      ;
; -5.851 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.934     ; 6.342      ;
; -5.837 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.909     ; 6.353      ;
; -5.819 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.959     ; 6.285      ;
; -5.811 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.301      ;
; -5.806 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.907     ; 6.324      ;
; -5.803 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.950     ; 6.278      ;
; -5.800 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.909     ; 6.316      ;
; -5.797 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.909     ; 6.313      ;
; -5.771 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 6.285      ;
; -5.758 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.934     ; 6.249      ;
; -5.735 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 6.224      ;
; -5.732 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.941     ; 6.216      ;
; -5.705 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 6.219      ;
; -5.685 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 6.202      ;
; -5.677 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 6.191      ;
; -5.673 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.907     ; 6.191      ;
; -5.656 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.146      ;
; -5.642 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.934     ; 6.133      ;
; -5.642 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.960     ; 6.107      ;
; -5.642 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.157      ;
; -5.634 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 6.151      ;
; -5.628 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.143      ;
; -5.626 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.245     ; 5.806      ;
; -5.622 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.933     ; 6.114      ;
; -5.620 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs1_dependency              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.251     ; 5.794      ;
; -5.616 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 6.105      ;
; -5.612 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 6.101      ;
; -5.612 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.951     ; 6.086      ;
; -5.610 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.907     ; 6.128      ;
; -5.604 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.960     ; 6.069      ;
; -5.602 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 6.117      ;
; -5.587 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.077      ;
; -5.563 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 6.053      ;
; -5.493 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 6.010      ;
; -5.491 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 6.008      ;
; -5.483 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 5.998      ;
; -5.481 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.909     ; 5.997      ;
; -5.465 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 5.955      ;
; -5.456 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.907     ; 5.974      ;
; -5.452 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 5.969      ;
; -5.451 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 5.966      ;
; -5.448 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.937      ;
; -5.444 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.933      ;
; -5.421 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 5.935      ;
; -5.415 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 5.932      ;
; -5.405 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.941     ; 5.889      ;
; -5.398 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 5.913      ;
; -5.392 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.881      ;
; -5.377 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.866      ;
; -5.369 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.858      ;
; -5.364 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.251     ; 5.538      ;
; -5.357 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 5.847      ;
; -5.350 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 5.864      ;
; -5.338 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 5.828      ;
; -5.336 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.951     ; 5.810      ;
; -5.309 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.251     ; 5.483      ;
; -5.304 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 5.819      ;
; -5.297 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 5.811      ;
; -5.286 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 5.801      ;
; -5.281 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.910     ; 5.796      ;
; -5.279 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[13]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.258     ; 5.446      ;
; -5.278 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 5.792      ;
; -5.271 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.252     ; 5.444      ;
; -5.263 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[14]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.258     ; 5.430      ;
; -5.261 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 5.778      ;
; -5.259 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 5.749      ;
; -5.255 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.744      ;
; -5.254 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.743      ;
; -5.252 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 5.769      ;
; -5.247 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 5.737      ;
; -5.243 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 5.757      ;
; -5.229 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.911     ; 5.743      ;
; -5.182 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.936     ; 5.671      ;
; -5.179 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[11]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.258     ; 5.346      ;
; -5.163 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[12]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -2.258     ; 5.330      ;
; -5.133 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.908     ; 5.650      ;
; -5.125 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.941     ; 5.609      ;
; -5.117 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.935     ; 5.607      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.173 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 6.407      ;
; -2.166 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 6.400      ;
; -2.148 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 6.382      ;
; -2.146 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 6.381      ;
; -2.141 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 6.375      ;
; -2.139 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 6.374      ;
; -2.070 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 6.305      ;
; -2.063 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 6.298      ;
; -1.936 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 6.170      ;
; -1.911 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 6.145      ;
; -1.909 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 6.144      ;
; -1.833 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 6.068      ;
; -1.584 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.502      ;
; -1.559 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.477      ;
; -1.539 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.487      ; 5.456      ;
; -1.538 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.487      ; 5.455      ;
; -1.391 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.637      ;
; -1.376 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.295      ;
; -1.374 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.293      ;
; -1.370 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.274      ;
; -1.366 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.612      ;
; -1.366 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.270      ;
; -1.364 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.611      ;
; -1.358 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.593      ;
; -1.356 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.591      ;
; -1.345 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.249      ;
; -1.343 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.248      ;
; -1.341 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.245      ;
; -1.339 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.244      ;
; -1.330 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.577      ;
; -1.305 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.552      ;
; -1.288 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.535      ;
; -1.288 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.206      ;
; -1.285 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.190      ;
; -1.285 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.531      ;
; -1.284 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.530      ;
; -1.275 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.510      ;
; -1.271 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.189      ;
; -1.271 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.189      ;
; -1.268 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.172      ;
; -1.268 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.173      ;
; -1.267 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.186      ;
; -1.266 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.185      ;
; -1.265 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.183      ;
; -1.265 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.184      ;
; -1.263 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.182      ;
; -1.258 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.177      ;
; -1.257 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.176      ;
; -1.255 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.173      ;
; -1.255 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.173      ;
; -1.253 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 5.487      ;
; -1.252 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.171      ;
; -1.250 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.485      ;
; -1.249 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.168      ;
; -1.249 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.167      ;
; -1.248 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.806      ; 5.484      ;
; -1.243 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.147      ;
; -1.241 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.146      ;
; -1.234 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 5.468      ;
; -1.234 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.152      ;
; -1.233 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.468      ;
; -1.226 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.472      ;
; -1.208 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.443      ;
; -1.206 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.806      ; 5.442      ;
; -1.202 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.437      ;
; -1.201 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.447      ;
; -1.200 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.435      ;
; -1.199 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.446      ;
; -1.195 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.442      ;
; -1.194 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.441      ;
; -1.187 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.105      ;
; -1.183 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.102      ;
; -1.182 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.101      ;
; -1.174 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.078      ;
; -1.172 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.806      ; 5.408      ;
; -1.171 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.089      ;
; -1.165 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.070      ;
; -1.149 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.395      ;
; -1.149 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.474      ; 5.053      ;
; -1.148 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.816      ; 5.394      ;
; -1.147 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.052      ;
; -1.144 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.062      ;
; -1.144 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.062      ;
; -1.133 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.368      ;
; -1.130 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.806      ; 5.366      ;
; -1.123 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.370      ;
; -1.123 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.042      ;
; -1.121 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.040      ;
; -1.119 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.037      ;
; -1.115 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.034      ;
; -1.114 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.033      ;
; -1.110 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.357      ;
; -1.108 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.805      ; 5.343      ;
; -1.108 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.817      ; 5.355      ;
; -1.106 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.806      ; 5.342      ;
; -1.105 ; Core_m1:Core|LSU_m1:LSU|stage1_valid                          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.475      ; 5.010      ;
; -1.105 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.023      ;
; -1.103 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.488      ; 5.021      ;
; -1.102 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.804      ; 5.336      ;
; -1.101 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.489      ; 5.020      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.297 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[3]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[3]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer_valid                                  ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer_valid                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; MemoryController_m1t:MemoryController|en_buffer                                ; MemoryController_m1t:MemoryController|en_buffer                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Core_m1:Core|LSU_m1:LSU|stage1_valid                                           ; Core_m1:Core|LSU_m1:LSU|stage1_valid                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.valid                             ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.valid                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.301 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[1]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.811      ;
; 0.308 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[0]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.814      ;
; 0.309 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.815      ;
; 0.310 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[14] ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[5]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[0]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[2]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; Core_m1:Core|Divider_m1:Divider|a_reg[14]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[14]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|Divider_m1:Divider|state.IDLE                                     ; Core_m1:Core|Divider_m1:Divider|state.IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|Divider_m1:Divider|i_ctr[2]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[9]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[1]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|Divider_m1:Divider|temp_valid_flag                                ; Core_m1:Core|Divider_m1:Divider|temp_valid_flag                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Core_m1:Core|Divider_m1:Divider|state.EXECUTE                                  ; Core_m1:Core|Divider_m1:Divider|state.EXECUTE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[12]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[12]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[0]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[7]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[5]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[1]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[3]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[9]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[9]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[11]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[11]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[13]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[13]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[2]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[4]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[6]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[8]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|Divider_m1:Divider|a_reg[10]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[10]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                         ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[2]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.826      ;
; 0.320 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[10]                            ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.826      ;
; 0.322 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[3]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.832      ;
; 0.322 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[1]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.828      ;
; 0.322 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 0.842      ;
; 0.326 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[9]                                ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.836      ;
; 0.327 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.833      ;
; 0.329 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 0.849      ;
; 0.334 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.840      ;
; 0.335 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[13]                               ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.849      ;
; 0.335 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.841      ;
; 0.336 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.842      ;
; 0.338 ; Core_m1:Core|Multiplier_m1:Multiplier|stage1.dest_addr[2]                      ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.dest_addr[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 0.859      ;
; 0.343 ; Core_m1:Core|Divider_m1:Divider|q_reg[5]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.850      ;
; 0.344 ; Core_m1:Core|Divider_m1:Divider|q_reg[7]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[9]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; Core_m1:Core|Divider_m1:Divider|q_reg[13]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[15]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; Core_m1:Core|Divider_m1:Divider|q_reg[11]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[13]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; Core_m1:Core|Divider_m1:Divider|q_reg[12]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[14]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; Core_m1:Core|Divider_m1:Divider|q_reg[4]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; Core_m1:Core|Divider_m1:Divider|q_reg[3]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.363 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.869      ;
; 0.368 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[12]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.567      ;
; 0.370 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[11]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.370 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.876      ;
; 0.371 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.817      ;
; 0.374 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[9]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.382 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[10]                            ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.828      ;
; 0.382 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[2]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.828      ;
; 0.384 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[1]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.830      ;
; 0.384 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 0.844      ;
; 0.385 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.891      ;
; 0.389 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.835      ;
; 0.389 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[0]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.835      ;
; 0.391 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 0.851      ;
; 0.396 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.842      ;
; 0.397 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.843      ;
; 0.398 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.844      ;
; 0.401 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 0.861      ;
; 0.406 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.852      ;
; 0.425 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.871      ;
; 0.432 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.878      ;
; 0.447 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.893      ;
; 0.449 ; Core_m1:Core|Divider_m1:Divider|q_reg[2]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.648      ;
; 0.451 ; MemoryController_m1t:MemoryController|sel_buffer                               ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.650      ;
; 0.454 ; MemoryController_m1t:MemoryController|sel_buffer                               ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[7]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.653      ;
; 0.459 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[8]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.658      ;
; 0.460 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[12]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.659      ;
; 0.463 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[11]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.465 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[15]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[13]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[10]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.468 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[9]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.484 ; Core_m1:Core|LSU_m1:LSU|stage1.data_fnc_type[0]                                ; Core_m1:Core|LSU_m1:LSU|lsq~272                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; Core_m1:Core|LSU_m1:LSU|stage1.address[1]                                      ; Core_m1:Core|LSU_m1:LSU|lsq~87                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.480 ; rst_buffer0                                                       ; rst_buffer1                                                                           ; clk                                             ; clk         ; 0.000        ; 0.069      ; 0.693      ;
; 1.058 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.572      ;
; 1.070 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.584      ;
; 1.082 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.596      ;
; 1.104 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.605      ;
; 1.107 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 3.620      ;
; 1.110 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.611      ;
; 1.132 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.633      ;
; 1.135 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.241      ; 3.635      ;
; 1.351 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.853      ;
; 1.374 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.875      ;
; 1.424 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.926      ;
; 1.425 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.927      ;
; 1.425 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.927      ;
; 1.447 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.948      ;
; 1.448 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.949      ;
; 1.450 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.951      ;
; 1.454 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.968      ;
; 1.467 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.981      ;
; 1.468 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.982      ;
; 1.468 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.969      ;
; 1.470 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.984      ;
; 1.473 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.241      ; 3.973      ;
; 1.476 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 3.977      ;
; 1.482 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 3.996      ;
; 1.484 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 3.997      ;
; 1.485 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.002      ;
; 1.489 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.991      ;
; 1.494 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.008      ;
; 1.497 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.014      ;
; 1.498 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.009      ;
; 1.498 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 4.000      ;
; 1.508 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.269      ; 4.036      ;
; 1.509 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.026      ;
; 1.518 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.019      ;
; 1.524 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.037      ;
; 1.539 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.055      ;
; 1.541 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.042      ;
; 1.542 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.043      ;
; 1.549 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.050      ;
; 1.550 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.051      ;
; 1.567 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.241      ; 4.067      ;
; 1.571 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.082      ;
; 1.572 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.083      ;
; 1.574 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.085      ;
; 1.575 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.241      ; 4.075      ;
; 1.581 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.269      ; 4.109      ;
; 1.581 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.095      ;
; 1.582 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.269      ; 4.110      ;
; 1.582 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.083      ;
; 1.582 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.096      ;
; 1.591 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.107      ;
; 1.594 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.108      ;
; 1.597 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.107      ;
; 1.605 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.118      ;
; 1.607 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.268      ; 4.134      ;
; 1.610 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.121      ;
; 1.614 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.115      ;
; 1.615 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.129      ;
; 1.615 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.128      ;
; 1.618 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.269      ; 4.146      ;
; 1.620 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.121      ;
; 1.621 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.135      ;
; 1.625 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.142      ;
; 1.629 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.142      ;
; 1.630 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.144      ;
; 1.631 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.148      ;
; 1.631 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.145      ;
; 1.632 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[3]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.144      ;
; 1.632 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.149      ;
; 1.634 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_lsu       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.145      ;
; 1.635 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.149      ;
; 1.635 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.136      ;
; 1.639 ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.140      ;
; 1.642 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.143      ;
; 1.645 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.241      ; 4.145      ;
; 1.647 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.158      ;
; 1.648 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.159      ;
; 1.655 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.156      ;
; 1.656 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.242      ; 4.157      ;
; 1.662 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.176      ;
; 1.667 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs1_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.178      ;
; 1.673 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.183      ;
; 1.681 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.241      ; 4.181      ;
; 1.683 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.194      ;
; 1.683 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[10]               ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.197      ;
; 1.684 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.195      ;
; 1.691 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.269      ; 4.219      ;
; 1.691 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[10]               ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.204      ;
; 1.691 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.208      ;
; 1.692 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.269      ; 4.220      ;
; 1.692 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[10]               ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.206      ;
; 1.693 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[4]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.207      ;
; 1.693 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[10]               ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.207      ;
; 1.699 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.215      ;
; 1.700 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.217      ;
; 1.701 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.218      ;
; 1.705 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[3]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.217      ;
; 1.705 ; Core_m1:Core|Divider_m1:Divider|state.IDLE                        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.252      ; 4.216      ;
; 1.705 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[9]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.218      ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -2.972 ; -1556.136     ;
; clk                                             ; -0.388 ; -1.445        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.143 ; 0.000         ;
; clk                                             ; 0.279 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-------------------------------------------------+-----------+---------------+
; Clock                                           ; Slack     ; End Point TNS ;
+-------------------------------------------------+-----------+---------------+
; clk                                             ; 9.381     ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 97656.002 ; 0.000         ;
+-------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                        ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -2.972 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 4.054      ;
; -2.928 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 4.010      ;
; -2.904 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.522     ; 3.799      ;
; -2.889 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.971      ;
; -2.850 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.932      ;
; -2.839 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.920      ;
; -2.826 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.522     ; 3.721      ;
; -2.819 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.333     ; 3.903      ;
; -2.801 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.894      ;
; -2.790 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.340     ; 3.867      ;
; -2.778 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.872      ;
; -2.764 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.846      ;
; -2.756 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.837      ;
; -2.739 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.832      ;
; -2.723 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.816      ;
; -2.722 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.815      ;
; -2.718 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.333     ; 3.802      ;
; -2.713 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.340     ; 3.790      ;
; -2.701 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.795      ;
; -2.697 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.790      ;
; -2.688 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.340     ; 3.765      ;
; -2.687 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.783      ;
; -2.669 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.763      ;
; -2.662 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.334     ; 3.745      ;
; -2.661 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.754      ;
; -2.661 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.743      ;
; -2.652 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.748      ;
; -2.648 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.729      ;
; -2.647 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.347     ; 3.717      ;
; -2.646 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.727      ;
; -2.641 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.735      ;
; -2.635 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.340     ; 3.712      ;
; -2.628 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.722      ;
; -2.624 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.348     ; 3.693      ;
; -2.620 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.713      ;
; -2.619 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.712      ;
; -2.613 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.334     ; 3.696      ;
; -2.608 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.334     ; 3.691      ;
; -2.605 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.342     ; 3.680      ;
; -2.601 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.697      ;
; -2.596 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs1_dependency              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.526     ; 3.487      ;
; -2.574 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.334     ; 3.657      ;
; -2.573 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.654      ;
; -2.566 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.662      ;
; -2.564 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.645      ;
; -2.561 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.322     ; 3.656      ;
; -2.559 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.653      ;
; -2.556 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.650      ;
; -2.553 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.347     ; 3.623      ;
; -2.546 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.642      ;
; -2.544 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.523     ; 3.438      ;
; -2.541 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.334     ; 3.624      ;
; -2.538 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.632      ;
; -2.522 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.334     ; 3.605      ;
; -2.513 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.342     ; 3.588      ;
; -2.500 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.593      ;
; -2.497 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.578      ;
; -2.481 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.563      ;
; -2.481 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.577      ;
; -2.481 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.574      ;
; -2.477 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.322     ; 3.572      ;
; -2.475 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.325     ; 3.567      ;
; -2.472 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.568      ;
; -2.467 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.341     ; 3.543      ;
; -2.451 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.533      ;
; -2.448 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.542      ;
; -2.441 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.522      ;
; -2.437 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.334     ; 3.520      ;
; -2.426 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.519      ;
; -2.423 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.526     ; 3.314      ;
; -2.412 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.325     ; 3.504      ;
; -2.405 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[12] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.325     ; 3.497      ;
; -2.403 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[11] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.485      ;
; -2.403 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.499      ;
; -2.401 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.482      ;
; -2.395 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.491      ;
; -2.395 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.337     ; 3.475      ;
; -2.394 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.487      ;
; -2.391 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.325     ; 3.483      ;
; -2.390 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.483      ;
; -2.388 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.526     ; 3.279      ;
; -2.387 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.337     ; 3.467      ;
; -2.386 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.343     ; 3.460      ;
; -2.385 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.325     ; 3.477      ;
; -2.381 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[14]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.531     ; 3.267      ;
; -2.381 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.526     ; 3.272      ;
; -2.368 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.450      ;
; -2.362 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[15] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.322     ; 3.457      ;
; -2.343 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[13] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.324     ; 3.436      ;
; -2.335 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.323     ; 3.429      ;
; -2.333 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.335     ; 3.415      ;
; -2.326 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.407      ;
; -2.317 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[13]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.531     ; 3.203      ;
; -2.313 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[12]                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.531     ; 3.199      ;
; -2.308 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.337     ; 3.388      ;
; -2.308 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[14] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.321     ; 3.404      ;
; -2.303 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.337     ; 3.383      ;
; -2.287 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.341     ; 3.363      ;
; -2.287 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.336     ; 3.368      ;
; -2.275 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -1.322     ; 3.370      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.388 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.215      ; 4.022      ;
; -0.368 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 4.003      ;
; -0.364 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.999      ;
; -0.342 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.215      ; 3.976      ;
; -0.325 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.960      ;
; -0.322 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.957      ;
; -0.318 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.953      ;
; -0.279 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.914      ;
; -0.191 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.215      ; 3.825      ;
; -0.179 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.624      ;
; -0.171 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.806      ;
; -0.167 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.802      ;
; -0.160 ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.valid       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.795      ;
; -0.156 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.601      ;
; -0.150 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.595      ;
; -0.150 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.fence_mode ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.025      ; 3.594      ;
; -0.044 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.687      ;
; -0.021 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.664      ;
; -0.015 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.658      ;
; -0.015 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[2] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.223      ; 3.657      ;
; 0.025  ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.610      ;
; 0.031  ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.604      ;
; 0.032  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.414      ;
; 0.038  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.408      ;
; 0.040  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.223      ; 3.602      ;
; 0.048  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.595      ;
; 0.049  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.594      ;
; 0.052  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.393      ;
; 0.060  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.583      ;
; 0.063  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.383      ;
; 0.064  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.579      ;
; 0.066  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.380      ;
; 0.067  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.379      ;
; 0.068  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.378      ;
; 0.068  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.378      ;
; 0.068  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[1]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.378      ;
; 0.069  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.376      ;
; 0.075  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[5]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.371      ;
; 0.077  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.566      ;
; 0.077  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.223      ; 3.565      ;
; 0.078  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.565      ;
; 0.078  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.368      ;
; 0.083  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.363      ;
; 0.084  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.559      ;
; 0.084  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.362      ;
; 0.088  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.357      ;
; 0.089  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[0]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.357      ;
; 0.103  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[8] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.540      ;
; 0.108  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.223      ; 3.534      ;
; 0.115  ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.520      ;
; 0.120  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.017      ; 3.316      ;
; 0.121  ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.514      ;
; 0.121  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.017      ; 3.315      ;
; 0.127  ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.508      ;
; 0.127  ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush              ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.215      ; 3.507      ;
; 0.128  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.515      ;
; 0.128  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.318      ;
; 0.129  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.317      ;
; 0.130  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.315      ;
; 0.131  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.314      ;
; 0.132  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.511      ;
; 0.136  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.310      ;
; 0.136  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[4]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.310      ;
; 0.137  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.309      ;
; 0.140  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.297      ;
; 0.141  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.296      ;
; 0.142  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.304      ;
; 0.144  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.293      ;
; 0.145  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.292      ;
; 0.147  ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.488      ;
; 0.167  ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.217      ; 3.469      ;
; 0.171  ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.217      ; 3.465      ;
; 0.171  ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1] ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.472      ;
; 0.174  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.272      ;
; 0.175  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.271      ;
; 0.177  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.268      ;
; 0.181  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.265      ;
; 0.181  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.264      ;
; 0.182  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.223      ; 3.460      ;
; 0.182  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.264      ;
; 0.183  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.254      ;
; 0.183  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.263      ;
; 0.184  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.261      ;
; 0.184  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.253      ;
; 0.187  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[2]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.259      ;
; 0.190  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[6]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.256      ;
; 0.190  ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.017      ; 3.246      ;
; 0.195  ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[3]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.229      ; 3.453      ;
; 0.195  ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.224      ; 3.448      ;
; 0.200  ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.435      ;
; 0.210  ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[1]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.217      ; 3.426      ;
; 0.210  ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.227      ;
; 0.213  ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.216      ; 3.422      ;
; 0.213  ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval             ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.215      ; 3.421      ;
; 0.214  ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.018      ; 3.223      ;
; 0.217  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.026      ; 3.228      ;
; 0.218  ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[3]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.229      ; 3.430      ;
; 0.219  ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.017      ; 3.217      ;
; 0.220  ; Core_m1:Core|WritebackStage_m1:WritebackStage|mul.dest[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.217      ; 3.416      ;
; 0.223  ; Core_m1:Core|FetchStage_m1:FetchStage|pc[3]                   ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.500        ; 1.027      ; 3.223      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.143 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[1]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.468      ;
; 0.151 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[0]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.154 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[2]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[3]                                ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.477      ;
; 0.155 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[9]                                ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[0]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.159 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[2]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.164 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[1]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.167 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[10]                            ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.171 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.173 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data[13]                               ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.502      ;
; 0.175 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.510      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer_valid                                  ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer_valid                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; MemoryController_m1t:MemoryController|en_buffer                                ; MemoryController_m1t:MemoryController|en_buffer                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|stage1_valid                                           ; Core_m1:Core|LSU_m1:LSU|stage1_valid                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.valid                             ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.valid                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[3]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[3]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.182 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.514      ;
; 0.186 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                                        ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|Divider_m1:Divider|a_reg[14]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[14]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|Divider_m1:Divider|state.IDLE                                     ; Core_m1:Core|Divider_m1:Divider|state.IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|Divider_m1:Divider|i_ctr[2]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[9]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[1]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[14] ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                         ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.jmp                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[5]  ; Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|scoreboard[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|Divider_m1:Divider|temp_valid_flag                                ; Core_m1:Core|Divider_m1:Divider|temp_valid_flag                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Core_m1:Core|Divider_m1:Divider|state.EXECUTE                                  ; Core_m1:Core|Divider_m1:Divider|state.EXECUTE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[12]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[12]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[0]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[7]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[5]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[1]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[3]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[9]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[9]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[11]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[11]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[13]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[13]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[2]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[4]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[6]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[8]                                       ; Core_m1:Core|Divider_m1:Divider|a_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Core_m1:Core|Divider_m1:Divider|a_reg[10]                                      ; Core_m1:Core|Divider_m1:Divider|a_reg[10]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.513      ;
; 0.191 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.524      ;
; 0.193 ; Core_m1:Core|Multiplier_m1:Multiplier|stage1.dest_addr[2]                      ; Core_m1:Core|Multiplier_m1:Multiplier|stage2.dest_addr[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.519      ;
; 0.196 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.478      ;
; 0.197 ; Core_m1:Core|Divider_m1:Divider|q_reg[12]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[14]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; Core_m1:Core|Divider_m1:Divider|q_reg[7]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[9]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; Core_m1:Core|Divider_m1:Divider|q_reg[11]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[13]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Core_m1:Core|Divider_m1:Divider|q_reg[5]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Core_m1:Core|Divider_m1:Divider|q_reg[4]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; Core_m1:Core|Divider_m1:Divider|q_reg[13]                                      ; Core_m1:Core|Divider_m1:Divider|q_reg[15]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; Core_m1:Core|Divider_m1:Divider|q_reg[3]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[2]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.484      ;
; 0.202 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.526      ;
; 0.202 ; Core_m1:Core|Divider_m1:Divider|i_ctr[0]                                       ; Core_m1:Core|Divider_m1:Divider|i_ctr[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.206 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[1]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.488      ;
; 0.206 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[0]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.489      ;
; 0.209 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[10]                            ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.491      ;
; 0.210 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.492      ;
; 0.213 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.495      ;
; 0.217 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.499      ;
; 0.217 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.499      ;
; 0.220 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[5]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.511      ;
; 0.221 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.224 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[3]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.515      ;
; 0.227 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[12]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.228 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[11]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.348      ;
; 0.231 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.514      ;
; 0.233 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[1]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[9]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.233 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.525      ;
; 0.237 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.520      ;
; 0.244 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.address[4]                             ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.527      ;
; 0.264 ; Core_m1:Core|Divider_m1:Divider|q_reg[2]                                       ; Core_m1:Core|Divider_m1:Divider|q_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.274 ; MemoryController_m1t:MemoryController|sel_buffer                               ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[7]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; MemoryController_m1t:MemoryController|sel_buffer                               ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; Core_m1:Core|LSU_m1:LSU|stage1.wb_dest[2]                                      ; Core_m1:Core|LSU_m1:LSU|lsq~78                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; Core_m1:Core|LSU_m1:LSU|stage1.address[3]                                      ; Core_m1:Core|LSU_m1:LSU|lsq~89                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[8]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; Core_m1:Core|LSU_m1:LSU|stage1.data_fnc_type[0]                                ; Core_m1:Core|LSU_m1:LSU|lsq~272                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; Core_m1:Core|LSU_m1:LSU|stage1.address[1]                                      ; Core_m1:Core|LSU_m1:LSU|lsq~87                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; Core_m1:Core|LSU_m1:LSU|stage1.address[5]                                      ; Core_m1:Core|LSU_m1:LSU|lsq~91                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; Core_m1:Core|LSU_m1:LSU|stage1.data_fnc_type[1]                                ; Core_m1:Core|LSU_m1:LSU|lsq~273                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; Core_m1:Core|LSU_m1:LSU|stage1.mode[1]                                         ; Core_m1:Core|LSU_m1:LSU|lsq~81                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; Core_m1:Core|LSU_m1:LSU|lsq_head_buffer.data_fnc_type[0]                       ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.data[12]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.279 ; rst_buffer0                                                       ; rst_buffer1                                                                           ; clk                                             ; clk         ; 0.000        ; 0.044      ; 0.407      ;
; 0.394 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.116      ;
; 0.403 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.126      ;
; 0.410 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.133      ;
; 0.426 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[7]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.148      ;
; 0.433 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.145      ;
; 0.442 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.155      ;
; 0.449 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.162      ;
; 0.465 ; Core_m1:Core|BranchUnit_m1:BranchUnit|full_flush                  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.177      ;
; 0.644 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.520      ; 2.358      ;
; 0.664 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.377      ;
; 0.665 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.387      ;
; 0.670 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.383      ;
; 0.671 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.520      ; 2.385      ;
; 0.672 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.520      ; 2.386      ;
; 0.674 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.397      ;
; 0.681 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.404      ;
; 0.685 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.407      ;
; 0.686 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[0]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.399      ;
; 0.690 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.402      ;
; 0.691 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.404      ;
; 0.694 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.417      ;
; 0.694 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.417      ;
; 0.697 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[7]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.419      ;
; 0.698 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[4]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.420      ;
; 0.698 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.411      ;
; 0.699 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.520      ; 2.413      ;
; 0.705 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.418      ;
; 0.706 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[2]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.418      ;
; 0.713 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.437      ;
; 0.714 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[1]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.427      ;
; 0.714 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.538      ; 2.446      ;
; 0.716 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.439      ;
; 0.722 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.531      ; 2.447      ;
; 0.726 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.448      ;
; 0.727 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.450      ;
; 0.729 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.531      ; 2.454      ;
; 0.731 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.443      ;
; 0.731 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.444      ;
; 0.732 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.445      ;
; 0.736 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[2]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.458      ;
; 0.745 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[7]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.469      ;
; 0.747 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.dest[3]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.459      ;
; 0.751 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.472      ;
; 0.753 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.537      ; 2.484      ;
; 0.756 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.538      ; 2.488      ;
; 0.758 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.480      ;
; 0.758 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.480      ;
; 0.761 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.482      ;
; 0.763 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.486      ;
; 0.764 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[10]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.487      ;
; 0.770 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.482      ;
; 0.772 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.492      ;
; 0.773 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.486      ;
; 0.774 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.496      ;
; 0.774 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.538      ; 2.506      ;
; 0.775 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.497      ;
; 0.775 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.537      ; 2.506      ;
; 0.776 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.488      ;
; 0.778 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.337      ; 2.309      ;
; 0.780 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.503      ;
; 0.781 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.502      ;
; 0.781 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.505      ;
; 0.785 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.498      ;
; 0.787 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.338      ; 2.319      ;
; 0.788 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.509      ;
; 0.790 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.510      ;
; 0.791 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.515      ;
; 0.792 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[3]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.515      ;
; 0.792 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.505      ;
; 0.792 ; Core_m1:Core|WritebackStage_m1:WritebackStage|div.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.504      ;
; 0.793 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.514      ;
; 0.794 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.338      ; 2.326      ;
; 0.796 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.531      ; 2.521      ;
; 0.796 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[9]         ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.531      ; 2.521      ;
; 0.797 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.337      ; 2.328      ;
; 0.800 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.520      ;
; 0.800 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.524      ;
; 0.800 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.524      ;
; 0.802 ; Core_m1:Core|WritebackStage_m1:WritebackStage|alu.valid           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.519      ; 2.515      ;
; 0.803 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.call_div       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.524      ;
; 0.804 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[0]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.524      ;
; 0.804 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[6]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.526      ;
; 0.804 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[6]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.526      ;
; 0.805 ; Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[3]     ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.526      ;
; 0.805 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.531      ; 2.530      ;
; 0.806 ; Core_m1:Core|DecodeStage_m1:DecodeStage|jmp_tgt_buffer[10]        ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.531      ; 2.531      ;
; 0.807 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.337      ; 2.338      ;
; 0.808 ; Core_m1:Core|BranchUnit_m1:BranchUnit|issue_inval                 ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.520      ;
; 0.809 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.regfile_write  ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.530      ;
; 0.810 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[7]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.337      ; 2.341      ;
; 0.812 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.338      ; 2.344      ;
; 0.812 ; Core_m1:Core|FetchStage_m1:FetchStage|pc[9]                       ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.338      ; 2.344      ;
; 0.812 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[10]               ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.534      ;
; 0.812 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[10]               ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.534      ;
; 0.812 ; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.rs2_dependency ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.532      ;
; 0.813 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[4]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.535      ;
; 0.813 ; Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[1]                           ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.537      ; 2.544      ;
; 0.814 ; Core_m1:Core|DecodeStage_m1:DecodeStage|inc_pc_buffer[9]          ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.536      ;
; 0.814 ; Core_m1:Core|BranchUnit_m1:BranchUnit|pc_target[9]                ; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ram_block1a8~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.528      ; 2.536      ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+--------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -7.261    ; 0.143 ; N/A      ; N/A     ; 9.381               ;
;  clk                                             ; -2.642    ; 0.279 ; N/A      ; N/A     ; 9.381               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -7.261    ; 0.143 ; N/A      ; N/A     ; 97655.946           ;
; Design-wide TNS                                  ; -4497.349 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; -10.461   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -4486.888 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; gpo[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpo[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpo[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpo[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpo[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpo[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpo[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpo[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; async_rst               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpo[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; gpo[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; gpo[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; gpo[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; gpo[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; gpo[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; gpo[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; gpo[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpo[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; gpo[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; gpo[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; gpo[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; gpo[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; gpo[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; gpo[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; gpo[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpo[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpo[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpo[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpo[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpo[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; gpo[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; gpo[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpo[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 89       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; clk                                             ; 2628     ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3489     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 758842   ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 89       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; clk                                             ; 2628     ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3489     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 758842   ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; async_rst  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpo[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; async_rst  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpo[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpo[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri May 23 23:25:23 2025
Info: Command: quartus_sta M1 -c M1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'M1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 78125 -multiply_by 8 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.261           -4486.888 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.642             -10.461 clk 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.535               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.577               0.000 clk 
    Info (332119): 97655.946               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.262           -3735.367 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.173              -8.537 clk 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.480               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 clk 
    Info (332119): 97655.965               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.972           -1556.136 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.388              -1.445 clk 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.279               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.381               0.000 clk 
    Info (332119): 97656.002               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Fri May 23 23:25:25 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


