Initializing gui preferences from file  /u/thermant/.synopsys_dv_prefs.tcl
dc_shell> source ../scripts/S_RTL_3.tcl
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/dw_foundation.sldb'
Error: Current design is not defined. (UID-4)
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ff1p16v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.3 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.3 |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 2 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:12:21 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 6 cells                                               21.602
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:15:08 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       5

Combinational area:                  7.878464
Buf/Inv area:                        2.541440
Noncombinational area:              13.723776
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    21.602241
Total area:                         22.818988
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> create_clock -name "clkA" -period 1.0 -waveform {0.0 0.5} clkA
1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Specifying an input delay without an associated clock
        can cause the port's timing to be analyzed incorrectly. (UID-402)
Warning: Specifying an input delay without an associated clock
        can cause the port's timing to be analyzed incorrectly. (UID-402)
Warning: Can't find object 'dao_reg/D' in design 'sync_counter'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'dco_reg/RSTB' in design 'sync_counter'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'dco_reg/SETB' in design 'sync_counter'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:19:59 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 6 cells                                               21.602
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:22:57 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       5

Combinational area:                  7.878464
Buf/Inv area:                        2.541440
Noncombinational area:              13.723776
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    21.602241
Total area:                         22.818988
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Can't find object 'dao_reg/D' in design 'sync_counter'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'dco_reg/RSTB' in design 'sync_counter'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'dco_reg/SETB' in design 'sync_counter'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 4 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:00      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
    0:00:01      22.9      0.33       2.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:23:02 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U6                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 7 cells                                               22.873
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:23:11 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            12
Number of cells:                            7
Number of combinational cells:              5
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        3.812160
Noncombinational area:              13.723776
Macro/Black Box area:                0.000000
Net Interconnect area:               1.299498

Total cell area:                    22.872961
Total area:                         24.172458
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> set_output_delay 0.1 dco
1
dc_shell> set_output_delay 0.1 dco_reg/RSTB
1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Error: Invalid delay direction for port 'clkA'. (UID-254)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:24:23 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 4 cells                                               18.807
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:25:38 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            10
Number of cells:                            5
Number of combinational cells:              2
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       3

Combinational area:                  4.574592
Buf/Inv area:                        1.270720
Noncombinational area:              14.232064
Macro/Black Box area:                0.000000
Net Interconnect area:               1.051247

Total cell area:                    18.806656
Total area:                         19.857903
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 5)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:25:43 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 4 cells                                               18.807
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:04:43 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            10
Number of cells:                            5
Number of combinational cells:              2
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       3

Combinational area:                  4.574592
Buf/Inv area:                        1.270720
Noncombinational area:              14.232064
Macro/Black Box area:                0.000000
Net Interconnect area:               1.051247

Total cell area:                    18.806656
Total area:                         19.857903
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 6)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:04:59 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 4 cells                                               18.807
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:05:02 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            10
Number of cells:                            5
Number of combinational cells:              2
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       3

Combinational area:                  4.574592
Buf/Inv area:                        1.270720
Noncombinational area:              14.232064
Macro/Black Box area:                0.000000
Net Interconnect area:               1.051247

Total cell area:                    18.806656
Total area:                         19.857903
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> error_info
Extended error info:
Errors detected during redirect
    while executing
"check_timing -include {no_driving_cell no_input_delay partial_input_delay unconstrained_endpoints } -verbose > ../reports/check_timing.rpt"
 -- End Extended Error Info
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 7)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:05:37 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 4 cells                                               18.807
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:05:39 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            10
Number of cells:                            5
Number of combinational cells:              2
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       3

Combinational area:                  4.574592
Buf/Inv area:                        1.270720
Noncombinational area:              14.232064
Macro/Black Box area:                0.000000
Net Interconnect area:               1.051247

Total cell area:                    18.806656
Total area:                         19.857903
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> error_info
Extended error info:
Errors detected during redirect
    while executing
"check_timing -include {no_driving_cell no_input_delay partial_input_delay unconstrained_endpoints } -verbose > ../reports/check_timing.rpt"
 -- End Extended Error Info
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 8)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      22.1      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      21.6      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
    0:00:00      18.8      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:06:22 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 4 cells                                               18.807
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:06:24 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            10
Number of cells:                            5
Number of combinational cells:              2
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       3

Combinational area:                  4.574592
Buf/Inv area:                        1.270720
Noncombinational area:              14.232064
Macro/Black Box area:                0.000000
Net Interconnect area:               1.051247

Total cell area:                    18.806656
Total area:                         19.857903
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 9)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      22.1      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      21.6      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
    0:00:01      18.8      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:07:03 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U7                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
dco_reg                   DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
--------------------------------------------------------------------------------
Total 4 cells                                               18.807
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:07:05 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            10
Number of cells:                            5
Number of combinational cells:              2
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       3

Combinational area:                  4.574592
Buf/Inv area:                        1.270720
Noncombinational area:              14.232064
Macro/Black Box area:                0.000000
Net Interconnect area:               1.051247

Total cell area:                    18.806656
Total area:                         19.857903
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 10)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:12:38 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 14:21:18 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> start_gui
Current design is 'sync_counter'.
4.1
Current design is 'sync_counter'.
dc_shell> 
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/generic.sdb'
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 11)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 16:40:04 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 16:40:04 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> man TIM-111
N.  Messages                                                 Command Reference
                                   messages

NAME
       TIM-111  (warning)  Clock port '%s' is assigned input delay relative to
       clock '%s'.

DESCRIPTION
       This issue will be issued when setting an input delay  on  clock  port,
       and it is not specified relative to the same clock.

WHAT NEXT
       Remove the unneeded input delay value using the remove_input_delay com-
       mand.

SEE ALSO
       remove_input_delay(2)

                          Version L-2016.03-SP3
            Copyright (c) 2016 Synopsys, Inc. All rights reserved.
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Can't find clock 'clkAB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clkAB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 12)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:23:15 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:23:15 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 13)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:25:07 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:25:07 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> set_clock_groups -logically_exclusive -name clkCOMB -group clkA -group clkB
Warning: Clock group clkCOMB already defines the relationship for the given set of clocks. (TIM-196)
1
dc_shell> man TIM-196
N.  Messages                                                 Command Reference
                                   messages

NAME
       TIM-196  (warning)  Clock group %s already defines the relationship for
       the given set of clocks.

DESCRIPTION
       This warning message occurs when the clock group for the specified  set
       of clocks and type already exists.

WHAT NEXT
       Use  the report_clock command with the -groups option to list all clock
       groups.  Rerun the command with either a new clock group, or a new  set
       of clocks.

SEE ALSO
       remove_clock_groups(2)
       report_clock(2)
       set_clock_groups(2)

                          Version L-2016.03-SP3
            Copyright (c) 2016 Synopsys, Inc. All rights reserved.
dc_shell> set_clock_groups -logically_exclusive -name clkCOMB -group clkA -group clkB
Warning: Clock group clkCOMB already defines the relationship for the given set of clocks. (TIM-196)
1
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 14)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:27:54 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:27:54 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 15)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:29:06 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:29:06 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Specifying an input delay without an associated clock
        can cause the port's timing to be analyzed incorrectly. (UID-402)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 16)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:38:50 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar 10 17:38:50 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> set_input_delay 0.1 [all_inputs]
Warning: Specifying an input delay without an associated clock
        can cause the port's timing to be analyzed incorrectly. (UID-402)
1
dc_shell> set_input_delay 0.1 -clock [get_clocks {clkCOMB}] [all_inputs]
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
dc_shell> set_input_delay 0.1 -clock {clkCOMB} [all_inputs]
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
dc_shell> set_input_delay 0.1 [all_inputs]
Warning: Specifying an input delay without an associated clock
        can cause the port's timing to be analyzed incorrectly. (UID-402)
1
dc_shell> set_input_delay 0.1 {clkCOMB} [all_inputs]
Error: extra positional option '_sel284' (CMD-012)
dc_shell> set_input_delay 0.1 -clock [get_clocks {clkCOMB}] [all_inputs]
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
dc_shell> set_input_delay 0.1 -clock [get_clocks clkCOMB] [all_inputs]
Warning: Can't find clock 'clkCOMB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Warning: Can't find clock 'clkAB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clkAB' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 17)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Mon Mar 11 17:50:54 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Mon Mar 11 17:50:54 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 18)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:54:07 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:54:07 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> remove_from_collection [all_inputs ]  {clkA clkB}
{rst cntrl di}
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 19)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:56:32 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:56:32 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> remove_from_collection [all_inputs] {clkA clkB}
{rst cntrl di}
dc_shell> set_input_delay 0.1 -clock [get_clocks clkA] [all_inputs]
1
dc_shell> set_input_delay 0.1 -clock [get_clocks clkB] [all_inputs] -add
1
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 20)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:57:54 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:57:54 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Implementation Selection
  ----------------------------------
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 21)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkA' is assigned input delay relative to clock 'clkB'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
Warning: Clock port 'clkB' is assigned input delay relative to clock 'clkA'. (TIM-111)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:58:59 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 17:58:59 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> set_clock_groups -logically_exclusive -name "clkCOMB" -group {clkA} -group {clkB}
Warning: Clock group clkCOMB already defines the relationship for the given set of clocks. (TIM-196)
1
dc_shell> set_input_delay 0.1 -clock [get_clocks clkA] [all_inputs]
1
dc_shell> man set_input_delay
2.  Synopsys Commands                                        Command Reference
                                set_input_delay

NAME
       set_input_delay
              Sets input delay on pins or input ports relative to a clock sig-
              nal.

SYNTAX
       status set_input_delay
               delay_value
               [-reference_pin pin_port_name]
               [-clock clock_name]
               [-clock_fall]
               [-level_sensitive]
               [-network_latency_included]
               [-source_latency_included]
               [-rise]
               [-fall]
               [-max]
               [-min]
               [-add_delay]
               port_pin_list

   Data Types
       delay_value       float
       clock_name        collection of 1 object
       port_pin_list     collection

ARGUMENTS
       delay_value
              Specifies the path delay.  The delay_value must be in units con-
              sistent  with  the  technology library used during optimization.
              The delay_value represents the amount  of  time  the  signal  is
              available  after  a clock edge.  This represents a combinational
              path delay from the clock pin of a register.

       -reference_pin pin_port_name
              Specifies the clock pin or port to which the specified delay  is
              related.  If you use this option, and if propagated clocking  is
              being  used,  the  delay value is related to the arrival time at
              the specified reference pin, which is clock source latency  plus
              its network latency from the clock source to this reference pin.
              The         options         -network_latency_included        and
              -source_latency_included  cannot be used at the same time as the
              -reference_pin  option.  For  ideal  clock  network, only source
              latency is applied.

              The  pin  specified  with  the -reference_pin option should be a
              leaf pin or port in a clock network, in the direct or transitive
              fanout  of  a  clock source specified with the -clock option. If
              multiple clocks reach the port or pin where you are setting  the
              input  delay,  and if the -clock option is not used, the command
              considers all of the clocks.

       -clock clock_name
              Specifies the clock to which the specified delay is related.  If
              -clock_fall is used, -clock clock_name must  be  specified.   If
              -clock  is not specified, the delay is relative to time zero for
              combinational designs.  For sequential  designs,  the  delay  is
              considered relative to a new clock with the period determined by
              considering the sequential cells in  the  transitive  fanout  of
              each port.

              The  clock_name  can  be  either  a  string or collection of one
              object.

       -clock_fall
              Specifies that the delay is relative to the falling edge of  the
              clock.  The default is the rising edge.

       -level_sensitive
              Specifies  that  the  source  of  the delay is a level-sensitive
              latch.  This allows the tool to derive the setup and hold  rela-
              tionship for paths from this port as if the port is a level-sen-
              sitive latch.  If -level_sensitive is not used, the input  delay
              is treated as if it is a path from a flip-flop.

       -network_latency_included
              Specifies  that  the  clock  network latency is not added to the
              input delay value.  If this option is not specified,  the  clock
              network latency of the related clock is added to the input delay
              value.  It has no effect if the clock is propagated or the input
              delay is not specified with respect to any clock.

       -source_latency_included
              Specifies  that  the  clock  source  latency is not added to the
              input delay value.  If this option is not specified,  the  clock
              source  latency  of the related clock will be added to the input
              delay value.  It has no effect if the input delay is not  speci-
              fied with respect to any clock.

       -rise  Specifies  that  delay_value  refers  to  a rising transition on
              specified ports of the current design.   If  neither  -rise  nor
              -fall  is specified, rising and falling delays are assumed to be
              equal.

       -fall  Specifies that delay_value refers to  a  falling  transition  on
              specified  ports  of  the  current design.  If neither -rise nor
              -fall is specified, rising and falling delays are assumed equal.

       -max   Specifies  that delay_value refers to the longest path.  If nei-
              ther -max nor -min  is  specified,  maximum  and  minimum  input
              delays are assumed equal.

       -min   Specifies that delay_value refers to the shortest path.  If nei-
              ther -max nor -min  is  specified,  maximum  and  minimum  input
              delays are assumed equal.

       -add_delay
              Specifies whether to add delay information to the existing input
              delay or to overwrite.  The -add_delay  option  enables  you  to
              capture  information  about  multiple  paths leading to an input
              port that are relative to different clocks or clock edges.

              For example, the following command  removes  all  other  maximum
              rise  input  delay  from  A,  since -add_delay is not specified.
              Other input delay with a different clock or with -clock_fall  is
              removed.

                set_input_delay 5.0 -max -rise -clock phi1 {A}

              In  the following example, -add_delay is specified.  If there is
              an input maximum rise delay for A relative to clock phi1  rising
              edge,  the  larger  value  is  used.  The smaller value will not
              result in critical timing for maximum delay.  For minimum delay,
              the smaller value is used.  If there is maximum rise input delay
              relative to a different clock or  different  edge  of  the  same
              clock, it remains with the new delay.

                prompt> set_input_delay 5.0 -max -rise -clock phi1 -add_delay {A}

       port_pin_list
              Specifies a list of input port or internal pin names in the cur-
              rent design to which delay_value is assigned.  If more than  one
              object  is specified, the objects are enclosed in quotes ("") or
              in braces ({}).  If input delay is specified on a pin, the  cell
              of  the pin is set to size only to leave room for compile apply-
              ing sizing on it.

DESCRIPTION
       The set_input_delay command sets input path delay values for  the  cur-
       rent  design.   Used  with set_load and set_driving_cell, the input and
       output delays characterize the operating  environment  of  the  current
       design.

       A  path  starts from a primary input or clock of sequential element and
       ends at a sequential element or primary output.  The delay_value to  be
       specified  is  the delay between the startpoint and the object on which
       the set_input_delay is being set, relative to the clock edge.

       The set_input_delay command sets input path delays on input ports rela-
       tive  to  a  clock  edge.   Input  ports are assumed to have zero input
       delay, unless specified.  For  inout  (bidirectional)  ports,  you  can
       specify the path delays for both input and output modes.

       To  describe  a  path  delay  from  a  level-sensitive  latch,  use the
       -level_sensitive option.  If the latch  is  positive-enabled,  set  the
       input  delay  relative  to  the  rising  clock edge; if it is negative-
       enabled, set the input delay relative to the falling  clock  edge.   If
       time  is  being  borrowed  at that latch, add that time borrowed to the
       path delay from the latch when determining input delay.

       The characterize command automatically sets  input  and  output  delay,
       drive, and load values based on the environment of a cell instance.

       The  timer adds input delay to path delay for paths starting at primary
       inputs and output delay for paths ending at primary outputs.

       Use the report_port command to list input delays associated with ports.

       To list input delays of internal pins, use report_design.

       Use remove_input_delay or reset_design to remove input delay values.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following example sets an input delay of 2.3 for ports IN1 and IN2
       on a combinational design.  Because the  design  is  combinational,  no
       clock is needed.

         prompt> set_input_delay 2.3 {IN1 IN2}

       The  following  example uses a clock collection and sets an input delay
       of 1.2 relative to the rising edge of CLK1 for all input ports  in  the
       design:

         prompt> set_input_delay 1.2 -clock [get_clocks CLK1] [all_inputs]

       The following example sets the input and output delays for the bidirec-
       tional port INOUT1.  The input signal arrives at INOUT1 2.5 units after
       the  falling  edge of CLK1.  The output signal is required at INOUT1 at
       1.4 units before the rising edge of CLK2.

         prompt> set_input_delay 2.5 -clock CLK1 -clock_fall {INOUT1}
         prompt> set_output_delay 1.4 -clock CLK2 {INOUT1}

       The following example has three paths to the IN1 input  port.   One  of
       the paths is relative to the rising edge of CLK1.  Another path is rel-
       ative to the falling edge of CLK1.  The third path is relative  to  the
       falling  edge  of CLK2.  The -add_delay option is used to indicate that
       new input delay information  will  not  cause  old  information  to  be
       removed.

         prompt> set_input_delay 2.2 -max -clock CLK1 -add_delay {IN1}
         prompt> set_input_delay 1.7 -max -clock CLK1 -clock_fall \
            -add_delay {IN1}
         prompt> set_input_delay 4.3 -max -clock CLK2 -clock_fall \
            -add_delay {IN1}

       In  this  example,  two different maximum delays and two minimum delays
       for port A are specified using  the  -add_delay  option.   Because  the
       information  is  relative  to  the  same clock and clock edge, only the
       largest of the maximum values and the smallest of  the  minimum  values
       are  maintained,  in this 5.0 and 1.1.  If the -add_delay option is not
       used, the new information overwrites the old information.

         prompt> set_input_delay 3.4 -max -clock CLK1 -add_delay {A}
         prompt> set_input_delay 5.0 -max -clock CLK1 -add_delay {A}
         prompt> set_input_delay 1.1 -min -clock CLK1 -add_delay {A}
         prompt> set_input_delay 1.3 -min -clock CLK1 -add_delay {A}

SEE ALSO
       all_inputs(2)
       characterize(2)
       create_clock(2)
       remove_input_delay(2)
       report_design(2)
       report_port(2)
       reset_design(2)
       set_driving_cell(2)
       set_load(2)
       set_output_delay(2)

                          Version L-2016.03-SP3
            Copyright (c) 2016 Synopsys, Inc. All rights reserved.
dc_shell> man remove_from_collection
2.  Synopsys Commands                                        Command Reference
                            remove_from_collection

NAME
       remove_from_collection
              Removes  objects  from  a collection, resulting in a new collec-
              tion. The base collection remains unchanged.

SYNTAX
       collection remove_from_collection
               [-intersect]
               collection1
               object_spec

   Data Types
       collection1     collection
       object_spec     list

ARGUMENTS
       -intersect
              Removes objects  from  collection1  not  found  in  object_spec.
              Without  this  option, removes objects from collection1 that are
              found in object_spec.

       collection1
              Specifies the  base collection to be copied to the  result  col-
              lection.  Objects  matching  object_spec  are  removed  from the
              result collection.

       object_spec
              Specifies a list of named objects or collections to remove.  The
              object class of each element in this list must be the same as in
              the base collection. If the name matches an existing collection,
              the  collection is used. Otherwise, the objects are searched for
              in the database using the object class of the base collection.

DESCRIPTION
       The remove_from_collection command removes elements from a  collection,
       creating a new collection.

       If  the  base collection is homogeneous, any element of the object_spec
       that is not a collection is searched for  in  the  database  using  the
       object  class of the base collection. If the base collection is hetero-
       geneous, any element of the object_spec that is  not  a  collection  is
       ignored.

       If  the  -intersect option is not specified, which is the default mode,
       and if nothing matches the object_spec, the resulting collection  is  a
       copy  of  the  base collection. If everything in the collection1 option
       matches the object_spec, the result is the empty collection.  With  the
       -intersect option the results are reversed.

       For  background on collections and querying of objects, see the collec-
       tions man page.

EXAMPLES
       The following example  from  PrimeTime  gets  all  input  ports  except
       "CLOCK".

         prompt> set cPorts [remove_from_collection [all_inputs] CLOCK]
         {in1 in2}

SEE ALSO
       add_to_collection(2)
       collections(2)

                          Version L-2016.03-SP3
            Copyright (c) 2016 Synopsys, Inc. All rights reserved.
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)
Error: unknown command 'rst' (CMD-005)
Error: unknown command 'rst' (CMD-005)
Error: unknown command 'cntrl' (CMD-005)
Error: unknown command 'cntrl' (CMD-005)
Error: Must specify one of these options: <object_list> or -all. (CMD-004)
Error: Required argument 'net' was not found (CMD-007)
Error: Must specify one of these options: <object_list> or -all. (CMD-004)
Error: Required argument 'net' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 22)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:02:41 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:02:41 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 23)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:03:24 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:03:24 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 24)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:04:39 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:04:39 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> elaborate sync_counter
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/sync_counter.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'sync_counter'.
1
dc_shell> create_clock -name clkA -period 1.0 -waveform {0.0 0.5} clkA
1
dc_shell> create_clock -name clkB -period 2.0 -waveform {0.0 1.0} clkB
1
dc_shell> remove_from_collection [all_inputs] {clkA clkB}
{rst cntrl di}
dc_shell> set_clock_groups -logically_exclusive -name "clkCOMB" -group {clkA} -group {clkB}
1
dc_shell> set_output_delay 0.1 -clock [get_clocks clkA] [all_outputs]
1
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 25)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:07:11 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:07:11 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: Required argument 'object_list' was not found (CMD-007)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 26)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:08:55 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:08:55 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> set_max_transition 100
Error: Required argument 'object_list' was not found (CMD-007)
dc_shell> man set_max_transition
2.  Synopsys Commands                                        Command Reference
                              set_max_transition

NAME
       set_max_transition
              Sets  the  maximum  transition  time  for  the specified clocks,
              ports, or designs.

SYNTAX
       status set_max_transition
               transition_value
               [-data_path]
               [-clock_path]
               object_list

   Data Types
       transition_value     float
       object_list          list or collection

ARGUMENTS
       transition_value
              Specifies the maximum transition time for the specified  clocks,
              ports,  or  designs. It sets the max_transition attribute to the
              specified transition_value on the specified objects.  The  value
              must  be  expressed  in  units  consistent with the those in the
              technology library used during optimization. For example, if the
              library  specifies  drive  values  in kilohms and load values in
              picofarads, then transition_value must be expressed in  nanosec-
              onds.

       -data_path
              Restricts  the scope of the command to only the pins that are in
              data paths launched by the clocks specified in the  object_list.

       -clock_path
              Restricts  the scope of the command to only the pins that are in
              clock paths of the clocks specified in the object_list.

       object_list
              Specifies the names of the clocks, ports, or designs affected by
              the  command.  The  tool seeks to reduce transition times on the
              nets associated with these objects to  no  more  than  the  time
              value specified by transition_value.

DESCRIPTION
       This  command  sets  the  maximum  transition  time, a design rule con-
       straint, on specified clocks, ports, or designs.  The tool attempts  to
       ensure  that  the  transition time for a net is less than the specified
       value.  The maximum transition time for a net is defined as  the  least
       of  the  maximum  transition times of the cell pins and design ports on
       that net.

       In cases where a global maximum transition time is set on a design  and
       a  local  value  is  set on a port or clock group, the tool attempts to
       meet the more restrictive (smaller) value.

       If the max_transition attributes are already specified in a  technology
       library (implicit constraints), the tool attempts to meet them.

       By  default,  no  restriction  is  placed on the transition time for an
       input or output port, so the maximum transition time for the driven net
       is  determined  by  the  maximum transition time (if any) of the driven
       cell inputs or the driving cell output.  Assigning  a  smaller  maximum
       transition  time  to a port reduces the maximum transition time for the
       net; thus, the design constraints are more restrictive.

       The maximum transition constraint is a design  rule  constraint,  which
       has higher priority over optimization constraints. Thus, the tool gives
       priority to maximum transition constraint, even if it adversely affects
       optimization  constraints  on a design. Both max_delay and max_area are
       optimization constraints, whereas  max_fanout  and  max_transition  are
       design rule constraints. Design rule constraints reflect those technol-
       ogy-specific restrictions that must be met for  a  design  to  function
       correctly. Optimization constraints reflect goals and restrictions that
       are desirable, but not crucial for the operation of a design. The  tool
       attempts to meet all constraints placed on a design, but gives priority
       to design rule constraints during optimization.

       When you specify a clock object with the set_max_transition command, by
       default,  the constraint applies to all pins in the data paths launched
       by the clock and to all pins in the  clock  network.  To  restrict  the
       scope  of  the  command  to  either  data paths or clock paths, use the
       -data_path or -clock_path option.

       Use the report_constraint command to get information about optimization
       and design rule constraints.

       Use  the  remove_attribute  command to remove a maximum transition time
       constraint from a port, design, or  clock  object.  When  you  use  the
       remove_attribute command to remove the maximum transition
        constraint  from  a  clock  object, the command removes the constraint
       from both the data paths and  clock  paths  related  to  the  specified
       clock.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following  example  sets a maximum transition time of 2.0 units on
       the port named late_riser:

         prompt> set_max_transition 2.0 late_riser
       The following example specifies a maximum transition time of 2.0  units
       for the design TEST:

         prompt> set_max_transition 2.0 TEST
       The  following example specifies a maximum transition time of 2.0 units
       for the clock paths of clk1 and the data paths launched by clk1:

         prompt> set_max_transition 2.0 [get_clocks clk1]

       The following example specifies a maximum transition time of 2.0  units
       for the data paths launched by clk1:

         prompt> set_max_transition 2.0 -data_path [get_clocks clk1]

SEE ALSO
       all_inputs(2)
       all_outputs(2)
       characterize(2)
       current_design(2)
       remove_attribute(2)
       report_constraint(2)
       reset_design(2)

                          Version L-2016.03-SP3
            Copyright (c) 2016 Synopsys, Inc. All rights reserved.
dc_shell> set_max_transition 100 sync_counter
1
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 27)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.6      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
    0:00:00      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:10:46 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:10:46 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> sdf
Error: unknown command 'sdf' (CMD-005)
dc_shell> write_sdf ../scripts/sync.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/scripts/sync.sdf'. (WT-3)
1
dc_shell> write_sdf ../reports/sync.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/reports/sync.sdf'. (WT-3)
1
dc_shell> get_cells
{dao_reg dco_reg U4 U5 U6 U7}
dc_shell> report_timing -to dao_reg/d
Warning: Can't find object 'dao_reg/d' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -to dao_reg/*
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:57:17 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: rst (input port clocked by clkA)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkA (rise edge)                  1.000      1.000
  clock network delay (ideal)             0.000      1.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      1.000 r
  library setup time                     -0.019      0.981
  data required time                                 0.981
  -----------------------------------------------------------
  data required time                                 0.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: rst (input port clocked by clkB)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkB (rise edge)                  2.000      2.000
  clock network delay (ideal)             0.000      2.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      2.000 r
  library setup time                     -0.019      1.981
  data required time                                 1.981
  -----------------------------------------------------------
  data required time                                 1.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        1.730


1
dc_shell> get_units
Error: unknown command 'get_units' (CMD-005)
dc_shell> get_units
Error: unknown command 'get_units' (CMD-005)
dc_shell> report_units
************************************
Report : units
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:59:33 2019

************************************
Units
------------------------------------
Time_unit            : 1.0e-09 Second(ns)
Capacitive_load_unit : 1.0e-15 Farad(fF)
Resistance_unit      : 1.0e+6 Ohm(MOhm)
Voltage_unit         : 1 Volt
Power_unit           : N/A
Current_unit         : 1.0e-06 Amp(uA)
1
dc_shell> report_timing -to dao_reg/*
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 19:01:02 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: rst (input port clocked by clkA)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkA (rise edge)                  1.000      1.000
  clock network delay (ideal)             0.000      1.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      1.000 r
  library setup time                     -0.019      0.981
  data required time                                 0.981
  -----------------------------------------------------------
  data required time                                 0.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: rst (input port clocked by clkB)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkB (rise edge)                  2.000      2.000
  clock network delay (ideal)             0.000      2.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      2.000 r
  library setup time                     -0.019      1.981
  data required time                                 1.981
  -----------------------------------------------------------
  data required time                                 1.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        1.730


1
dc_shell> report_timing -to dao_reg/* -hold
Error: unknown option '-hold' (CMD-010)
dc_shell> report_timing -to dao_reg/* -path_type min
Error: value 'min' for option '-path_type' is not valid.  Specify one of:
        full, end, only, short, start, full_clock, full_clock_expanded (CMD-031)
dc_shell> report_timing -to dao_reg/* -delay_type min
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 19:02:29 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: dao_reg (rising edge-triggered flip-flop clocked by clkA)
  Endpoint: dco_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      0.000 r
  dao_reg/Q (DFFX1_RVT) <-                0.051      0.051 r
  U4/Y (AO21X1_RVT)                       0.038      0.089 r
  dco_reg/D (DFFX1_RVT)                   0.010      0.099 r
  data arrival time                                  0.099

  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  dco_reg/CLK (DFFX1_RVT)                 0.000      0.000 r
  library hold time                       0.006      0.006
  data required time                                 0.006
  -----------------------------------------------------------
  data required time                                 0.006
  data arrival time                                 -0.099
  -----------------------------------------------------------
  slack (MET)                                        0.093


  Startpoint: dao_reg (rising edge-triggered flip-flop clocked by clkB)
  Endpoint: dco_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      0.000 r
  dao_reg/Q (DFFX1_RVT) <-                0.051      0.051 r
  U4/Y (AO21X1_RVT)                       0.038      0.089 r
  dco_reg/D (DFFX1_RVT)                   0.010      0.099 r
  data arrival time                                  0.099

  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  dco_reg/CLK (DFFX1_RVT)                 0.000      0.000 r
  library hold time                       0.006      0.006
  data required time                                 0.006
  -----------------------------------------------------------
  data required time                                 0.006
  data arrival time                                 -0.099
  -----------------------------------------------------------
  slack (MET)                                        0.093


1
dc_shell> report_timing -to dao_reg/*
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 19:03:02 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: rst (input port clocked by clkA)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkA (rise edge)                  1.000      1.000
  clock network delay (ideal)             0.000      1.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      1.000 r
  library setup time                     -0.019      0.981
  data required time                                 0.981
  -----------------------------------------------------------
  data required time                                 0.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: rst (input port clocked by clkB)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkB (rise edge)                  2.000      2.000
  clock network delay (ideal)             0.000      2.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      2.000 r
  library setup time                     -0.019      1.981
  data required time                                 1.981
  -----------------------------------------------------------
  data required time                                 1.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        1.730


1
dc_shell> report_timing -from  dao_reg/*
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 19:04:51 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: rst (input port clocked by clkA)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkA (rise edge)                  1.000      1.000
  clock network delay (ideal)             0.000      1.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      1.000 r
  library setup time                     -0.019      0.981
  data required time                                 0.981
  -----------------------------------------------------------
  data required time                                 0.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: rst (input port clocked by clkB)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkB (rise edge)                  2.000      2.000
  clock network delay (ideal)             0.000      2.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      2.000 r
  library setup time                     -0.019      1.981
  data required time                                 1.981
  -----------------------------------------------------------
  data required time                                 1.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        1.730


1
dc_shell> report_timing -from  dao_reg/clk
Warning: Can't find object 'dao_reg/clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -from  dao_reg/
Warning: Can't find object 'dao_reg/' in design 'sync_counter'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -from  dao_reg/d
Warning: Can't find object 'dao_reg/d' in design 'sync_counter'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -from  dao_reg/D
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 19:05:16 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: rst (input port clocked by clkA)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkA (rise edge)                  1.000      1.000
  clock network delay (ideal)             0.000      1.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      1.000 r
  library setup time                     -0.019      0.981
  data required time                                 0.981
  -----------------------------------------------------------
  data required time                                 0.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: rst (input port clocked by clkB)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkB (rise edge)                  2.000      2.000
  clock network delay (ideal)             0.000      2.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      2.000 r
  library setup time                     -0.019      1.981
  data required time                                 1.981
  -----------------------------------------------------------
  data required time                                 1.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        1.730


1
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 28)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:55:46 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:55:46 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> source ../scripts/S_RTL_3.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 26 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dao_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 37 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/rtl/S_RTL_3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dco_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 29)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.6      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
    0:00:01      22.4      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 1
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 15:52:24 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AO21X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U7                        MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  so
dao_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
dco_reg                   DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 6 cells                                               22.365
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_3/work/S_RTL_3_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 15:52:24 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            6
Number of nets:                            11
Number of cells:                            6
Number of combinational cells:              4
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                  9.149184
Buf/Inv area:                        1.270720
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               1.216747

Total cell area:                    22.364673
Total area:                         23.581420
dc_shell> report_timing -from  dao_reg/D
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 15:57:21 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: rst (input port clocked by clkA)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkA (rise edge)                  1.000      1.000
  clock network delay (ideal)             0.000      1.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      1.000 r
  library setup time                     -0.019      0.981
  data required time                                 0.981
  -----------------------------------------------------------
  data required time                                 0.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: rst (input port clocked by clkB)
  Endpoint: dao_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  dao_reg/D (DFFX1_RVT)                   0.053      0.251 f
  data arrival time                                  0.251

  clock clkB (rise edge)                  2.000      2.000
  clock network delay (ideal)             0.000      2.000
  dao_reg/CLK (DFFX1_RVT)                 0.000      2.000 r
  library setup time                     -0.019      1.981
  data required time                                 1.981
  -----------------------------------------------------------
  data required time                                 1.981
  data arrival time                                 -0.251
  -----------------------------------------------------------
  slack (MET)                                        1.730


1
dc_shell> report_timing -from  dco_reg/D
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 15:57:28 2019
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: rst (input port clocked by clkA)
  Endpoint: dco_reg (rising edge-triggered flip-flop clocked by clkA)
  Path Group: clkA
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkA (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  U4/Y (AO21X1_RVT)                       0.070      0.268 f
  dco_reg/D (DFFX1_RVT)                   0.012      0.280 f
  data arrival time                                  0.280

  clock clkA (rise edge)                  1.000      1.000
  clock network delay (ideal)             0.000      1.000
  dco_reg/CLK (DFFX1_RVT)                 0.000      1.000 r
  library setup time                     -0.019      0.981
  data required time                                 0.981
  -----------------------------------------------------------
  data required time                                 0.981
  data arrival time                                 -0.280
  -----------------------------------------------------------
  slack (MET)                                        0.701


  Startpoint: rst (input port clocked by clkB)
  Endpoint: dco_reg (rising edge-triggered flip-flop clocked by clkB)
  Path Group: clkB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sync_counter       ForQA                 saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clkB (rise edge)                  0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rst (in)                                0.000      0.100 r
  U6/Y (INVX1_RVT)                        0.025      0.125 f
  U5/Y (AND2X1_RVT)                       0.073      0.198 f
  U4/Y (AO21X1_RVT)                       0.070      0.268 f
  dco_reg/D (DFFX1_RVT)                   0.012      0.280 f
  data arrival time                                  0.280

  clock clkB (rise edge)                  2.000      2.000
  clock network delay (ideal)             0.000      2.000
  dco_reg/CLK (DFFX1_RVT)                 0.000      2.000 r
  library setup time                     -0.019      1.981
  data required time                                 1.981
  -----------------------------------------------------------
  data required time                                 1.981
  data arrival time                                 -0.280
  -----------------------------------------------------------
  slack (MET)                                        1.701


1
dc_shell> 