
H:/E_325/Lab/nios_alarm_clock/main.elf:     file format elf32-littlenios2
H:/E_325/Lab/nios_alarm_clock/main.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000168

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00001e98 memsz 0x00001e98 flags r-x
    LOAD off    0x00002eb8 vaddr 0x00001eb8 paddr 0x000035dc align 2**12
         filesz 0x00001724 memsz 0x00001724 flags rw-
    LOAD off    0x00004d00 vaddr 0x00004d00 paddr 0x00004d00 align 2**12
         filesz 0x00000000 memsz 0x00000148 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000148  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001cdc  00000168  00000168  00001168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000074  00001e44  00001e44  00002e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001724  00001eb8  000035dc  00002eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000148  00004d00  00004d00  00004d00  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  000045dc  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000004f8  00000000  00000000  00004608  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000009f5  00000000  00000000  00004b00  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007bd8  00000000  00000000  000054f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027de  00000000  00000000  0000d0cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000641a  00000000  00000000  0000f8ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000085c  00000000  00000000  00015cc8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000017f5  00000000  00000000  00016524  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001a1e  00000000  00000000  00017d19  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  00019738  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000180  00000000  00000000  00019758  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001b55c  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0001b55f  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001b56b  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001b56c  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000008  00000000  00000000  0001b56d  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000008  00000000  00000000  0001b575  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000008  00000000  00000000  0001b57d  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 0000000b  00000000  00000000  0001b585  2**0
                  CONTENTS, READONLY
 25 .jdi          000050cc  00000000  00000000  0001b590  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     000520ec  00000000  00000000  0002065c  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000168 l    d  .text	00000000 .text
00001e44 l    d  .rodata	00000000 .rodata
00001eb8 l    d  .rwdata	00000000 .rwdata
00004d00 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001a0 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
000002b0 l     F .text	00000020 handle_button_interrupts
00000000 l    df *ABS*	00000000 lib2-divmod.c
000005a4 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00001ecc l     O .rwdata	00001060 JTAGUART
00002f2c l     O .rwdata	0000002c LCD
00002f58 l     O .rwdata	0000002c KEY
00002f84 l     O .rwdata	0000002c SevenSeg30
00002fb0 l     O .rwdata	0000002c SevenSeg74
00002fdc l     O .rwdata	0000002c SW
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00000b10 l     F .text	00000054 altera_avalon_jtag_uart_timeout
00000bdc l     F .text	00000134 altera_avalon_jtag_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000010ac l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_character_lcd.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00001568 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00001670 l     F .text	00000064 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
000031b0 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00001c78 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
000001d4 g     F .text	00000034 write_current_time_to_bot_row
00000910 g     F .text	00000050 alt_main
00004d48 g     O .bss	00000100 alt_irq
000035dc g       *ABS*	00000000 __flash_rwdata_start
000011ac g     F .text	00000010 alt_up_character_lcd_send_cmd
00001eb8 g     O .rwdata	00000011 top_row
00004d34 g     O .bss	00000011 bot_row
000001a4 g     F .text	00000018 timer1_isr
00000000  w      *UND*	00000000 __errno
000010e8 g     F .text	0000001c get_DDRAM_addr
00000000 g     F .entry	0000001c __reset
00004d10 g     O .bss	00000004 edge_capture
00000020 g       *ABS*	00000000 __flash_exceptions_start
00004d30 g     O .bss	00000004 errno
00004d20 g     O .bss	00000004 alt_argv
0000b5b0 g       *ABS*	00000000 _gp
00003030 g     O .rwdata	00000180 alt_fd_list
000015e0 g     F .text	00000070 alt_find_dev
000006f0 g     F .text	000000a0 memcpy
0000117c g     F .text	00000020 alt_up_character_lcd_write_fd
000016d4 g     F .text	00000098 alt_io_redirect
0000025c g     F .text	00000054 init_timer_0
00000380 g     F .text	00000058 handle_key_press
00000d84 g     F .text	00000168 altera_avalon_jtag_uart_read
000006e0 g     F .text	00000008 __udivsi3
00001b1c g     F .text	0000003c alt_icache_flush
000035c4 g     O .rwdata	00000004 alt_max_fd
00000790 g     F .text	000000bc alt_irq_register
000035d8 g     O .rwdata	00000004 _global_impure_ptr
00004e48 g       *ABS*	00000000 __bss_end
00001940 g     F .text	000000ac alt_tick
0000190c g     F .text	00000034 alt_alarm_stop
00004d18 g     O .bss	00000004 alt_irq_active
000000ec g     F .exceptions	0000007c alt_irq_handler
00003008 g     O .rwdata	00000028 alt_dev_null
00004d14 g     O .bss	00000004 char_lcd_dev
000011bc g     F .text	0000001c alt_up_character_lcd_cursor_blink_on
00001564 g     F .text	00000004 alt_dcache_flush_all
000035dc g       *ABS*	00000000 __ram_rwdata_end
00000208 g     F .text	00000054 init_timer_1
000035bc g     O .rwdata	00000008 alt_dev_list
00001eb8 g       *ABS*	00000000 __ram_rodata_end
000006e8 g     F .text	00000008 __umodsi3
00004e48 g       *ABS*	00000000 end
00000b64 g     F .text	00000078 altera_avalon_jtag_uart_init
00006000 g       *ABS*	00000000 __alt_stack_pointer
00001068 g     F .text	00000044 alt_avalon_timer_sc_init
00000eec g     F .text	0000017c altera_avalon_jtag_uart_write
00001150 g     F .text	0000002c alt_up_character_lcd_write
00001c7c g     F .text	000001b0 __call_exitprocs
00000168 g     F .text	0000003c _start
00004d28 g     O .bss	00000004 _alt_tick_rate
00004d2c g     O .bss	00000004 _alt_nticks
00000980 g     F .text	000000c0 alt_sys_init
00001260 g     F .text	00000090 alt_up_character_lcd_shift_display
000011f4 g     F .text	0000006c alt_up_character_lcd_erase_pos
00000ad8 g     F .text	00000038 altera_avalon_jtag_uart_close
00001eb8 g       *ABS*	00000000 __ram_rwdata_start
00001e44 g       *ABS*	00000000 __ram_rodata_start
00000ab0 g     F .text	00000028 altera_avalon_jtag_uart_read_fd
00001ab0 g     F .text	0000006c alt_get_fd
00001b90 g     F .text	00000074 memcmp
00000a60 g     F .text	00000028 altera_avalon_jtag_uart_close_fd
00004e48 g       *ABS*	00000000 __alt_stack_base
00000a40 g     F .text	00000020 altera_avalon_jtag_uart_ioctl_fd
00004d08 g     O .bss	00000004 tenths
000019f4 g     F .text	000000bc alt_find_file
00001570 g     F .text	00000070 alt_dev_llist_insert
00004d00 g       *ABS*	00000000 __bss_start
000003d8 g     F .text	000001cc main
00000000 g       *ABS*	00000000 __alt_mem_RAM
00004d24 g     O .bss	00000004 alt_envp
00000a88 g     F .text	00000028 altera_avalon_jtag_uart_write_fd
000012f0 g     F .text	00000090 alt_up_character_lcd_shift_cursor
000035c8 g     O .rwdata	00000004 alt_errno
00004d04 g     O .bss	00000004 seconds
000002d0 g     F .text	000000b0 reset_display
00000620 g     F .text	00000060 __divsi3
000013d4 g     F .text	00000020 alt_up_character_lcd_open_dev
0000119c g     F .text	00000010 alt_up_character_lcd_init
00001e44 g       *ABS*	00000000 __flash_rodata_start
00000960 g     F .text	00000020 alt_irq_init
000018e8 g     F .text	00000024 alt_release_fd
000011d8 g     F .text	0000001c alt_up_character_lcd_cursor_off
000035d4 g     O .rwdata	00000004 _impure_ptr
00004d1c g     O .bss	00000004 alt_argc
00000020 g       .exceptions	00000000 alt_irq_entry
000035b4 g     O .rwdata	00000008 alt_fs_list
00000020 g       *ABS*	00000000 __ram_exceptions_start
000035dc g       *ABS*	00000000 _edata
00004e48 g       *ABS*	00000000 _end
00000168 g       *ABS*	00000000 __ram_exceptions_end
00000d10 g     F .text	00000074 altera_avalon_jtag_uart_ioctl
000019ec g     F .text	00000008 altera_nios2_qsys_irq_init
00001b58 g     F .text	00000038 exit
00000680 g     F .text	00000060 __modsi3
00006000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00001104 g     F .text	0000004c alt_up_character_lcd_string
00001e2c g     F .text	00000014 _exit
000013f4 g     F .text	00000094 alt_alarm_start
00004d00 g     O .bss	00000004 minutes
00001c04 g     F .text	00000074 strlen
0000176c g     F .text	0000017c open
000001bc g     F .text	00000018 timer0_isr
00001650 g     F .text	00000020 alt_icache_flush_all
00001380 g     F .text	00000054 alt_up_character_lcd_set_cursor_pos
000035b0 g     O .rwdata	00000004 alt_priority_mask
000035cc g     O .rwdata	00000008 alt_alarm_list
00001488 g     F .text	000000dc close
0000084c g     F .text	000000c4 alt_load
00004d0c g     O .bss	00000004 half_second
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08405a14 	ori	at,at,360
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defffe04 	addi	sp,sp,-8
  f0:	dfc00115 	stw	ra,4(sp)
  f4:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  f8:	000d313a 	rdctl	r6,ipending
  fc:	04000034 	movhi	r16,0
 100:	84135204 	addi	r16,r16,19784
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 104:	3080004c 	andi	r2,r6,1
 108:	1005003a 	cmpeq	r2,r2,zero
 10c:	10000a1e 	bne	r2,zero,138 <alt_irq_handler+0x4c>
 110:	000b883a 	mov	r5,zero
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 114:	280490fa 	slli	r2,r5,3
 118:	1405883a 	add	r2,r2,r16
 11c:	10c00017 	ldw	r3,0(r2)
 120:	11000117 	ldw	r4,4(r2)
 124:	183ee83a 	callr	r3
 128:	0005313a 	rdctl	r2,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 12c:	10000a26 	beq	r2,zero,158 <alt_irq_handler+0x6c>
 130:	100d883a 	mov	r6,r2
 134:	003ff306 	br	104 <alt_irq_handler+0x18>
 138:	00c00044 	movi	r3,1
 13c:	000b883a 	mov	r5,zero
 140:	1809883a 	mov	r4,r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 144:	18c7883a 	add	r3,r3,r3
      i++;
 148:	290b883a 	add	r5,r5,r4
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 14c:	30c4703a 	and	r2,r6,r3
 150:	103ff01e 	bne	r2,zero,114 <alt_irq_handler+0x28>
 154:	003ffb06 	br	144 <alt_irq_handler+0x58>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 158:	dfc00117 	ldw	ra,4(sp)
 15c:	dc000017 	ldw	r16,0(sp)
 160:	dec00204 	addi	sp,sp,8
 164:	f800283a 	ret

Disassembly of section .text:

00000168 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     168:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     16c:	ded80014 	ori	sp,sp,24576

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     170:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     174:	d6ad6c14 	ori	gp,gp,46512
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     178:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     17c:	10934014 	ori	r2,r2,19712

    movhi r3, %hi(__bss_end)
     180:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     184:	18d39214 	ori	r3,r3,20040

    beq r2, r3, 1f
     188:	10c00326 	beq	r2,r3,198 <_start+0x30>

0:
    stw zero, (r2)
     18c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     190:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     194:	10fffd36 	bltu	r2,r3,18c <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     198:	000084c0 	call	84c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     19c:	00009100 	call	910 <alt_main>

000001a0 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1a0:	003fff06 	br	1a0 <alt_after_alt_main>

000001a4 <timer1_isr>:
	alt_irq_register(TIMER_0_IRQ, tenths_ptr, timer0_isr);
}

void timer1_isr(void * context, alt_32 id) {
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
     1a4:	20800017 	ldw	r2,0(r4)
     1a8:	10800044 	addi	r2,r2,1
     1ac:	20800015 	stw	r2,0(r4)
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_1_BASE, 0x0);
     1b0:	00a40014 	movui	r2,36864
     1b4:	10000035 	stwio	zero,0(r2)
}
     1b8:	f800283a 	ret

000001bc <timer0_isr>:
}

/*		Timer setups 		*/
void timer0_isr(void * context, alt_32 id) {
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
     1bc:	20800017 	ldw	r2,0(r4)
     1c0:	10800044 	addi	r2,r2,1
     1c4:	20800015 	stw	r2,0(r4)
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_0_BASE, 0x0);
     1c8:	00a00014 	movui	r2,32768
     1cc:	10000035 	stwio	zero,0(r2)
}
     1d0:	f800283a 	ret

000001d4 <write_current_time_to_bot_row>:
	seconds = 0;
	tenths = 0;
}

// For the Key 2 press
void write_current_time_to_bot_row() {
     1d4:	deffff04 	addi	sp,sp,-4
     1d8:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 1);
     1dc:	d125d917 	ldw	r4,-26780(gp)
     1e0:	000b883a 	mov	r5,zero
     1e4:	01800044 	movi	r6,1
     1e8:	00013800 	call	1380 <alt_up_character_lcd_set_cursor_pos>
	alt_up_character_lcd_string(char_lcd_dev, top_row);
     1ec:	d125d917 	ldw	r4,-26780(gp)
     1f0:	01400034 	movhi	r5,0
     1f4:	2947ae04 	addi	r5,r5,7864
     1f8:	00011040 	call	1104 <alt_up_character_lcd_string>
}
     1fc:	dfc00017 	ldw	ra,0(sp)
     200:	dec00104 	addi	sp,sp,4
     204:	f800283a 	ret

00000208 <init_timer_1>:
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_1_BASE, 0x0);
}

void init_timer_1() {
     208:	deffff04 	addi	sp,sp,-4
     20c:	dfc00015 	stw	ra,0(sp)
	// Timer base is TIMER_1_BASE
	// Timer clock is 50,000,000 so to increment a counter every half second, move it every 50,000,000/2 ticks.
	// high 0x017D
	// low 0x7840
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_1_BASE, 0);
     210:	00a40014 	movui	r2,36864
     214:	10000035 	stwio	zero,0(r2)
	// Used to use ALTERA_AVALON_TIMER_CONTROL_START_MSK, not sure which I need	
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_1_BASE, 0x017D);
     218:	00c05f44 	movi	r3,381
     21c:	00a40314 	movui	r2,36876
     220:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_1_BASE, 0x7840);
     224:	00de1004 	movi	r3,30784
     228:	00a40214 	movui	r2,36872
     22c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_1_BASE, 0x7);
     230:	00c001c4 	movi	r3,7
     234:	00a40114 	movui	r2,36868
     238:	10c00035 	stwio	r3,0(r2)
	
	void* half_second_ptr = (void *) &half_second;
	// Register the ISR. 
	alt_irq_register(TIMER_1_IRQ, half_second_ptr, timer1_isr);
     23c:	01000044 	movi	r4,1
     240:	d165d704 	addi	r5,gp,-26788
     244:	01800034 	movhi	r6,0
     248:	31806904 	addi	r6,r6,420
     24c:	00007900 	call	790 <alt_irq_register>
}
     250:	dfc00017 	ldw	ra,0(sp)
     254:	dec00104 	addi	sp,sp,4
     258:	f800283a 	ret

0000025c <init_timer_0>:
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_0_BASE, 0x0);
}

void init_timer_0() {
     25c:	deffff04 	addi	sp,sp,-4
     260:	dfc00015 	stw	ra,0(sp)
	// Timer base is TIMER_0_BASE
	// Timer clock is 50,000,000 so to increment a counter, move it every 5,000,000 ticks.
	// high 0x004C
	// low 0x4B40
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_0_BASE, 0);
     264:	00a00014 	movui	r2,32768
     268:	10000035 	stwio	zero,0(r2)
	// Used to use ALTERA_AVALON_TIMER_CONTROL_START_MSK, not sure which I need	
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_0_BASE, 0x004C);
     26c:	00c01304 	movi	r3,76
     270:	00a00314 	movui	r2,32780
     274:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_0_BASE, 0x4B40);
     278:	00d2d004 	movi	r3,19264
     27c:	00a00214 	movui	r2,32776
     280:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_0_BASE, 0x7);
     284:	00c001c4 	movi	r3,7
     288:	00a00114 	movui	r2,32772
     28c:	10c00035 	stwio	r3,0(r2)
	
	void* tenths_ptr = (void *) &tenths;
	// Register the ISR. 
	alt_irq_register(TIMER_0_IRQ, tenths_ptr, timer0_isr);
     290:	0009883a 	mov	r4,zero
     294:	d165d604 	addi	r5,gp,-26792
     298:	01800034 	movhi	r6,0
     29c:	31806f04 	addi	r6,r6,444
     2a0:	00007900 	call	790 <alt_irq_register>
}
     2a4:	dfc00017 	ldw	ra,0(sp)
     2a8:	dec00104 	addi	sp,sp,4
     2ac:	f800283a 	ret

000002b0 <handle_button_interrupts>:
	volatile int* edge_capture_ptr = (volatile int*) context;
	/*
	* Read the edge capture register on the button PIO.
	* Store value.
	*/
	*edge_capture_ptr = IORD_ALTERA_AVALON_PIO_EDGE_CAP(KEY_BASE);
     2b0:	00f40314 	movui	r3,53260
     2b4:	18800037 	ldwio	r2,0(r3)
     2b8:	20800015 	stw	r2,0(r4)
	/* Write to the edge capture register to reset it. */
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(KEY_BASE, 0);
     2bc:	18000035 	stwio	zero,0(r3)
	/* reset interrupt capability for the Button PIO. */
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(KEY_BASE, 0xf);
     2c0:	00c003c4 	movi	r3,15
     2c4:	00b40214 	movui	r2,53256
     2c8:	10c00035 	stwio	r3,0(r2)
}
     2cc:	f800283a 	ret

000002d0 <reset_display>:
char bot_row[17];

/* Functions used for updating displays */

// For the Key 1 press
void reset_display() {
     2d0:	defffe04 	addi	sp,sp,-8
     2d4:	dfc00115 	stw	ra,4(sp)
     2d8:	dc000015 	stw	r16,0(sp)
	// Clear the top row
	strcpy(top_row, "00:00.0");
     2dc:	04000034 	movhi	r16,0
     2e0:	8407ae04 	addi	r16,r16,7864
     2e4:	00c00c04 	movi	r3,48
     2e8:	80c00005 	stb	r3,0(r16)
     2ec:	80c00045 	stb	r3,1(r16)
     2f0:	00800e84 	movi	r2,58
     2f4:	80800085 	stb	r2,2(r16)
     2f8:	80c000c5 	stb	r3,3(r16)
     2fc:	80c00105 	stb	r3,4(r16)
     300:	00800b84 	movi	r2,46
     304:	80800145 	stb	r2,5(r16)
     308:	80c00185 	stb	r3,6(r16)
     30c:	800001c5 	stb	zero,7(r16)
	alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 0);
     310:	d125d917 	ldw	r4,-26780(gp)
     314:	000b883a 	mov	r5,zero
     318:	000d883a 	mov	r6,zero
     31c:	00013800 	call	1380 <alt_up_character_lcd_set_cursor_pos>
	alt_up_character_lcd_string(char_lcd_dev, top_row);
     320:	d125d917 	ldw	r4,-26780(gp)
     324:	800b883a 	mov	r5,r16
     328:	00011040 	call	1104 <alt_up_character_lcd_string>
	
	// Clear the bottom row
	strcpy(bot_row, "                ");
     32c:	04000034 	movhi	r16,0
     330:	84134d04 	addi	r16,r16,19764
     334:	8009883a 	mov	r4,r16
     338:	01400034 	movhi	r5,0
     33c:	29479104 	addi	r5,r5,7748
     340:	01800444 	movi	r6,17
     344:	00006f00 	call	6f0 <memcpy>
	alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 1);
     348:	d125d917 	ldw	r4,-26780(gp)
     34c:	000b883a 	mov	r5,zero
     350:	01800044 	movi	r6,1
     354:	00013800 	call	1380 <alt_up_character_lcd_set_cursor_pos>
	alt_up_character_lcd_string(char_lcd_dev, bot_row);
     358:	d125d917 	ldw	r4,-26780(gp)
     35c:	800b883a 	mov	r5,r16
     360:	00011040 	call	1104 <alt_up_character_lcd_string>
	
	// Reset our counters
	minutes = 0;
     364:	d025d415 	stw	zero,-26800(gp)
	seconds = 0;
     368:	d025d515 	stw	zero,-26796(gp)
	tenths = 0;
     36c:	d025d615 	stw	zero,-26792(gp)
}
     370:	dfc00117 	ldw	ra,4(sp)
     374:	dc000017 	ldw	r16,0(sp)
     378:	dec00204 	addi	sp,sp,8
     37c:	f800283a 	ret

00000380 <handle_key_press>:
						edge_capture_ptr,
						handle_button_interrupts );
}

/* Our function that handles the key presses */
void handle_key_press(current_row) {
     380:	deffff04 	addi	sp,sp,-4
     384:	dfc00015 	stw	ra,0(sp)
	// Key 1
	if (edge_capture == 2) {
     388:	d0e5d817 	ldw	r3,-26784(gp)
     38c:	00800084 	movi	r2,2
     390:	1880021e 	bne	r3,r2,39c <handle_key_press+0x1c>
		reset_display();
     394:	00002d00 	call	2d0 <reset_display>
     398:	00000b06 	br	3c8 <handle_key_press+0x48>
	}
	// Key 2
	else if (edge_capture == 4) {
     39c:	d0e5d817 	ldw	r3,-26784(gp)
     3a0:	00800104 	movi	r2,4
     3a4:	1880021e 	bne	r3,r2,3b0 <handle_key_press+0x30>
		write_current_time_to_bot_row();
     3a8:	00001d40 	call	1d4 <write_current_time_to_bot_row>
     3ac:	00000606 	br	3c8 <handle_key_press+0x48>
	}
	// Key 3
	else if (edge_capture == 8) {
     3b0:	d0e5d817 	ldw	r3,-26784(gp)
     3b4:	00800204 	movi	r2,8
     3b8:	1880031e 	bne	r3,r2,3c8 <handle_key_press+0x48>
		half_second = 1;
     3bc:	00800044 	movi	r2,1
     3c0:	d0a5d715 	stw	r2,-26788(gp)
		init_timer_1();
     3c4:	00002080 	call	208 <init_timer_1>
	}
	
	// Reset our edge capture back to 0
	edge_capture = 0;
     3c8:	d025d815 	stw	zero,-26784(gp)
}
     3cc:	dfc00017 	ldw	ra,0(sp)
     3d0:	dec00104 	addi	sp,sp,4
     3d4:	f800283a 	ret

000003d8 <main>:

int main(void)
{
     3d8:	defff904 	addi	sp,sp,-28
     3dc:	dfc00615 	stw	ra,24(sp)
     3e0:	dd400515 	stw	r21,20(sp)
     3e4:	dd000415 	stw	r20,16(sp)
     3e8:	dcc00315 	stw	r19,12(sp)
     3ec:	dc800215 	stw	r18,8(sp)
     3f0:	dc400115 	stw	r17,4(sp)
     3f4:	dc000015 	stw	r16,0(sp)
	// open the Character LCD port
	char_lcd_dev = alt_up_character_lcd_open_dev ("/dev/LCD");
     3f8:	01000034 	movhi	r4,0
     3fc:	21079604 	addi	r4,r4,7768
     400:	00013d40 	call	13d4 <alt_up_character_lcd_open_dev>
     404:	1009883a 	mov	r4,r2
     408:	d0a5d915 	stw	r2,-26780(gp)
	/* Initialize the character display */
	alt_up_character_lcd_init(char_lcd_dev);
     40c:	000119c0 	call	119c <alt_up_character_lcd_init>
	
	
	// Initialize the Timers
	init_timer_0();
     410:	000025c0 	call	25c <init_timer_0>
{
	/* Recast the edge_capture pointer to match the
	alt_irq_register() function prototype. */
	void* edge_capture_ptr = (void*) &edge_capture;
	/* Enable all 4 button interrupts. */
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(KEY_BASE, 0xf);
     414:	00c003c4 	movi	r3,15
     418:	00b40214 	movui	r2,53256
     41c:	10c00035 	stwio	r3,0(r2)
	/* Reset the edge capture register. */
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(KEY_BASE, 0x0);
     420:	00b40314 	movui	r2,53260
     424:	10000035 	stwio	zero,0(r2)
	/* Register the ISR. */
	alt_irq_register( 	KEY_IRQ,
     428:	010000c4 	movi	r4,3
     42c:	d165d804 	addi	r5,gp,-26784
     430:	01800034 	movhi	r6,0
     434:	3180ac04 	addi	r6,r6,688
     438:	00007900 	call	790 <alt_irq_register>
     43c:	0021883a 	mov	r16,zero
     440:	052c0014 	movui	r20,45056
     444:	05700014 	movui	r21,49152
     448:	04400034 	movhi	r17,0
     44c:	8c47ae04 	addi	r17,r17,7864
     450:	04800284 	movi	r18,10
     454:	04c00c04 	movi	r19,48
	while(1)  {
		// check the state of the context integer updated by various ISR functions	
		// Act accordingly, which means
		
		// Handle if a key was pressed
		if (edge_capture) {
     458:	d0a5d817 	ldw	r2,-26784(gp)
     45c:	10000326 	beq	r2,zero,46c <main+0x94>
			handle_key_press(top_row);
     460:	01000034 	movhi	r4,0
     464:	2107ae04 	addi	r4,r4,7864
     468:	00003800 	call	380 <handle_key_press>
		}
		
		// Flash on and off our displays
		if (half_second) {
     46c:	d0a5d717 	ldw	r2,-26788(gp)
     470:	10001226 	beq	r2,zero,4bc <main+0xe4>
			// Odd numbers
			if (half_second % 2) {
     474:	d0a5d717 	ldw	r2,-26788(gp)
     478:	1080004c 	andi	r2,r2,1
     47c:	1005003a 	cmpeq	r2,r2,zero
     480:	1000041e 	bne	r2,zero,494 <main+0xbc>
				// Turn hex on
				IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG30_BASE, 0xFFFFFFFF);
     484:	00bfffc4 	movi	r2,-1
     488:	a0800035 	stwio	r2,0(r20)
				IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG74_BASE, 0xFFFFFFFF);
     48c:	a8800035 	stwio	r2,0(r21)
     490:	00000206 	br	49c <main+0xc4>
			}
			else {
				// Turn hex off
				IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG30_BASE, 0x00000000);
     494:	a0000035 	stwio	zero,0(r20)
				IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG74_BASE, 0x00000000);
     498:	a8000035 	stwio	zero,0(r21)
			}
			
			if (half_second == 7) {
     49c:	d0e5d717 	ldw	r3,-26788(gp)
     4a0:	008001c4 	movi	r2,7
     4a4:	1880051e 	bne	r3,r2,4bc <main+0xe4>
				half_second = 0;
     4a8:	d025d715 	stw	zero,-26788(gp)
				// Turn hex off
				IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG30_BASE, 0x00000000);
     4ac:	a0000035 	stwio	zero,0(r20)
				IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG74_BASE, 0x00000000);
     4b0:	a8000035 	stwio	zero,0(r21)
				// Turn off timer.
				IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_1_BASE, 0x0);
     4b4:	00a40114 	movui	r2,36868
     4b8:	10000035 	stwio	zero,0(r2)
			}
		}
		
		// Update the clock
		if (tenths != old_tenths) {
     4bc:	d0a5d617 	ldw	r2,-26792(gp)
     4c0:	80bfe526 	beq	r16,r2,458 <main+0x80>
			// Increment our seconds
			if (tenths >= 10) {
     4c4:	d0e5d617 	ldw	r3,-26792(gp)
     4c8:	00800244 	movi	r2,9
     4cc:	10c0290e 	bge	r2,r3,574 <main+0x19c>
				seconds++;
     4d0:	d0a5d517 	ldw	r2,-26796(gp)
     4d4:	00c00044 	movi	r3,1
     4d8:	10c5883a 	add	r2,r2,r3
     4dc:	d0a5d515 	stw	r2,-26796(gp)
				if (seconds == 60) {
     4e0:	d165d517 	ldw	r5,-26796(gp)
     4e4:	00800f04 	movi	r2,60
     4e8:	2880131e 	bne	r5,r2,538 <main+0x160>
					minutes = (minutes + 1) % 60;
     4ec:	d125d417 	ldw	r4,-26800(gp)
     4f0:	20c9883a 	add	r4,r4,r3
     4f4:	00006800 	call	680 <__modsi3>
     4f8:	d0a5d415 	stw	r2,-26800(gp)
					seconds = 0;
     4fc:	d025d515 	stw	zero,-26796(gp)
					top_row[0] = '0' + (minutes - (minutes % 10)) / 10;
     500:	d425d417 	ldw	r16,-26800(gp)
     504:	d125d417 	ldw	r4,-26800(gp)
     508:	900b883a 	mov	r5,r18
     50c:	00006800 	call	680 <__modsi3>
     510:	8089c83a 	sub	r4,r16,r2
     514:	900b883a 	mov	r5,r18
     518:	00006200 	call	620 <__divsi3>
     51c:	14c5883a 	add	r2,r2,r19
     520:	88800005 	stb	r2,0(r17)
					top_row[1] = '0' + minutes % 10;
     524:	d125d417 	ldw	r4,-26800(gp)
     528:	900b883a 	mov	r5,r18
     52c:	00006800 	call	680 <__modsi3>
     530:	14c5883a 	add	r2,r2,r19
     534:	88800045 	stb	r2,1(r17)
				}
				top_row[3] = '0' + (seconds - (seconds % 10)) / 10;
     538:	d425d517 	ldw	r16,-26796(gp)
     53c:	d125d517 	ldw	r4,-26796(gp)
     540:	900b883a 	mov	r5,r18
     544:	00006800 	call	680 <__modsi3>
     548:	8089c83a 	sub	r4,r16,r2
     54c:	900b883a 	mov	r5,r18
     550:	00006200 	call	620 <__divsi3>
     554:	14c5883a 	add	r2,r2,r19
     558:	888000c5 	stb	r2,3(r17)
				top_row[4] = '0' + seconds % 10;
     55c:	d125d517 	ldw	r4,-26796(gp)
     560:	900b883a 	mov	r5,r18
     564:	00006800 	call	680 <__modsi3>
     568:	14c5883a 	add	r2,r2,r19
     56c:	88800105 	stb	r2,4(r17)
				tenths = 0;
     570:	d025d615 	stw	zero,-26792(gp)
			}
			old_tenths = tenths;
     574:	d425d617 	ldw	r16,-26792(gp)
			top_row[6] = '0' + tenths;
     578:	d0a5d617 	ldw	r2,-26792(gp)
     57c:	10800c04 	addi	r2,r2,48
     580:	88800185 	stb	r2,6(r17)
			alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 0);
     584:	d125d917 	ldw	r4,-26780(gp)
     588:	000b883a 	mov	r5,zero
     58c:	000d883a 	mov	r6,zero
     590:	00013800 	call	1380 <alt_up_character_lcd_set_cursor_pos>
			alt_up_character_lcd_string(char_lcd_dev, top_row);
     594:	d125d917 	ldw	r4,-26780(gp)
     598:	880b883a 	mov	r5,r17
     59c:	00011040 	call	1104 <alt_up_character_lcd_string>
     5a0:	003fad06 	br	458 <main+0x80>

000005a4 <udivmodsi4>:
     5a4:	29001b2e 	bgeu	r5,r4,614 <udivmodsi4+0x70>
     5a8:	28001a16 	blt	r5,zero,614 <udivmodsi4+0x70>
     5ac:	00800044 	movi	r2,1
     5b0:	0007883a 	mov	r3,zero
     5b4:	01c007c4 	movi	r7,31
     5b8:	00000306 	br	5c8 <udivmodsi4+0x24>
     5bc:	19c01326 	beq	r3,r7,60c <udivmodsi4+0x68>
     5c0:	18c00044 	addi	r3,r3,1
     5c4:	28000416 	blt	r5,zero,5d8 <udivmodsi4+0x34>
     5c8:	294b883a 	add	r5,r5,r5
     5cc:	1085883a 	add	r2,r2,r2
     5d0:	293ffa36 	bltu	r5,r4,5bc <udivmodsi4+0x18>
     5d4:	10000d26 	beq	r2,zero,60c <udivmodsi4+0x68>
     5d8:	0007883a 	mov	r3,zero
     5dc:	21400236 	bltu	r4,r5,5e8 <udivmodsi4+0x44>
     5e0:	2149c83a 	sub	r4,r4,r5
     5e4:	1886b03a 	or	r3,r3,r2
     5e8:	1004d07a 	srli	r2,r2,1
     5ec:	280ad07a 	srli	r5,r5,1
     5f0:	103ffa1e 	bne	r2,zero,5dc <udivmodsi4+0x38>
     5f4:	30000226 	beq	r6,zero,600 <udivmodsi4+0x5c>
     5f8:	2005883a 	mov	r2,r4
     5fc:	f800283a 	ret
     600:	1809883a 	mov	r4,r3
     604:	2005883a 	mov	r2,r4
     608:	f800283a 	ret
     60c:	0007883a 	mov	r3,zero
     610:	003ff806 	br	5f4 <udivmodsi4+0x50>
     614:	00800044 	movi	r2,1
     618:	0007883a 	mov	r3,zero
     61c:	003fef06 	br	5dc <udivmodsi4+0x38>

00000620 <__divsi3>:
     620:	defffe04 	addi	sp,sp,-8
     624:	dc000015 	stw	r16,0(sp)
     628:	dfc00115 	stw	ra,4(sp)
     62c:	0021883a 	mov	r16,zero
     630:	20000c16 	blt	r4,zero,664 <__divsi3+0x44>
     634:	000d883a 	mov	r6,zero
     638:	28000e16 	blt	r5,zero,674 <__divsi3+0x54>
     63c:	00005a40 	call	5a4 <udivmodsi4>
     640:	1007883a 	mov	r3,r2
     644:	8005003a 	cmpeq	r2,r16,zero
     648:	1000011e 	bne	r2,zero,650 <__divsi3+0x30>
     64c:	00c7c83a 	sub	r3,zero,r3
     650:	1805883a 	mov	r2,r3
     654:	dfc00117 	ldw	ra,4(sp)
     658:	dc000017 	ldw	r16,0(sp)
     65c:	dec00204 	addi	sp,sp,8
     660:	f800283a 	ret
     664:	0109c83a 	sub	r4,zero,r4
     668:	04000044 	movi	r16,1
     66c:	000d883a 	mov	r6,zero
     670:	283ff20e 	bge	r5,zero,63c <__divsi3+0x1c>
     674:	014bc83a 	sub	r5,zero,r5
     678:	8021003a 	cmpeq	r16,r16,zero
     67c:	003fef06 	br	63c <__divsi3+0x1c>

00000680 <__modsi3>:
     680:	deffff04 	addi	sp,sp,-4
     684:	dfc00015 	stw	ra,0(sp)
     688:	01800044 	movi	r6,1
     68c:	2807883a 	mov	r3,r5
     690:	20000416 	blt	r4,zero,6a4 <__modsi3+0x24>
     694:	28000c16 	blt	r5,zero,6c8 <__modsi3+0x48>
     698:	dfc00017 	ldw	ra,0(sp)
     69c:	dec00104 	addi	sp,sp,4
     6a0:	00005a41 	jmpi	5a4 <udivmodsi4>
     6a4:	0109c83a 	sub	r4,zero,r4
     6a8:	28000b16 	blt	r5,zero,6d8 <__modsi3+0x58>
     6ac:	180b883a 	mov	r5,r3
     6b0:	01800044 	movi	r6,1
     6b4:	00005a40 	call	5a4 <udivmodsi4>
     6b8:	0085c83a 	sub	r2,zero,r2
     6bc:	dfc00017 	ldw	ra,0(sp)
     6c0:	dec00104 	addi	sp,sp,4
     6c4:	f800283a 	ret
     6c8:	014bc83a 	sub	r5,zero,r5
     6cc:	dfc00017 	ldw	ra,0(sp)
     6d0:	dec00104 	addi	sp,sp,4
     6d4:	00005a41 	jmpi	5a4 <udivmodsi4>
     6d8:	0147c83a 	sub	r3,zero,r5
     6dc:	003ff306 	br	6ac <__modsi3+0x2c>

000006e0 <__udivsi3>:
     6e0:	000d883a 	mov	r6,zero
     6e4:	00005a41 	jmpi	5a4 <udivmodsi4>

000006e8 <__umodsi3>:
     6e8:	01800044 	movi	r6,1
     6ec:	00005a41 	jmpi	5a4 <udivmodsi4>

000006f0 <memcpy>:
     6f0:	01c003c4 	movi	r7,15
     6f4:	2007883a 	mov	r3,r4
     6f8:	3980032e 	bgeu	r7,r6,708 <memcpy+0x18>
     6fc:	2904b03a 	or	r2,r5,r4
     700:	108000cc 	andi	r2,r2,3
     704:	10000926 	beq	r2,zero,72c <memcpy+0x3c>
     708:	30000626 	beq	r6,zero,724 <memcpy+0x34>
     70c:	30cd883a 	add	r6,r6,r3
     710:	28800003 	ldbu	r2,0(r5)
     714:	29400044 	addi	r5,r5,1
     718:	18800005 	stb	r2,0(r3)
     71c:	18c00044 	addi	r3,r3,1
     720:	30fffb1e 	bne	r6,r3,710 <memcpy+0x20>
     724:	2005883a 	mov	r2,r4
     728:	f800283a 	ret
     72c:	3811883a 	mov	r8,r7
     730:	200f883a 	mov	r7,r4
     734:	28c00017 	ldw	r3,0(r5)
     738:	31bffc04 	addi	r6,r6,-16
     73c:	38c00015 	stw	r3,0(r7)
     740:	28800117 	ldw	r2,4(r5)
     744:	38800115 	stw	r2,4(r7)
     748:	28c00217 	ldw	r3,8(r5)
     74c:	38c00215 	stw	r3,8(r7)
     750:	28800317 	ldw	r2,12(r5)
     754:	29400404 	addi	r5,r5,16
     758:	38800315 	stw	r2,12(r7)
     75c:	39c00404 	addi	r7,r7,16
     760:	41bff436 	bltu	r8,r6,734 <memcpy+0x44>
     764:	008000c4 	movi	r2,3
     768:	1180072e 	bgeu	r2,r6,788 <memcpy+0x98>
     76c:	1007883a 	mov	r3,r2
     770:	28800017 	ldw	r2,0(r5)
     774:	31bfff04 	addi	r6,r6,-4
     778:	29400104 	addi	r5,r5,4
     77c:	38800015 	stw	r2,0(r7)
     780:	39c00104 	addi	r7,r7,4
     784:	19bffa36 	bltu	r3,r6,770 <memcpy+0x80>
     788:	3807883a 	mov	r3,r7
     78c:	003fde06 	br	708 <memcpy+0x18>

00000790 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
     790:	200f883a 	mov	r7,r4
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
     794:	008007c4 	movi	r2,31
     798:	1100022e 	bgeu	r2,r4,7a4 <alt_irq_register+0x14>
     79c:	00bffa84 	movi	r2,-22
     7a0:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     7a4:	0011303a 	rdctl	r8,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     7a8:	013fff84 	movi	r4,-2
     7ac:	4104703a 	and	r2,r8,r4
     7b0:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
     7b4:	380490fa 	slli	r2,r7,3
     7b8:	00c00034 	movhi	r3,0
     7bc:	18d35204 	addi	r3,r3,19784
     7c0:	10c5883a 	add	r2,r2,r3
     7c4:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = context;
     7c8:	11400115 	stw	r5,4(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
     7cc:	30000e26 	beq	r6,zero,808 <alt_irq_register+0x78>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     7d0:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     7d4:	2904703a 	and	r2,r5,r4
     7d8:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
     7dc:	00c00034 	movhi	r3,0
     7e0:	18d34604 	addi	r3,r3,19736
     7e4:	19000017 	ldw	r4,0(r3)
     7e8:	00800044 	movi	r2,1
     7ec:	11c4983a 	sll	r2,r2,r7
     7f0:	1104b03a 	or	r2,r2,r4
     7f4:	18800015 	stw	r2,0(r3)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     7f8:	18800017 	ldw	r2,0(r3)
     7fc:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     800:	2801703a 	wrctl	status,r5
     804:	00000e06 	br	840 <alt_irq_register+0xb0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     808:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     80c:	00bfff84 	movi	r2,-2
     810:	2884703a 	and	r2,r5,r2
     814:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
     818:	00c00034 	movhi	r3,0
     81c:	18d34604 	addi	r3,r3,19736
     820:	19000017 	ldw	r4,0(r3)
     824:	00bfff84 	movi	r2,-2
     828:	11c4183a 	rol	r2,r2,r7
     82c:	1104703a 	and	r2,r2,r4
     830:	18800015 	stw	r2,0(r3)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     834:	18800017 	ldw	r2,0(r3)
     838:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     83c:	2801703a 	wrctl	status,r5
     840:	4001703a 	wrctl	status,r8
     844:	0005883a 	mov	r2,zero

    alt_irq_enable_all(status);
  }
  return rc; 
}
     848:	f800283a 	ret

0000084c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     84c:	deffff04 	addi	sp,sp,-4
     850:	dfc00015 	stw	ra,0(sp)
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     854:	01000034 	movhi	r4,0
     858:	210d7704 	addi	r4,r4,13788
     85c:	00c00034 	movhi	r3,0
     860:	18c7ae04 	addi	r3,r3,7864

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     864:	20c00926 	beq	r4,r3,88c <alt_load+0x40>
     868:	01800034 	movhi	r6,0
     86c:	318d7704 	addi	r6,r6,13788
  {
    while( to != end )
     870:	19800626 	beq	r3,r6,88c <alt_load+0x40>
     874:	01400104 	movi	r5,4
    {
      *to++ = *from++;
     878:	20800017 	ldw	r2,0(r4)
     87c:	18800015 	stw	r2,0(r3)
     880:	1947883a 	add	r3,r3,r5
     884:	2149883a 	add	r4,r4,r5
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     888:	30fffb1e 	bne	r6,r3,878 <alt_load+0x2c>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     88c:	01000034 	movhi	r4,0
     890:	21000804 	addi	r4,r4,32
     894:	00c00034 	movhi	r3,0
     898:	18c00804 	addi	r3,r3,32

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     89c:	20c00926 	beq	r4,r3,8c4 <alt_load+0x78>
     8a0:	01800034 	movhi	r6,0
     8a4:	31805a04 	addi	r6,r6,360
  {
    while( to != end )
     8a8:	19800626 	beq	r3,r6,8c4 <alt_load+0x78>
     8ac:	01400104 	movi	r5,4
    {
      *to++ = *from++;
     8b0:	20800017 	ldw	r2,0(r4)
     8b4:	18800015 	stw	r2,0(r3)
     8b8:	1947883a 	add	r3,r3,r5
     8bc:	2149883a 	add	r4,r4,r5
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     8c0:	30fffb1e 	bne	r6,r3,8b0 <alt_load+0x64>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     8c4:	01000034 	movhi	r4,0
     8c8:	21079104 	addi	r4,r4,7748
     8cc:	00c00034 	movhi	r3,0
     8d0:	18c79104 	addi	r3,r3,7748

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     8d4:	20c00926 	beq	r4,r3,8fc <alt_load+0xb0>
     8d8:	01800034 	movhi	r6,0
     8dc:	3187ae04 	addi	r6,r6,7864
  {
    while( to != end )
     8e0:	19800626 	beq	r3,r6,8fc <alt_load+0xb0>
     8e4:	01400104 	movi	r5,4
    {
      *to++ = *from++;
     8e8:	20800017 	ldw	r2,0(r4)
     8ec:	18800015 	stw	r2,0(r3)
     8f0:	1947883a 	add	r3,r3,r5
     8f4:	2149883a 	add	r4,r4,r5
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     8f8:	30fffb1e 	bne	r6,r3,8e8 <alt_load+0x9c>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     8fc:	00015640 	call	1564 <alt_dcache_flush_all>
  alt_icache_flush_all();
     900:	00016500 	call	1650 <alt_icache_flush_all>
}
     904:	dfc00017 	ldw	ra,0(sp)
     908:	dec00104 	addi	sp,sp,4
     90c:	f800283a 	ret

00000910 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     910:	defffe04 	addi	sp,sp,-8
     914:	dfc00115 	stw	ra,4(sp)
     918:	dc000015 	stw	r16,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     91c:	0009883a 	mov	r4,zero
     920:	00009600 	call	960 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     924:	00009800 	call	980 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     928:	01800034 	movhi	r6,0
     92c:	31879904 	addi	r6,r6,7780
     930:	3009883a 	mov	r4,r6
     934:	300b883a 	mov	r5,r6
     938:	00016d40 	call	16d4 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     93c:	d125db17 	ldw	r4,-26772(gp)
     940:	d165dc17 	ldw	r5,-26768(gp)
     944:	d1a5dd17 	ldw	r6,-26764(gp)
     948:	00003d80 	call	3d8 <main>
     94c:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
     950:	01000044 	movi	r4,1
     954:	00014880 	call	1488 <close>
  exit (result);
     958:	8009883a 	mov	r4,r16
     95c:	0001b580 	call	1b58 <exit>

00000960 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     960:	deffff04 	addi	sp,sp,-4
     964:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
     968:	00019ec0 	call	19ec <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     96c:	00800044 	movi	r2,1
     970:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     974:	dfc00017 	ldw	ra,0(sp)
     978:	dec00104 	addi	sp,sp,4
     97c:	f800283a 	ret

00000980 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     980:	defffd04 	addi	sp,sp,-12
     984:	dfc00215 	stw	ra,8(sp)
     988:	dc400115 	stw	r17,4(sp)
     98c:	dc000015 	stw	r16,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
     990:	01200014 	movui	r4,32768
     994:	000b883a 	mov	r5,zero
     998:	000d883a 	mov	r6,zero
     99c:	01c01904 	movi	r7,100
     9a0:	00010680 	call	1068 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAGUART, JTAGUART);
     9a4:	04000034 	movhi	r16,0
     9a8:	8407bd04 	addi	r16,r16,7924
     9ac:	8009883a 	mov	r4,r16
     9b0:	000b883a 	mov	r5,zero
     9b4:	01800084 	movi	r6,2
     9b8:	0000b640 	call	b64 <altera_avalon_jtag_uart_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     9bc:	04400034 	movhi	r17,0
     9c0:	8c4d6f04 	addi	r17,r17,13756
     9c4:	813ff604 	addi	r4,r16,-40
     9c8:	880b883a 	mov	r5,r17
     9cc:	00015700 	call	1570 <alt_dev_llist_insert>
    ALTERA_UP_AVALON_CHARACTER_LCD_INIT ( LCD, LCD);
     9d0:	04000034 	movhi	r16,0
     9d4:	840bcb04 	addi	r16,r16,12076
     9d8:	8009883a 	mov	r4,r16
     9dc:	000119c0 	call	119c <alt_up_character_lcd_init>
     9e0:	8009883a 	mov	r4,r16
     9e4:	880b883a 	mov	r5,r17
     9e8:	00015700 	call	1570 <alt_dev_llist_insert>
     9ec:	01000034 	movhi	r4,0
     9f0:	210bd604 	addi	r4,r4,12120
     9f4:	880b883a 	mov	r5,r17
     9f8:	00015700 	call	1570 <alt_dev_llist_insert>
     9fc:	01000034 	movhi	r4,0
     a00:	210be104 	addi	r4,r4,12164
     a04:	880b883a 	mov	r5,r17
     a08:	00015700 	call	1570 <alt_dev_llist_insert>
     a0c:	01000034 	movhi	r4,0
     a10:	210bec04 	addi	r4,r4,12208
     a14:	880b883a 	mov	r5,r17
     a18:	00015700 	call	1570 <alt_dev_llist_insert>
     a1c:	01000034 	movhi	r4,0
     a20:	210bf704 	addi	r4,r4,12252
     a24:	880b883a 	mov	r5,r17
     a28:	00015700 	call	1570 <alt_dev_llist_insert>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( KEY, KEY);
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SEVENSEG30, SevenSeg30);
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SEVENSEG74, SevenSeg74);
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SW, SW);
}
     a2c:	dfc00217 	ldw	ra,8(sp)
     a30:	dc400117 	ldw	r17,4(sp)
     a34:	dc000017 	ldw	r16,0(sp)
     a38:	dec00304 	addi	sp,sp,12
     a3c:	f800283a 	ret

00000a40 <altera_avalon_jtag_uart_ioctl_fd>:
    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
}

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     a40:	deffff04 	addi	sp,sp,-4
     a44:	dfc00015 	stw	ra,0(sp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     a48:	21000017 	ldw	r4,0(r4)
     a4c:	21000a04 	addi	r4,r4,40
     a50:	0000d100 	call	d10 <altera_avalon_jtag_uart_ioctl>
}
     a54:	dfc00017 	ldw	ra,0(sp)
     a58:	dec00104 	addi	sp,sp,4
     a5c:	f800283a 	ret

00000a60 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     a60:	deffff04 	addi	sp,sp,-4
     a64:	dfc00015 	stw	ra,0(sp)
     a68:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     a6c:	21000017 	ldw	r4,0(r4)
     a70:	21000a04 	addi	r4,r4,40
     a74:	11400217 	ldw	r5,8(r2)
     a78:	0000ad80 	call	ad8 <altera_avalon_jtag_uart_close>
}
     a7c:	dfc00017 	ldw	ra,0(sp)
     a80:	dec00104 	addi	sp,sp,4
     a84:	f800283a 	ret

00000a88 <altera_avalon_jtag_uart_write_fd>:
      fd->fd_flags);
}

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     a88:	deffff04 	addi	sp,sp,-4
     a8c:	dfc00015 	stw	ra,0(sp)
     a90:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     a94:	21000017 	ldw	r4,0(r4)
     a98:	21000a04 	addi	r4,r4,40
     a9c:	11c00217 	ldw	r7,8(r2)
     aa0:	0000eec0 	call	eec <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     aa4:	dfc00017 	ldw	ra,0(sp)
     aa8:	dec00104 	addi	sp,sp,4
     aac:	f800283a 	ret

00000ab0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     ab0:	deffff04 	addi	sp,sp,-4
     ab4:	dfc00015 	stw	ra,0(sp)
     ab8:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     abc:	21000017 	ldw	r4,0(r4)
     ac0:	21000a04 	addi	r4,r4,40
     ac4:	11c00217 	ldw	r7,8(r2)
     ac8:	0000d840 	call	d84 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     acc:	dfc00017 	ldw	ra,0(sp)
     ad0:	dec00104 	addi	sp,sp,4
     ad4:	f800283a 	ret

00000ad8 <altera_avalon_jtag_uart_close>:
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     ad8:	21800c17 	ldw	r6,48(r4)
     adc:	2950000c 	andi	r5,r5,16384
     ae0:	280b003a 	cmpeq	r5,r5,zero
     ae4:	00000306 	br	af4 <altera_avalon_jtag_uart_close+0x1c>
    if (flags & O_NONBLOCK) {
     ae8:	2800021e 	bne	r5,zero,af4 <altera_avalon_jtag_uart_close+0x1c>
     aec:	00bffd44 	movi	r2,-11
     af0:	f800283a 	ret
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     af4:	20800d17 	ldw	r2,52(r4)
     af8:	11800326 	beq	r2,r6,b08 <altera_avalon_jtag_uart_close+0x30>
     afc:	20c00917 	ldw	r3,36(r4)
     b00:	20800117 	ldw	r2,4(r4)
     b04:	18bff836 	bltu	r3,r2,ae8 <altera_avalon_jtag_uart_close+0x10>
     b08:	0005883a 	mov	r2,zero
      return -EWOULDBLOCK; 
    }
  }

  return 0;
}
     b0c:	f800283a 	ret

00000b10 <altera_avalon_jtag_uart_timeout>:
static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     b10:	20800017 	ldw	r2,0(r4)
     b14:	10c00104 	addi	r3,r2,4
     b18:	18800037 	ldwio	r2,0(r3)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     b1c:	01410004 	movi	r5,1024
     b20:	1144703a 	and	r2,r2,r5
     b24:	10000526 	beq	r2,zero,b3c <altera_avalon_jtag_uart_timeout+0x2c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     b28:	20800817 	ldw	r2,32(r4)
     b2c:	1144b03a 	or	r2,r2,r5
     b30:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
     b34:	20000915 	stw	zero,36(r4)
     b38:	00000606 	br	b54 <altera_avalon_jtag_uart_timeout+0x44>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     b3c:	20c00917 	ldw	r3,36(r4)
     b40:	00a00034 	movhi	r2,32768
     b44:	10bfff04 	addi	r2,r2,-4
     b48:	10c00236 	bltu	r2,r3,b54 <altera_avalon_jtag_uart_timeout+0x44>
    sp->host_inactive++;
     b4c:	18800044 	addi	r2,r3,1
     b50:	20800915 	stw	r2,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     b54:	00800034 	movhi	r2,0
     b58:	10934a04 	addi	r2,r2,19752
     b5c:	10800017 	ldw	r2,0(r2)
     b60:	f800283a 	ret

00000b64 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     b64:	defffe04 	addi	sp,sp,-8
     b68:	dfc00115 	stw	ra,4(sp)
     b6c:	dc000015 	stw	r16,0(sp)
     b70:	2021883a 	mov	r16,r4
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     b74:	00c00044 	movi	r3,1
     b78:	20c00815 	stw	r3,32(r4)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     b7c:	20800017 	ldw	r2,0(r4)
     b80:	10c00135 	stwio	r3,4(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
     b84:	3009883a 	mov	r4,r6
     b88:	800b883a 	mov	r5,r16
     b8c:	01800034 	movhi	r6,0
     b90:	3182f704 	addi	r6,r6,3036
     b94:	00007900 	call	790 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     b98:	80000915 	stw	zero,36(r16)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     b9c:	81000204 	addi	r4,r16,8
     ba0:	00800034 	movhi	r2,0
     ba4:	10934a04 	addi	r2,r2,19752
     ba8:	11400017 	ldw	r5,0(r2)
     bac:	01800034 	movhi	r6,0
     bb0:	3182c404 	addi	r6,r6,2832
     bb4:	800f883a 	mov	r7,r16
     bb8:	00013f40 	call	13f4 <alt_alarm_start>
     bbc:	1000030e 	bge	r2,zero,bcc <altera_avalon_jtag_uart_init+0x68>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     bc0:	00a00034 	movhi	r2,32768
     bc4:	10bfffc4 	addi	r2,r2,-1
     bc8:	80800115 	stw	r2,4(r16)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     bcc:	dfc00117 	ldw	ra,4(sp)
     bd0:	dc000017 	ldw	r16,0(sp)
     bd4:	dec00204 	addi	sp,sp,8
     bd8:	f800283a 	ret

00000bdc <altera_avalon_jtag_uart_irq>:
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
     bdc:	22000017 	ldw	r8,0(r4)
     be0:	03800104 	movi	r14,4
     be4:	4399883a 	add	r12,r8,r14
     be8:	037ffff4 	movhi	r13,65535
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     bec:	62c00037 	ldwio	r11,0(r12)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     bf0:	5880c00c 	andi	r2,r11,768
     bf4:	10004526 	beq	r2,zero,d0c <altera_avalon_jtag_uart_irq+0x130>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     bf8:	5880400c 	andi	r2,r11,256
     bfc:	10002126 	beq	r2,zero,c84 <altera_avalon_jtag_uart_irq+0xa8>
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     c00:	20800a17 	ldw	r2,40(r4)
        if (next == sp->rx_out)
     c04:	10800044 	addi	r2,r2,1
     c08:	1081ffcc 	andi	r2,r2,2047
     c0c:	20c00b17 	ldw	r3,44(r4)
     c10:	10c01626 	beq	r2,r3,c6c <altera_avalon_jtag_uart_irq+0x90>
     c14:	02a00014 	movui	r10,32768
     c18:	02400e04 	movi	r9,56
     c1c:	01c00044 	movi	r7,1
     c20:	0181ffc4 	movi	r6,2047
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     c24:	41400037 	ldwio	r5,0(r8)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     c28:	2a84703a 	and	r2,r5,r10
     c2c:	10000d26 	beq	r2,zero,c64 <altera_avalon_jtag_uart_irq+0x88>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     c30:	20800a17 	ldw	r2,40(r4)
     c34:	1105883a 	add	r2,r2,r4
     c38:	1245883a 	add	r2,r2,r9
     c3c:	11400005 	stb	r5,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     c40:	20800a17 	ldw	r2,40(r4)
     c44:	11c5883a 	add	r2,r2,r7
     c48:	1184703a 	and	r2,r2,r6
     c4c:	20800a15 	stw	r2,40(r4)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     c50:	20800a17 	ldw	r2,40(r4)
        if (next == sp->rx_out)
     c54:	11c5883a 	add	r2,r2,r7
     c58:	1184703a 	and	r2,r2,r6
     c5c:	20c00b17 	ldw	r3,44(r4)
     c60:	10fff01e 	bne	r2,r3,c24 <altera_avalon_jtag_uart_irq+0x48>

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     c64:	2b44703a 	and	r2,r5,r13
     c68:	10000626 	beq	r2,zero,c84 <altera_avalon_jtag_uart_irq+0xa8>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     c6c:	20800817 	ldw	r2,32(r4)
     c70:	00ffff84 	movi	r3,-2
     c74:	10c4703a 	and	r2,r2,r3
     c78:	20800815 	stw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     c7c:	60800035 	stwio	r2,0(r12)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     c80:	60800037 	ldwio	r2,0(r12)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     c84:	5880800c 	andi	r2,r11,512
     c88:	103fd826 	beq	r2,zero,bec <altera_avalon_jtag_uart_irq+0x10>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     c8c:	5b44703a 	and	r2,r11,r13
     c90:	100ad43a 	srli	r5,r2,16

      while (space > 0 && sp->tx_out != sp->tx_in)
     c94:	283fd526 	beq	r5,zero,bec <altera_avalon_jtag_uart_irq+0x10>
     c98:	20c00d17 	ldw	r3,52(r4)
     c9c:	20800c17 	ldw	r2,48(r4)
     ca0:	18801126 	beq	r3,r2,ce8 <altera_avalon_jtag_uart_irq+0x10c>
     ca4:	02420e04 	movi	r9,2104
     ca8:	01800044 	movi	r6,1
     cac:	01c1ffc4 	movi	r7,2047
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     cb0:	20800d17 	ldw	r2,52(r4)
     cb4:	1105883a 	add	r2,r2,r4
     cb8:	1245883a 	add	r2,r2,r9
     cbc:	10800007 	ldb	r2,0(r2)
     cc0:	40800035 	stwio	r2,0(r8)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     cc4:	20800d17 	ldw	r2,52(r4)
     cc8:	1185883a 	add	r2,r2,r6
     ccc:	11c4703a 	and	r2,r2,r7
     cd0:	20800d15 	stw	r2,52(r4)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     cd4:	298bc83a 	sub	r5,r5,r6
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
     cd8:	283fc426 	beq	r5,zero,bec <altera_avalon_jtag_uart_irq+0x10>
     cdc:	20c00d17 	ldw	r3,52(r4)
     ce0:	20800c17 	ldw	r2,48(r4)
     ce4:	18bff21e 	bne	r3,r2,cb0 <altera_avalon_jtag_uart_irq+0xd4>
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     ce8:	20c00817 	ldw	r3,32(r4)
     cec:	00bfff44 	movi	r2,-3
     cf0:	1886703a 	and	r3,r3,r2
     cf4:	20c00815 	stw	r3,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     cf8:	20800017 	ldw	r2,0(r4)
     cfc:	1385883a 	add	r2,r2,r14
     d00:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     d04:	60800037 	ldwio	r2,0(r12)
     d08:	003fb806 	br	bec <altera_avalon_jtag_uart_irq+0x10>
     d0c:	f800283a 	ret

00000d10 <altera_avalon_jtag_uart_ioctl>:
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  int rc = -ENOTTY;

  switch (req)
     d10:	009a8044 	movi	r2,27137
     d14:	28800326 	beq	r5,r2,d24 <altera_avalon_jtag_uart_ioctl+0x14>
     d18:	009a8084 	movi	r2,27138
     d1c:	2880171e 	bne	r5,r2,d7c <altera_avalon_jtag_uart_ioctl+0x6c>
     d20:	00000d06 	br	d58 <altera_avalon_jtag_uart_ioctl+0x48>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
     d24:	20c00117 	ldw	r3,4(r4)
     d28:	00a00034 	movhi	r2,32768
     d2c:	10bfffc4 	addi	r2,r2,-1
     d30:	18801226 	beq	r3,r2,d7c <altera_avalon_jtag_uart_ioctl+0x6c>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
     d34:	31800017 	ldw	r6,0(r6)
     d38:	30ffff84 	addi	r3,r6,-2
     d3c:	10bfff44 	addi	r2,r2,-3
     d40:	10c0022e 	bgeu	r2,r3,d4c <altera_avalon_jtag_uart_ioctl+0x3c>
     d44:	01a00034 	movhi	r6,32768
     d48:	31bfff84 	addi	r6,r6,-2
     d4c:	21800115 	stw	r6,4(r4)
     d50:	0005883a 	mov	r2,zero
     d54:	f800283a 	ret
    }
    break;

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
     d58:	20c00117 	ldw	r3,4(r4)
     d5c:	00a00034 	movhi	r2,32768
     d60:	10bfffc4 	addi	r2,r2,-1
     d64:	18800526 	beq	r3,r2,d7c <altera_avalon_jtag_uart_ioctl+0x6c>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
     d68:	20800917 	ldw	r2,36(r4)
     d6c:	10c5803a 	cmpltu	r2,r2,r3
     d70:	30800015 	stw	r2,0(r6)
     d74:	0005883a 	mov	r2,zero
     d78:	f800283a 	ret
     d7c:	00bff9c4 	movi	r2,-25
  default:
    break;
  }

  return rc;
}
     d80:	f800283a 	ret

00000d84 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
     d84:	defff604 	addi	sp,sp,-40
     d88:	dfc00915 	stw	ra,36(sp)
     d8c:	df000815 	stw	fp,32(sp)
     d90:	ddc00715 	stw	r23,28(sp)
     d94:	dd800615 	stw	r22,24(sp)
     d98:	dd400515 	stw	r21,20(sp)
     d9c:	dd000415 	stw	r20,16(sp)
     da0:	dcc00315 	stw	r19,12(sp)
     da4:	dc800215 	stw	r18,8(sp)
     da8:	dc400115 	stw	r17,4(sp)
     dac:	dc000015 	stw	r16,0(sp)
     db0:	2025883a 	mov	r18,r4
     db4:	282f883a 	mov	r23,r5
     db8:	3027883a 	mov	r19,r6
     dbc:	3839883a 	mov	fp,r7
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
     dc0:	0180220e 	bge	zero,r6,e4c <altera_avalon_jtag_uart_read+0xc8>
     dc4:	b82b883a 	mov	r21,r23
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
     dc8:	95800a17 	ldw	r22,40(r18)
      out = sp->rx_out;
     dcc:	94400b17 	ldw	r17,44(r18)

      if (in >= out)
     dd0:	b4400236 	bltu	r22,r17,ddc <altera_avalon_jtag_uart_read+0x58>
        n = in - out;
     dd4:	b461c83a 	sub	r16,r22,r17
     dd8:	00000206 	br	de4 <altera_avalon_jtag_uart_read+0x60>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
     ddc:	00820004 	movi	r2,2048
     de0:	1461c83a 	sub	r16,r2,r17

      if (n == 0)
     de4:	80000d26 	beq	r16,zero,e1c <altera_avalon_jtag_uart_read+0x98>
        break; /* No more data available */

      if (n > space)
     de8:	9829883a 	mov	r20,r19
     dec:	9c001d36 	bltu	r19,r16,e64 <altera_avalon_jtag_uart_read+0xe0>
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
     df0:	91400e04 	addi	r5,r18,56
     df4:	a809883a 	mov	r4,r21
     df8:	2c4b883a 	add	r5,r5,r17
     dfc:	800d883a 	mov	r6,r16
     e00:	00006f00 	call	6f0 <memcpy>
      ptr   += n;
     e04:	ac2b883a 	add	r21,r21,r16
      space -= n;
     e08:	9c27c83a 	sub	r19,r19,r16

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     e0c:	8445883a 	add	r2,r16,r17
     e10:	1081ffcc 	andi	r2,r2,2047
     e14:	90800b15 	stw	r2,44(r18)
    }
    while (space > 0);
     e18:	04ffeb16 	blt	zero,r19,dc8 <altera_avalon_jtag_uart_read+0x44>

    /* If we read any data then return it */
    if (ptr != buffer)
     e1c:	adc01c1e 	bne	r21,r23,e90 <altera_avalon_jtag_uart_read+0x10c>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
     e20:	e090000c 	andi	r2,fp,16384
     e24:	10000d1e 	bne	r2,zero,e5c <altera_avalon_jtag_uart_read+0xd8>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
     e28:	90800a17 	ldw	r2,40(r18)
     e2c:	b080031e 	bne	r22,r2,e3c <altera_avalon_jtag_uart_read+0xb8>
     e30:	90c00917 	ldw	r3,36(r18)
     e34:	90800117 	ldw	r2,4(r18)
     e38:	18bffb36 	bltu	r3,r2,e28 <altera_avalon_jtag_uart_read+0xa4>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
     e3c:	90800a17 	ldw	r2,40(r18)
     e40:	b0800426 	beq	r22,r2,e54 <altera_avalon_jtag_uart_read+0xd0>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
     e44:	04c0030e 	bge	zero,r19,e54 <altera_avalon_jtag_uart_read+0xd0>
     e48:	003fde06 	br	dc4 <altera_avalon_jtag_uart_read+0x40>
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
     e4c:	3890000c 	andi	r2,r7,16384
     e50:	1000021e 	bne	r2,zero,e5c <altera_avalon_jtag_uart_read+0xd8>
     e54:	00bffec4 	movi	r2,-5
     e58:	00001806 	br	ebc <altera_avalon_jtag_uart_read+0x138>
     e5c:	00bffd44 	movi	r2,-11
     e60:	00001606 	br	ebc <altera_avalon_jtag_uart_read+0x138>
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
     e64:	91400e04 	addi	r5,r18,56
     e68:	a809883a 	mov	r4,r21
     e6c:	894b883a 	add	r5,r17,r5
     e70:	980d883a 	mov	r6,r19
     e74:	00006f00 	call	6f0 <memcpy>
      ptr   += n;
     e78:	aceb883a 	add	r21,r21,r19
      space -= n;
     e7c:	0027883a 	mov	r19,zero

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     e80:	a445883a 	add	r2,r20,r17
     e84:	1081ffcc 	andi	r2,r2,2047
     e88:	90800b15 	stw	r2,44(r18)
     e8c:	003fe306 	br	e1c <altera_avalon_jtag_uart_read+0x98>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     e90:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     e94:	00bfff84 	movi	r2,-2
     e98:	2084703a 	and	r2,r4,r2
     e9c:	1001703a 	wrctl	status,r2

  if (ptr != buffer)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     ea0:	90800817 	ldw	r2,32(r18)
     ea4:	10800054 	ori	r2,r2,1
     ea8:	90800815 	stw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     eac:	90c00017 	ldw	r3,0(r18)
     eb0:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     eb4:	2001703a 	wrctl	status,r4
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
     eb8:	adc5c83a 	sub	r2,r21,r23
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
  else
    return -EIO;
}
     ebc:	dfc00917 	ldw	ra,36(sp)
     ec0:	df000817 	ldw	fp,32(sp)
     ec4:	ddc00717 	ldw	r23,28(sp)
     ec8:	dd800617 	ldw	r22,24(sp)
     ecc:	dd400517 	ldw	r21,20(sp)
     ed0:	dd000417 	ldw	r20,16(sp)
     ed4:	dcc00317 	ldw	r19,12(sp)
     ed8:	dc800217 	ldw	r18,8(sp)
     edc:	dc400117 	ldw	r17,4(sp)
     ee0:	dc000017 	ldw	r16,0(sp)
     ee4:	dec00a04 	addi	sp,sp,40
     ee8:	f800283a 	ret

00000eec <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
     eec:	defff804 	addi	sp,sp,-32
     ef0:	dfc00715 	stw	ra,28(sp)
     ef4:	dd800615 	stw	r22,24(sp)
     ef8:	dd400515 	stw	r21,20(sp)
     efc:	dd000415 	stw	r20,16(sp)
     f00:	dcc00315 	stw	r19,12(sp)
     f04:	dc800215 	stw	r18,8(sp)
     f08:	dc400115 	stw	r17,4(sp)
     f0c:	dc000015 	stw	r16,0(sp)
     f10:	2021883a 	mov	r16,r4
     f14:	282d883a 	mov	r22,r5
     f18:	3011883a 	mov	r8,r6
     f1c:	382b883a 	mov	r21,r7
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
     f20:	01800616 	blt	zero,r6,f3c <altera_avalon_jtag_uart_write+0x50>
     f24:	2829883a 	mov	r20,r5
     f28:	00002106 	br	fb0 <altera_avalon_jtag_uart_write+0xc4>
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    return ptr - start;
     f2c:	a585c83a 	sub	r2,r20,r22
     f30:	00004306 	br	1040 <altera_avalon_jtag_uart_write+0x154>
  else if (flags & O_NONBLOCK)
     f34:	00bffd44 	movi	r2,-11
     f38:	00004106 	br	1040 <altera_avalon_jtag_uart_write+0x154>
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
     f3c:	2829883a 	mov	r20,r5
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
     f40:	84800c17 	ldw	r18,48(r16)
      out = sp->tx_out;
     f44:	81400d17 	ldw	r5,52(r16)

      if (in < out)
     f48:	9140032e 	bgeu	r18,r5,f58 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
     f4c:	2c85c83a 	sub	r2,r5,r18
     f50:	11bfffc4 	addi	r6,r2,-1
     f54:	00000606 	br	f70 <altera_avalon_jtag_uart_write+0x84>
      else if (out > 0)
     f58:	28000326 	beq	r5,zero,f68 <altera_avalon_jtag_uart_write+0x7c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
     f5c:	00820004 	movi	r2,2048
     f60:	148dc83a 	sub	r6,r2,r18
     f64:	00000206 	br	f70 <altera_avalon_jtag_uart_write+0x84>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
     f68:	0081ffc4 	movi	r2,2047
     f6c:	148dc83a 	sub	r6,r2,r18

      if (n == 0)
     f70:	30002626 	beq	r6,zero,100c <altera_avalon_jtag_uart_write+0x120>
        break;

      if (n > count)
     f74:	4027883a 	mov	r19,r8
     f78:	3023883a 	mov	r17,r6
     f7c:	4180012e 	bgeu	r8,r6,f84 <altera_avalon_jtag_uart_write+0x98>
     f80:	4023883a 	mov	r17,r8
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
     f84:	81020e04 	addi	r4,r16,2104
     f88:	2489883a 	add	r4,r4,r18
     f8c:	a00b883a 	mov	r5,r20
     f90:	880d883a 	mov	r6,r17
     f94:	00006f00 	call	6f0 <memcpy>
      ptr   += n;
     f98:	a469883a 	add	r20,r20,r17
      count -= n;
     f9c:	9c51c83a 	sub	r8,r19,r17

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     fa0:	9445883a 	add	r2,r18,r17
     fa4:	1081ffcc 	andi	r2,r2,2047
     fa8:	80800c15 	stw	r2,48(r16)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
     fac:	023fe416 	blt	zero,r8,f40 <altera_avalon_jtag_uart_write+0x54>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     fb0:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     fb4:	00bfff84 	movi	r2,-2
     fb8:	2084703a 	and	r2,r4,r2
     fbc:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     fc0:	80800817 	ldw	r2,32(r16)
     fc4:	10800094 	ori	r2,r2,2
     fc8:	80800815 	stw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     fcc:	80c00017 	ldw	r3,0(r16)
     fd0:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     fd4:	2001703a 	wrctl	status,r4
     fd8:	00000706 	br	ff8 <altera_avalon_jtag_uart_write+0x10c>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
     fdc:	80800d17 	ldw	r2,52(r16)
     fe0:	1140031e 	bne	r2,r5,ff0 <altera_avalon_jtag_uart_write+0x104>
     fe4:	80c00917 	ldw	r3,36(r16)
     fe8:	80800117 	ldw	r2,4(r16)
     fec:	18bffb36 	bltu	r3,r2,fdc <altera_avalon_jtag_uart_write+0xf0>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
     ff0:	80800d17 	ldw	r2,52(r16)
     ff4:	117fed1e 	bne	r2,r5,fac <altera_avalon_jtag_uart_write+0xc0>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
     ff8:	b53fcc1e 	bne	r22,r20,f2c <altera_avalon_jtag_uart_write+0x40>
    return ptr - start;
  else if (flags & O_NONBLOCK)
     ffc:	a890000c 	andi	r2,r21,16384
    1000:	103fcc1e 	bne	r2,zero,f34 <altera_avalon_jtag_uart_write+0x48>
    1004:	00bffec4 	movi	r2,-5
    1008:	00000d06 	br	1040 <altera_avalon_jtag_uart_write+0x154>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    100c:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1010:	00bfff84 	movi	r2,-2
    1014:	2084703a 	and	r2,r4,r2
    1018:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    101c:	80800817 	ldw	r2,32(r16)
    1020:	10800094 	ori	r2,r2,2
    1024:	80800815 	stw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1028:	80c00017 	ldw	r3,0(r16)
    102c:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1030:	2001703a 	wrctl	status,r4
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
    1034:	a890000c 	andi	r2,r21,16384
    1038:	103fe826 	beq	r2,zero,fdc <altera_avalon_jtag_uart_write+0xf0>
    103c:	003fee06 	br	ff8 <altera_avalon_jtag_uart_write+0x10c>
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
}
    1040:	dfc00717 	ldw	ra,28(sp)
    1044:	dd800617 	ldw	r22,24(sp)
    1048:	dd400517 	ldw	r21,20(sp)
    104c:	dd000417 	ldw	r20,16(sp)
    1050:	dcc00317 	ldw	r19,12(sp)
    1054:	dc800217 	ldw	r18,8(sp)
    1058:	dc400117 	ldw	r17,4(sp)
    105c:	dc000017 	ldw	r16,0(sp)
    1060:	dec00804 	addi	sp,sp,32
    1064:	f800283a 	ret

00001068 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    1068:	deffff04 	addi	sp,sp,-4
    106c:	dfc00015 	stw	ra,0(sp)
    1070:	200b883a 	mov	r5,r4
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    1074:	00c00034 	movhi	r3,0
    1078:	18d34a04 	addi	r3,r3,19752
    107c:	18800017 	ldw	r2,0(r3)
    1080:	1000011e 	bne	r2,zero,1088 <alt_avalon_timer_sc_init+0x20>
  {
    _alt_tick_rate = nticks;
    1084:	19c00015 	stw	r7,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    1088:	008001c4 	movi	r2,7
    108c:	28800135 	stwio	r2,4(r5)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    1090:	3009883a 	mov	r4,r6
    1094:	01800034 	movhi	r6,0
    1098:	31842b04 	addi	r6,r6,4268
    109c:	00007900 	call	790 <alt_irq_register>
#endif  
}
    10a0:	dfc00017 	ldw	ra,0(sp)
    10a4:	dec00104 	addi	sp,sp,4
    10a8:	f800283a 	ret

000010ac <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    10ac:	defffe04 	addi	sp,sp,-8
    10b0:	dfc00115 	stw	ra,4(sp)
    10b4:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    10b8:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    10bc:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    10c0:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    10c4:	00bfff84 	movi	r2,-2
    10c8:	8084703a 	and	r2,r16,r2
    10cc:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
    10d0:	00019400 	call	1940 <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    10d4:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
    10d8:	dfc00117 	ldw	ra,4(sp)
    10dc:	dc000017 	ldw	r16,0(sp)
    10e0:	dec00204 	addi	sp,sp,8
    10e4:	f800283a 	ret

000010e8 <get_DDRAM_addr>:
 **/
unsigned char get_DDRAM_addr(unsigned x_pos, unsigned y_pos)
{
	//assume valid inputs
	unsigned char addr = 0x00000000;
	if (y_pos == 0)
    10e8:	2800021e 	bne	r5,zero,10f4 <get_DDRAM_addr+0xc>
	{
		addr |= x_pos;
    10ec:	2005883a 	mov	r2,r4
    10f0:	00000106 	br	10f8 <get_DDRAM_addr+0x10>
	}
	else
	{
		addr |= x_pos;
		addr |= 0x00000040;
    10f4:	20801014 	ori	r2,r4,64
    10f8:	10803fcc 	andi	r2,r2,255
	}
	// b_7 is always 1 for DDRAM address, see datasheet
	return (addr | 0x00000080);
}
    10fc:	10802014 	ori	r2,r2,128
    1100:	f800283a 	ret

00001104 <alt_up_character_lcd_string>:
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    1104:	28c00003 	ldbu	r3,0(r5)
    1108:	18803fcc 	andi	r2,r3,255
    110c:	1080201c 	xori	r2,r2,128
    1110:	10bfe004 	addi	r2,r2,-128
    1114:	10000d26 	beq	r2,zero,114c <alt_up_character_lcd_string+0x48>
    1118:	01800044 	movi	r6,1
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
    111c:	20800a17 	ldw	r2,40(r4)
    1120:	1185883a 	add	r2,r2,r6
    1124:	18c03fcc 	andi	r3,r3,255
    1128:	18c0201c 	xori	r3,r3,128
    112c:	18ffe004 	addi	r3,r3,-128
    1130:	10c00025 	stbio	r3,0(r2)
		++ptr;
    1134:	298b883a 	add	r5,r5,r6
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    1138:	28c00003 	ldbu	r3,0(r5)
    113c:	18803fcc 	andi	r2,r3,255
    1140:	1080201c 	xori	r2,r2,128
    1144:	10bfe004 	addi	r2,r2,-128
    1148:	103ff41e 	bne	r2,zero,111c <alt_up_character_lcd_string+0x18>
    114c:	f800283a 	ret

00001150 <alt_up_character_lcd_write>:
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    1150:	30000926 	beq	r6,zero,1178 <alt_up_character_lcd_write+0x28>
    1154:	000f883a 	mov	r7,zero
    1158:	02000044 	movi	r8,1
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
    115c:	20800a17 	ldw	r2,40(r4)
    1160:	1205883a 	add	r2,r2,r8
    1164:	3947883a 	add	r3,r7,r5
    1168:	18c00007 	ldb	r3,0(r3)
    116c:	10c00025 	stbio	r3,0(r2)
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    1170:	3a0f883a 	add	r7,r7,r8
    1174:	31fff91e 	bne	r6,r7,115c <alt_up_character_lcd_write+0xc>
    1178:	f800283a 	ret

0000117c <alt_up_character_lcd_write_fd>:
	}
}

// this function isn't used, and is included for future upgrades
int alt_up_character_lcd_write_fd(alt_fd *fd, const char *ptr, int len)
{
    117c:	deffff04 	addi	sp,sp,-4
    1180:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_write( (alt_up_character_lcd_dev *) fd->dev, ptr, (unsigned int) len);
    1184:	21000017 	ldw	r4,0(r4)
    1188:	00011500 	call	1150 <alt_up_character_lcd_write>
	return 0;
}
    118c:	0005883a 	mov	r2,zero
    1190:	dfc00017 	ldw	ra,0(sp)
    1194:	dec00104 	addi	sp,sp,4
    1198:	f800283a 	ret

0000119c <alt_up_character_lcd_init>:
 */
////////////////////////////////////////////////////////////////////////////

void alt_up_character_lcd_init(alt_up_character_lcd_dev *lcd)
{
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, ALT_UP_CHARACTER_LCD_COMM_CLEAR_DISPLAY);
    119c:	20c00a17 	ldw	r3,40(r4)
    11a0:	00800044 	movi	r2,1
    11a4:	18800025 	stbio	r2,0(r3)
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}
    11a8:	f800283a 	ret

000011ac <alt_up_character_lcd_send_cmd>:
 * @return nothing
 **/
void alt_up_character_lcd_send_cmd(alt_up_character_lcd_dev *lcd, unsigned char cmd)
{
 	// NOTE: We use the term Instruction Register and Control Register interchangeably
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, cmd);
    11ac:	20800a17 	ldw	r2,40(r4)
    11b0:	29403fcc 	andi	r5,r5,255
    11b4:	11400025 	stbio	r5,0(r2)
}
    11b8:	f800283a 	ret

000011bc <alt_up_character_lcd_cursor_blink_on>:
{
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
}

void alt_up_character_lcd_cursor_blink_on(alt_up_character_lcd_dev *lcd)
{
    11bc:	deffff04 	addi	sp,sp,-4
    11c0:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_BLINK_ON);
    11c4:	014003c4 	movi	r5,15
    11c8:	00011ac0 	call	11ac <alt_up_character_lcd_send_cmd>
}
    11cc:	dfc00017 	ldw	ra,0(sp)
    11d0:	dec00104 	addi	sp,sp,4
    11d4:	f800283a 	ret

000011d8 <alt_up_character_lcd_cursor_off>:
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
	return 0;
}

void alt_up_character_lcd_cursor_off(alt_up_character_lcd_dev *lcd)
{
    11d8:	deffff04 	addi	sp,sp,-4
    11dc:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
    11e0:	01400304 	movi	r5,12
    11e4:	00011ac0 	call	11ac <alt_up_character_lcd_send_cmd>
}
    11e8:	dfc00017 	ldw	ra,0(sp)
    11ec:	dec00104 	addi	sp,sp,4
    11f0:	f800283a 	ret

000011f4 <alt_up_character_lcd_erase_pos>:
	while (num_offset-- > 0)
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}

int alt_up_character_lcd_erase_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, unsigned y_pos)
{
    11f4:	defffd04 	addi	sp,sp,-12
    11f8:	dfc00215 	stw	ra,8(sp)
    11fc:	dc400115 	stw	r17,4(sp)
    1200:	dc000015 	stw	r16,0(sp)
    1204:	2021883a 	mov	r16,r4
	// boundary check
	if (x_pos > 39 || y_pos > 1 )
    1208:	008009c4 	movi	r2,39
    120c:	11400e36 	bltu	r2,r5,1248 <alt_up_character_lcd_erase_pos+0x54>
    1210:	04400044 	movi	r17,1
    1214:	89800c36 	bltu	r17,r6,1248 <alt_up_character_lcd_erase_pos+0x54>
		return -1;

	// get address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    1218:	2809883a 	mov	r4,r5
    121c:	300b883a 	mov	r5,r6
    1220:	00010e80 	call	10e8 <get_DDRAM_addr>
    1224:	8009883a 	mov	r4,r16
    1228:	11403fcc 	andi	r5,r2,255
    122c:	00011ac0 	call	11ac <alt_up_character_lcd_send_cmd>
	// set cursor to dest point
	alt_up_character_lcd_send_cmd(lcd, addr);
	//send an empty char as erase (refer to the Character Generator ROM part of the Datasheet)
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
    1230:	80800a17 	ldw	r2,40(r16)
    1234:	1445883a 	add	r2,r2,r17
    1238:	00c00084 	movi	r3,2
    123c:	10c00025 	stbio	r3,0(r2)
    1240:	0005883a 	mov	r2,zero
    1244:	00000106 	br	124c <alt_up_character_lcd_erase_pos+0x58>
	return 0;
    1248:	00bfffc4 	movi	r2,-1
}
    124c:	dfc00217 	ldw	ra,8(sp)
    1250:	dc400117 	ldw	r17,4(sp)
    1254:	dc000017 	ldw	r16,0(sp)
    1258:	dec00304 	addi	sp,sp,12
    125c:	f800283a 	ret

00001260 <alt_up_character_lcd_shift_display>:
	while (num_offset-- > 0)
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    1260:	defffa04 	addi	sp,sp,-24
    1264:	dfc00515 	stw	ra,20(sp)
    1268:	dd000415 	stw	r20,16(sp)
    126c:	dcc00315 	stw	r19,12(sp)
    1270:	dc800215 	stw	r18,8(sp)
    1274:	dc400115 	stw	r17,4(sp)
    1278:	dc000015 	stw	r16,0(sp)
    127c:	2027883a 	mov	r19,r4
	if (x_right_shift_offset == 0) 
    1280:	28001326 	beq	r5,zero,12d0 <alt_up_character_lcd_shift_display+0x70>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
    1284:	0140020e 	bge	zero,r5,1290 <alt_up_character_lcd_shift_display+0x30>
    1288:	05000704 	movi	r20,28
    128c:	00000106 	br	1294 <alt_up_character_lcd_shift_display+0x34>
    1290:	05000604 	movi	r20,24
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    1294:	2800010e 	bge	r5,zero,129c <alt_up_character_lcd_shift_display+0x3c>
    1298:	014bc83a 	sub	r5,zero,r5
	// do the shift
	while (num_offset-- > 0)
    129c:	00bfffc4 	movi	r2,-1
    12a0:	28a1883a 	add	r16,r5,r2
    12a4:	80c03fcc 	andi	r3,r16,255
    12a8:	10803fcc 	andi	r2,r2,255
    12ac:	18800826 	beq	r3,r2,12d0 <alt_up_character_lcd_shift_display+0x70>
    12b0:	04bfffc4 	movi	r18,-1
    12b4:	04403fc4 	movi	r17,255
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    12b8:	9809883a 	mov	r4,r19
    12bc:	a1403fcc 	andi	r5,r20,255
    12c0:	00011ac0 	call	11ac <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    12c4:	84a1883a 	add	r16,r16,r18
    12c8:	80803fcc 	andi	r2,r16,255
    12cc:	147ffa1e 	bne	r2,r17,12b8 <alt_up_character_lcd_shift_display+0x58>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    12d0:	dfc00517 	ldw	ra,20(sp)
    12d4:	dd000417 	ldw	r20,16(sp)
    12d8:	dcc00317 	ldw	r19,12(sp)
    12dc:	dc800217 	ldw	r18,8(sp)
    12e0:	dc400117 	ldw	r17,4(sp)
    12e4:	dc000017 	ldw	r16,0(sp)
    12e8:	dec00604 	addi	sp,sp,24
    12ec:	f800283a 	ret

000012f0 <alt_up_character_lcd_shift_cursor>:
	alt_up_character_lcd_send_cmd(lcd, addr);
	return 0;
}

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    12f0:	defffa04 	addi	sp,sp,-24
    12f4:	dfc00515 	stw	ra,20(sp)
    12f8:	dd000415 	stw	r20,16(sp)
    12fc:	dcc00315 	stw	r19,12(sp)
    1300:	dc800215 	stw	r18,8(sp)
    1304:	dc400115 	stw	r17,4(sp)
    1308:	dc000015 	stw	r16,0(sp)
    130c:	2027883a 	mov	r19,r4
	if (x_right_shift_offset == 0) 
    1310:	28001326 	beq	r5,zero,1360 <alt_up_character_lcd_shift_cursor+0x70>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
    1314:	0140020e 	bge	zero,r5,1320 <alt_up_character_lcd_shift_cursor+0x30>
    1318:	05000504 	movi	r20,20
    131c:	00000106 	br	1324 <alt_up_character_lcd_shift_cursor+0x34>
    1320:	05000404 	movi	r20,16
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    1324:	2800010e 	bge	r5,zero,132c <alt_up_character_lcd_shift_cursor+0x3c>
    1328:	014bc83a 	sub	r5,zero,r5
	// do the shift
	while (num_offset-- > 0)
    132c:	00bfffc4 	movi	r2,-1
    1330:	28a1883a 	add	r16,r5,r2
    1334:	80c03fcc 	andi	r3,r16,255
    1338:	10803fcc 	andi	r2,r2,255
    133c:	18800826 	beq	r3,r2,1360 <alt_up_character_lcd_shift_cursor+0x70>
    1340:	04bfffc4 	movi	r18,-1
    1344:	04403fc4 	movi	r17,255
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    1348:	9809883a 	mov	r4,r19
    134c:	a1403fcc 	andi	r5,r20,255
    1350:	00011ac0 	call	11ac <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    1354:	84a1883a 	add	r16,r16,r18
    1358:	80803fcc 	andi	r2,r16,255
    135c:	147ffa1e 	bne	r2,r17,1348 <alt_up_character_lcd_shift_cursor+0x58>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    1360:	dfc00517 	ldw	ra,20(sp)
    1364:	dd000417 	ldw	r20,16(sp)
    1368:	dcc00317 	ldw	r19,12(sp)
    136c:	dc800217 	ldw	r18,8(sp)
    1370:	dc400117 	ldw	r17,4(sp)
    1374:	dc000017 	ldw	r16,0(sp)
    1378:	dec00604 	addi	sp,sp,24
    137c:	f800283a 	ret

00001380 <alt_up_character_lcd_set_cursor_pos>:
	return 0;
}

int alt_up_character_lcd_set_cursor_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, 
	 unsigned y_pos)
{
    1380:	defffe04 	addi	sp,sp,-8
    1384:	dfc00115 	stw	ra,4(sp)
    1388:	dc000015 	stw	r16,0(sp)
    138c:	2021883a 	mov	r16,r4
	//boundary check
	if (x_pos > 39 || y_pos > 1 )
    1390:	008009c4 	movi	r2,39
    1394:	11400a36 	bltu	r2,r5,13c0 <alt_up_character_lcd_set_cursor_pos+0x40>
    1398:	00800044 	movi	r2,1
    139c:	11800836 	bltu	r2,r6,13c0 <alt_up_character_lcd_set_cursor_pos+0x40>
		// invalid argument
		return -1;
	// calculate address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    13a0:	2809883a 	mov	r4,r5
    13a4:	300b883a 	mov	r5,r6
    13a8:	00010e80 	call	10e8 <get_DDRAM_addr>
    13ac:	8009883a 	mov	r4,r16
    13b0:	11403fcc 	andi	r5,r2,255
    13b4:	00011ac0 	call	11ac <alt_up_character_lcd_send_cmd>
    13b8:	0005883a 	mov	r2,zero
    13bc:	00000106 	br	13c4 <alt_up_character_lcd_set_cursor_pos+0x44>
	// set the cursor
	alt_up_character_lcd_send_cmd(lcd, addr);
	return 0;
    13c0:	00bfffc4 	movi	r2,-1
}
    13c4:	dfc00117 	ldw	ra,4(sp)
    13c8:	dc000017 	ldw	r16,0(sp)
    13cc:	dec00204 	addi	sp,sp,8
    13d0:	f800283a 	ret

000013d4 <alt_up_character_lcd_open_dev>:
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}

alt_up_character_lcd_dev* alt_up_character_lcd_open_dev(const char* name)
{
    13d4:	deffff04 	addi	sp,sp,-4
    13d8:	dfc00015 	stw	ra,0(sp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_character_lcd_dev *dev = (alt_up_character_lcd_dev*)alt_find_dev(name, &alt_dev_list);
    13dc:	01400034 	movhi	r5,0
    13e0:	294d6f04 	addi	r5,r5,13756
    13e4:	00015e00 	call	15e0 <alt_find_dev>

  return dev;
}
    13e8:	dfc00017 	ldw	ra,0(sp)
    13ec:	dec00104 	addi	sp,sp,4
    13f0:	f800283a 	ret

000013f4 <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
    13f4:	00800034 	movhi	r2,0
    13f8:	10934a04 	addi	r2,r2,19752
    13fc:	10800017 	ldw	r2,0(r2)
    1400:	1000021e 	bne	r2,zero,140c <alt_alarm_start+0x18>
    1404:	00bfde84 	movi	r2,-134
    1408:	f800283a 	ret
  {
    if (alarm)
    140c:	2000021e 	bne	r4,zero,1418 <alt_alarm_start+0x24>
    1410:	00bffa84 	movi	r2,-22
    1414:	f800283a 	ret
    {
      alarm->callback = callback;
    1418:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
    141c:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1420:	000f303a 	rdctl	r7,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1424:	00bfff84 	movi	r2,-2
    1428:	3884703a 	and	r2,r7,r2
    142c:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    1430:	00800034 	movhi	r2,0
    1434:	10934b04 	addi	r2,r2,19756
    1438:	10c00017 	ldw	r3,0(r2)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
    143c:	01800044 	movi	r6,1
    1440:	1985883a 	add	r2,r3,r6
    1444:	2885883a 	add	r2,r5,r2
    1448:	20800215 	stw	r2,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    144c:	10c0022e 	bgeu	r2,r3,1458 <alt_alarm_start+0x64>
      {
        alarm->rollover = 1;
    1450:	21800405 	stb	r6,16(r4)
    1454:	00000106 	br	145c <alt_alarm_start+0x68>
      }
      else
      {
        alarm->rollover = 0;
    1458:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    145c:	00800034 	movhi	r2,0
    1460:	108d7304 	addi	r2,r2,13772
    1464:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
    1468:	10c00017 	ldw	r3,0(r2)
    146c:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
    1470:	10c00017 	ldw	r3,0(r2)
    1474:	19000115 	stw	r4,4(r3)
  list->next           = entry;
    1478:	11000015 	stw	r4,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    147c:	3801703a 	wrctl	status,r7
    1480:	0005883a 	mov	r2,zero
  }
  else
  {
    return -ENOTSUP;
  }
}
    1484:	f800283a 	ret

00001488 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    1488:	defffd04 	addi	sp,sp,-12
    148c:	dfc00215 	stw	ra,8(sp)
    1490:	dc400115 	stw	r17,4(sp)
    1494:	dc000015 	stw	r16,0(sp)
    1498:	2021883a 	mov	r16,r4
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    149c:	20001c16 	blt	r4,zero,1510 <close+0x88>
    14a0:	20c00324 	muli	r3,r4,12
    14a4:	00800034 	movhi	r2,0
    14a8:	108c0c04 	addi	r2,r2,12336
    14ac:	1889883a 	add	r4,r3,r2

  if (fd)
    14b0:	20001726 	beq	r4,zero,1510 <close+0x88>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    14b4:	20800017 	ldw	r2,0(r4)
    14b8:	10800417 	ldw	r2,16(r2)
    14bc:	10002126 	beq	r2,zero,1544 <close+0xbc>
    14c0:	103ee83a 	callr	r2
    14c4:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    14c8:	8009883a 	mov	r4,r16
    14cc:	00018e80 	call	18e8 <alt_release_fd>
    if (rval < 0)
    14d0:	88000216 	blt	r17,zero,14dc <close+0x54>
    14d4:	0005883a 	mov	r2,zero
    14d8:	00001d06 	br	1550 <close+0xc8>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    14dc:	00800034 	movhi	r2,0
    14e0:	108d7204 	addi	r2,r2,13768
    14e4:	10800017 	ldw	r2,0(r2)
    14e8:	1000031e 	bne	r2,zero,14f8 <close+0x70>
    14ec:	00c00034 	movhi	r3,0
    14f0:	18d34c04 	addi	r3,r3,19760
    14f4:	00000206 	br	1500 <close+0x78>
    14f8:	103ee83a 	callr	r2
    14fc:	1007883a 	mov	r3,r2
    {
      ALT_ERRNO = -rval;
    1500:	0445c83a 	sub	r2,zero,r17
    1504:	18800015 	stw	r2,0(r3)
    1508:	00bfffc4 	movi	r2,-1
    150c:	00001006 	br	1550 <close+0xc8>
    1510:	00800034 	movhi	r2,0
    1514:	108d7204 	addi	r2,r2,13768
    1518:	10800017 	ldw	r2,0(r2)
    151c:	1000031e 	bne	r2,zero,152c <close+0xa4>
    1520:	00c00034 	movhi	r3,0
    1524:	18d34c04 	addi	r3,r3,19760
    1528:	00000206 	br	1534 <close+0xac>
    152c:	103ee83a 	callr	r2
    1530:	1007883a 	mov	r3,r2
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
    1534:	00801444 	movi	r2,81
    1538:	18800015 	stw	r2,0(r3)
    153c:	00bfffc4 	movi	r2,-1
    1540:	00000306 	br	1550 <close+0xc8>

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    1544:	8009883a 	mov	r4,r16
    1548:	00018e80 	call	18e8 <alt_release_fd>
    154c:	0005883a 	mov	r2,zero
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
    1550:	dfc00217 	ldw	ra,8(sp)
    1554:	dc400117 	ldw	r17,4(sp)
    1558:	dc000017 	ldw	r16,0(sp)
    155c:	dec00304 	addi	sp,sp,12
    1560:	f800283a 	ret

00001564 <alt_dcache_flush_all>:
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    1564:	f800283a 	ret

00001568 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
    1568:	3005883a 	mov	r2,r6
    156c:	f800283a 	ret

00001570 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    1570:	deffff04 	addi	sp,sp,-4
    1574:	dfc00015 	stw	ra,0(sp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    1578:	20000226 	beq	r4,zero,1584 <alt_dev_llist_insert+0x14>
    157c:	20800217 	ldw	r2,8(r4)
    1580:	10000d1e 	bne	r2,zero,15b8 <alt_dev_llist_insert+0x48>
    1584:	00800034 	movhi	r2,0
    1588:	108d7204 	addi	r2,r2,13768
    158c:	10800017 	ldw	r2,0(r2)
    1590:	1000031e 	bne	r2,zero,15a0 <alt_dev_llist_insert+0x30>
    1594:	00c00034 	movhi	r3,0
    1598:	18d34c04 	addi	r3,r3,19760
    159c:	00000206 	br	15a8 <alt_dev_llist_insert+0x38>
    15a0:	103ee83a 	callr	r2
    15a4:	1007883a 	mov	r3,r2
  {
    ALT_ERRNO = EINVAL;
    15a8:	00800584 	movi	r2,22
    15ac:	18800015 	stw	r2,0(r3)
    15b0:	00bffa84 	movi	r2,-22
    15b4:	00000706 	br	15d4 <alt_dev_llist_insert+0x64>
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    15b8:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
    15bc:	28800017 	ldw	r2,0(r5)
    15c0:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
    15c4:	28800017 	ldw	r2,0(r5)
    15c8:	11000115 	stw	r4,4(r2)
  list->next           = entry;
    15cc:	29000015 	stw	r4,0(r5)
    15d0:	0005883a 	mov	r2,zero
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
    15d4:	dfc00017 	ldw	ra,0(sp)
    15d8:	dec00104 	addi	sp,sp,4
    15dc:	f800283a 	ret

000015e0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    15e0:	defffb04 	addi	sp,sp,-20
    15e4:	dfc00415 	stw	ra,16(sp)
    15e8:	dcc00315 	stw	r19,12(sp)
    15ec:	dc800215 	stw	r18,8(sp)
    15f0:	dc400115 	stw	r17,4(sp)
    15f4:	dc000015 	stw	r16,0(sp)
    15f8:	2027883a 	mov	r19,r4
    15fc:	2821883a 	mov	r16,r5
  alt_dev* next = (alt_dev*) llist->next;
    1600:	2c400017 	ldw	r17,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
    1604:	0001c040 	call	1c04 <strlen>
    1608:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    160c:	8c000726 	beq	r17,r16,162c <alt_find_dev+0x4c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    1610:	89000217 	ldw	r4,8(r17)
    1614:	980b883a 	mov	r5,r19
    1618:	900d883a 	mov	r6,r18
    161c:	0001b900 	call	1b90 <memcmp>
    1620:	10000326 	beq	r2,zero,1630 <alt_find_dev+0x50>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    1624:	8c400017 	ldw	r17,0(r17)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    1628:	847ff91e 	bne	r16,r17,1610 <alt_find_dev+0x30>
    162c:	0023883a 	mov	r17,zero
  }
  
  /* No match found */
  
  return NULL;
}
    1630:	8805883a 	mov	r2,r17
    1634:	dfc00417 	ldw	ra,16(sp)
    1638:	dcc00317 	ldw	r19,12(sp)
    163c:	dc800217 	ldw	r18,8(sp)
    1640:	dc400117 	ldw	r17,4(sp)
    1644:	dc000017 	ldw	r16,0(sp)
    1648:	dec00504 	addi	sp,sp,20
    164c:	f800283a 	ret

00001650 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    1650:	deffff04 	addi	sp,sp,-4
    1654:	dfc00015 	stw	ra,0(sp)
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    1658:	0009883a 	mov	r4,zero
    165c:	01440004 	movi	r5,4096
    1660:	0001b1c0 	call	1b1c <alt_icache_flush>
#endif
}
    1664:	dfc00017 	ldw	ra,0(sp)
    1668:	dec00104 	addi	sp,sp,4
    166c:	f800283a 	ret

00001670 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    1670:	defffe04 	addi	sp,sp,-8
    1674:	dfc00115 	stw	ra,4(sp)
    1678:	dc000015 	stw	r16,0(sp)
    167c:	2021883a 	mov	r16,r4
  int old;

  old = open (name, flags, mode);
    1680:	2809883a 	mov	r4,r5
    1684:	300b883a 	mov	r5,r6
    1688:	380d883a 	mov	r6,r7
    168c:	000176c0 	call	176c <open>
    1690:	1009883a 	mov	r4,r2

  if (old >= 0)
    1694:	10000b16 	blt	r2,zero,16c4 <alt_open_fd+0x54>
  {
    fd->dev      = alt_fd_list[old].dev;
    1698:	10c00324 	muli	r3,r2,12
    169c:	00800034 	movhi	r2,0
    16a0:	108c0c04 	addi	r2,r2,12336
    16a4:	1887883a 	add	r3,r3,r2
    16a8:	18800017 	ldw	r2,0(r3)
    16ac:	80800015 	stw	r2,0(r16)
    fd->priv     = alt_fd_list[old].priv;
    16b0:	18800117 	ldw	r2,4(r3)
    16b4:	80800115 	stw	r2,4(r16)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    16b8:	18800217 	ldw	r2,8(r3)
    16bc:	80800215 	stw	r2,8(r16)

    alt_release_fd (old);
    16c0:	00018e80 	call	18e8 <alt_release_fd>
  }
} 
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	dc000017 	ldw	r16,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    16d4:	defffa04 	addi	sp,sp,-24
    16d8:	dfc00515 	stw	ra,20(sp)
    16dc:	dd000415 	stw	r20,16(sp)
    16e0:	dcc00315 	stw	r19,12(sp)
    16e4:	dc800215 	stw	r18,8(sp)
    16e8:	dc400115 	stw	r17,4(sp)
    16ec:	dc000015 	stw	r16,0(sp)
    16f0:	2005883a 	mov	r2,r4
    16f4:	2827883a 	mov	r19,r5
    16f8:	3029883a 	mov	r20,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    16fc:	04000034 	movhi	r16,0
    1700:	840c0f04 	addi	r16,r16,12348
    1704:	04800044 	movi	r18,1
    1708:	04407fc4 	movi	r17,511
    170c:	8009883a 	mov	r4,r16
    1710:	100b883a 	mov	r5,r2
    1714:	900d883a 	mov	r6,r18
    1718:	880f883a 	mov	r7,r17
    171c:	00016700 	call	1670 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    1720:	843ffd04 	addi	r16,r16,-12
    1724:	8009883a 	mov	r4,r16
    1728:	980b883a 	mov	r5,r19
    172c:	000d883a 	mov	r6,zero
    1730:	880f883a 	mov	r7,r17
    1734:	00016700 	call	1670 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    1738:	81000604 	addi	r4,r16,24
    173c:	a00b883a 	mov	r5,r20
    1740:	900d883a 	mov	r6,r18
    1744:	880f883a 	mov	r7,r17
    1748:	00016700 	call	1670 <alt_open_fd>
}  
    174c:	dfc00517 	ldw	ra,20(sp)
    1750:	dd000417 	ldw	r20,16(sp)
    1754:	dcc00317 	ldw	r19,12(sp)
    1758:	dc800217 	ldw	r18,8(sp)
    175c:	dc400117 	ldw	r17,4(sp)
    1760:	dc000017 	ldw	r16,0(sp)
    1764:	dec00604 	addi	sp,sp,24
    1768:	f800283a 	ret

0000176c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    176c:	defff904 	addi	sp,sp,-28
    1770:	dfc00615 	stw	ra,24(sp)
    1774:	dd400515 	stw	r21,20(sp)
    1778:	dd000415 	stw	r20,16(sp)
    177c:	dcc00315 	stw	r19,12(sp)
    1780:	dc800215 	stw	r18,8(sp)
    1784:	dc400115 	stw	r17,4(sp)
    1788:	dc000015 	stw	r16,0(sp)
    178c:	2029883a 	mov	r20,r4
    1790:	2827883a 	mov	r19,r5
    1794:	302b883a 	mov	r21,r6
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    1798:	01400034 	movhi	r5,0
    179c:	294d6f04 	addi	r5,r5,13756
    17a0:	00015e00 	call	15e0 <alt_find_dev>
    17a4:	1021883a 	mov	r16,r2
    17a8:	10000226 	beq	r2,zero,17b4 <open+0x48>
    17ac:	0025883a 	mov	r18,zero
    17b0:	00000a06 	br	17dc <open+0x70>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    17b4:	a009883a 	mov	r4,r20
    17b8:	00019f40 	call	19f4 <alt_find_file>
    17bc:	1021883a 	mov	r16,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    17c0:	1000051e 	bne	r2,zero,17d8 <open+0x6c>
    17c4:	047fffc4 	movi	r17,-1
    17c8:	043ffb44 	movi	r16,-19
    17cc:	00002b06 	br	187c <open+0x110>
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    17d0:	043ffcc4 	movi	r16,-13
    17d4:	00002906 	br	187c <open+0x110>

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    17d8:	04800044 	movi	r18,1
  {
    if ((index = alt_get_fd (dev)) < 0)
    17dc:	8009883a 	mov	r4,r16
    17e0:	0001ab00 	call	1ab0 <alt_get_fd>
    17e4:	1023883a 	mov	r17,r2
    17e8:	10003316 	blt	r2,zero,18b8 <open+0x14c>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
    17ec:	10800324 	muli	r2,r2,12
    17f0:	02000034 	movhi	r8,0
    17f4:	420c0c04 	addi	r8,r8,12336
    17f8:	1209883a 	add	r4,r2,r8
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    17fc:	00900034 	movhi	r2,16384
    1800:	10bfffc4 	addi	r2,r2,-1
    1804:	9886703a 	and	r3,r19,r2
    1808:	20c00215 	stw	r3,8(r4)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    180c:	9004c03a 	cmpne	r2,r18,zero
    1810:	1000121e 	bne	r2,zero,185c <open+0xf0>

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    1814:	18900034 	orhi	r2,r3,16384
    1818:	20800215 	stw	r2,8(r4)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    181c:	00800034 	movhi	r2,0
    1820:	108d7104 	addi	r2,r2,13764
    1824:	11c00017 	ldw	r7,0(r2)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    1828:	21800017 	ldw	r6,0(r4)
    182c:	000b883a 	mov	r5,zero
    1830:	4007883a 	mov	r3,r8
    1834:	02400044 	movi	r9,1
    1838:	02000304 	movi	r8,12
    183c:	18800017 	ldw	r2,0(r3)
    1840:	1180031e 	bne	r2,r6,1850 <open+0xe4>
    1844:	18800217 	ldw	r2,8(r3)
    1848:	1000010e 	bge	r2,zero,1850 <open+0xe4>
    184c:	193fe01e 	bne	r3,r4,17d0 <open+0x64>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    1850:	2a4b883a 	add	r5,r5,r9
    1854:	1a07883a 	add	r3,r3,r8
    1858:	397ff82e 	bgeu	r7,r5,183c <open+0xd0>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    185c:	80800317 	ldw	r2,12(r16)
    1860:	10001726 	beq	r2,zero,18c0 <open+0x154>
    1864:	a00b883a 	mov	r5,r20
    1868:	980d883a 	mov	r6,r19
    186c:	a80f883a 	mov	r7,r21
    1870:	103ee83a 	callr	r2
    1874:	1021883a 	mov	r16,r2
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    1878:	1000110e 	bge	r2,zero,18c0 <open+0x154>
  {
    alt_release_fd (index);  
    187c:	8809883a 	mov	r4,r17
    1880:	00018e80 	call	18e8 <alt_release_fd>
    1884:	00800034 	movhi	r2,0
    1888:	108d7204 	addi	r2,r2,13768
    188c:	10800017 	ldw	r2,0(r2)
    1890:	1000031e 	bne	r2,zero,18a0 <open+0x134>
    1894:	00c00034 	movhi	r3,0
    1898:	18d34c04 	addi	r3,r3,19760
    189c:	00000206 	br	18a8 <open+0x13c>
    18a0:	103ee83a 	callr	r2
    18a4:	1007883a 	mov	r3,r2
    ALT_ERRNO = -status;
    18a8:	0405c83a 	sub	r2,zero,r16
    18ac:	18800015 	stw	r2,0(r3)
    18b0:	047fffc4 	movi	r17,-1
    18b4:	00000206 	br	18c0 <open+0x154>
    18b8:	1021883a 	mov	r16,r2
    18bc:	003fef06 	br	187c <open+0x110>
  }
  
  /* return the reference upon success */

  return index;
}
    18c0:	8805883a 	mov	r2,r17
    18c4:	dfc00617 	ldw	ra,24(sp)
    18c8:	dd400517 	ldw	r21,20(sp)
    18cc:	dd000417 	ldw	r20,16(sp)
    18d0:	dcc00317 	ldw	r19,12(sp)
    18d4:	dc800217 	ldw	r18,8(sp)
    18d8:	dc400117 	ldw	r17,4(sp)
    18dc:	dc000017 	ldw	r16,0(sp)
    18e0:	dec00704 	addi	sp,sp,28
    18e4:	f800283a 	ret

000018e8 <alt_release_fd>:
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
    18e8:	00800084 	movi	r2,2
    18ec:	1100060e 	bge	r2,r4,1908 <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
    18f0:	20800324 	muli	r2,r4,12
    18f4:	00c00034 	movhi	r3,0
    18f8:	18cc0c04 	addi	r3,r3,12336
    18fc:	10c5883a 	add	r2,r2,r3
    1900:	10000215 	stw	zero,8(r2)
    alt_fd_list[fd].dev      = 0;
    1904:	10000015 	stw	zero,0(r2)
    1908:	f800283a 	ret

0000190c <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    190c:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1910:	00bfff84 	movi	r2,-2
    1914:	2884703a 	and	r2,r5,r2
    1918:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    191c:	20c00017 	ldw	r3,0(r4)
    1920:	20800117 	ldw	r2,4(r4)
    1924:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
    1928:	20800117 	ldw	r2,4(r4)
    192c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    1930:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
    1934:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1938:	2801703a 	wrctl	status,r5
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  alt_llist_remove (&alarm->llist);
  alt_irq_enable_all (irq_context);
}
    193c:	f800283a 	ret

00001940 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    1940:	defffd04 	addi	sp,sp,-12
    1944:	dfc00215 	stw	ra,8(sp)
    1948:	dc400115 	stw	r17,4(sp)
    194c:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    1950:	d4200717 	ldw	r16,-32740(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    1954:	d0a5df17 	ldw	r2,-26756(gp)
    1958:	10800044 	addi	r2,r2,1
    195c:	d0a5df15 	stw	r2,-26756(gp)
    1960:	00001b06 	br	19d0 <alt_tick+0x90>

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
    1964:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    1968:	80800403 	ldbu	r2,16(r16)
    196c:	10000326 	beq	r2,zero,197c <alt_tick+0x3c>
    1970:	d0a5df17 	ldw	r2,-26756(gp)
    1974:	1000011e 	bne	r2,zero,197c <alt_tick+0x3c>
    {
      alarm->rollover = 0;
    1978:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    197c:	d0e5df17 	ldw	r3,-26756(gp)
    1980:	80800217 	ldw	r2,8(r16)
    1984:	18801136 	bltu	r3,r2,19cc <alt_tick+0x8c>
    1988:	80800403 	ldbu	r2,16(r16)
    198c:	10000f1e 	bne	r2,zero,19cc <alt_tick+0x8c>
    {
      next_callback = alarm->callback (alarm->context);
    1990:	80800317 	ldw	r2,12(r16)
    1994:	81000517 	ldw	r4,20(r16)
    1998:	103ee83a 	callr	r2
    199c:	1007883a 	mov	r3,r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    19a0:	1000031e 	bne	r2,zero,19b0 <alt_tick+0x70>
      {
        alt_alarm_stop (alarm);
    19a4:	8009883a 	mov	r4,r16
    19a8:	000190c0 	call	190c <alt_alarm_stop>
    19ac:	00000706 	br	19cc <alt_tick+0x8c>
      }
      else
      {
        alarm->time += next_callback;
    19b0:	80800217 	ldw	r2,8(r16)
    19b4:	1885883a 	add	r2,r3,r2
    19b8:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    19bc:	d0e5df17 	ldw	r3,-26756(gp)
    19c0:	10c0022e 	bgeu	r2,r3,19cc <alt_tick+0x8c>
        {
          alarm->rollover = 1;
    19c4:	00800044 	movi	r2,1
    19c8:	80800405 	stb	r2,16(r16)
    19cc:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    19d0:	d0a00704 	addi	r2,gp,-32740
    19d4:	80bfe31e 	bne	r16,r2,1964 <alt_tick+0x24>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    19d8:	dfc00217 	ldw	ra,8(sp)
    19dc:	dc400117 	ldw	r17,4(sp)
    19e0:	dc000017 	ldw	r16,0(sp)
    19e4:	dec00304 	addi	sp,sp,12
    19e8:	f800283a 	ret

000019ec <altera_nios2_qsys_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    19ec:	000170fa 	wrctl	ienable,zero
}
    19f0:	f800283a 	ret

000019f4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    19f4:	defff904 	addi	sp,sp,-28
    19f8:	dfc00615 	stw	ra,24(sp)
    19fc:	dd400515 	stw	r21,20(sp)
    1a00:	dd000415 	stw	r20,16(sp)
    1a04:	dcc00315 	stw	r19,12(sp)
    1a08:	dc800215 	stw	r18,8(sp)
    1a0c:	dc400115 	stw	r17,4(sp)
    1a10:	dc000015 	stw	r16,0(sp)
    1a14:	2025883a 	mov	r18,r4
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    1a18:	00800034 	movhi	r2,0
    1a1c:	108d6d04 	addi	r2,r2,13748
    1a20:	14400017 	ldw	r17,0(r2)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    1a24:	102b883a 	mov	r21,r2
    1a28:	88801626 	beq	r17,r2,1a84 <alt_find_file+0x90>
    1a2c:	053fffc4 	movi	r20,-1
    1a30:	04c00bc4 	movi	r19,47
  {
    len = strlen(next->name);
    1a34:	8c000217 	ldw	r16,8(r17)
    1a38:	8009883a 	mov	r4,r16
    1a3c:	0001c040 	call	1c04 <strlen>
    1a40:	1007883a 	mov	r3,r2
    
    if (next->name[len-1] == '/')
    1a44:	8085883a 	add	r2,r16,r2
    1a48:	1505883a 	add	r2,r2,r20
    1a4c:	10800007 	ldb	r2,0(r2)
    1a50:	14c0011e 	bne	r2,r19,1a58 <alt_find_file+0x64>
    {
      len -= 1;
    1a54:	1d07883a 	add	r3,r3,r20
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    1a58:	1c85883a 	add	r2,r3,r18
    1a5c:	10800007 	ldb	r2,0(r2)
    1a60:	14c00126 	beq	r2,r19,1a68 <alt_find_file+0x74>
    1a64:	1000051e 	bne	r2,zero,1a7c <alt_find_file+0x88>
    1a68:	8009883a 	mov	r4,r16
    1a6c:	900b883a 	mov	r5,r18
    1a70:	180d883a 	mov	r6,r3
    1a74:	0001b900 	call	1b90 <memcmp>
    1a78:	10000326 	beq	r2,zero,1a88 <alt_find_file+0x94>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    1a7c:	8c400017 	ldw	r17,0(r17)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    1a80:	8d7fec1e 	bne	r17,r21,1a34 <alt_find_file+0x40>
    1a84:	0023883a 	mov	r17,zero
  }
  
  /* No match found */
  
  return NULL;     
}
    1a88:	8805883a 	mov	r2,r17
    1a8c:	dfc00617 	ldw	ra,24(sp)
    1a90:	dd400517 	ldw	r21,20(sp)
    1a94:	dd000417 	ldw	r20,16(sp)
    1a98:	dcc00317 	ldw	r19,12(sp)
    1a9c:	dc800217 	ldw	r18,8(sp)
    1aa0:	dc400117 	ldw	r17,4(sp)
    1aa4:	dc000017 	ldw	r16,0(sp)
    1aa8:	dec00704 	addi	sp,sp,28
    1aac:	f800283a 	ret

00001ab0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    1ab0:	000b883a 	mov	r5,zero
    1ab4:	00c00034 	movhi	r3,0
    1ab8:	18cc0c04 	addi	r3,r3,12336
    1abc:	02000304 	movi	r8,12
    1ac0:	02400034 	movhi	r9,0
    1ac4:	4a4d7104 	addi	r9,r9,13764
    1ac8:	01c00044 	movi	r7,1
    1acc:	01800804 	movi	r6,32
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    1ad0:	18800017 	ldw	r2,0(r3)
    1ad4:	10000c1e 	bne	r2,zero,1b08 <alt_get_fd+0x58>
    {
      alt_fd_list[i].dev = dev;
    1ad8:	2a05383a 	mul	r2,r5,r8
    1adc:	00c00034 	movhi	r3,0
    1ae0:	18cc0c04 	addi	r3,r3,12336
    1ae4:	10c5883a 	add	r2,r2,r3
    1ae8:	11000015 	stw	r4,0(r2)
      if (i > alt_max_fd)
    1aec:	48800017 	ldw	r2,0(r9)
    1af0:	11400216 	blt	r2,r5,1afc <alt_get_fd+0x4c>
    1af4:	2805883a 	mov	r2,r5
    1af8:	f800283a 	ret
      {
        alt_max_fd = i;
    1afc:	49400015 	stw	r5,0(r9)
    1b00:	2805883a 	mov	r2,r5
    1b04:	f800283a 	ret
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    1b08:	29cb883a 	add	r5,r5,r7
    1b0c:	1a07883a 	add	r3,r3,r8
    1b10:	29bfef1e 	bne	r5,r6,1ad0 <alt_get_fd+0x20>
    1b14:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
    1b18:	f800283a 	ret

00001b1c <alt_icache_flush>:
  if (len > NIOS2_ICACHE_SIZE)
  {
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;
    1b1c:	2007883a 	mov	r3,r4
    1b20:	00840004 	movi	r2,4096
    1b24:	1140012e 	bgeu	r2,r5,1b2c <alt_icache_flush+0x10>
    1b28:	100b883a 	mov	r5,r2
    1b2c:	194b883a 	add	r5,r3,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    1b30:	1940042e 	bgeu	r3,r5,1b44 <alt_icache_flush+0x28>
    1b34:	00800804 	movi	r2,32
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    1b38:	1800603a 	flushi	r3
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    1b3c:	1887883a 	add	r3,r3,r2
    1b40:	197ffd36 	bltu	r3,r5,1b38 <alt_icache_flush+0x1c>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    1b44:	208007cc 	andi	r2,r4,31
    1b48:	10000126 	beq	r2,zero,1b50 <alt_icache_flush+0x34>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    1b4c:	1800603a 	flushi	r3
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    1b50:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    1b54:	f800283a 	ret

00001b58 <exit>:
    1b58:	defffe04 	addi	sp,sp,-8
    1b5c:	000b883a 	mov	r5,zero
    1b60:	dc000015 	stw	r16,0(sp)
    1b64:	dfc00115 	stw	ra,4(sp)
    1b68:	2021883a 	mov	r16,r4
    1b6c:	0001c7c0 	call	1c7c <__call_exitprocs>
    1b70:	00800034 	movhi	r2,0
    1b74:	108d7604 	addi	r2,r2,13784
    1b78:	11000017 	ldw	r4,0(r2)
    1b7c:	20800f17 	ldw	r2,60(r4)
    1b80:	10000126 	beq	r2,zero,1b88 <exit+0x30>
    1b84:	103ee83a 	callr	r2
    1b88:	8009883a 	mov	r4,r16
    1b8c:	0001e2c0 	call	1e2c <_exit>

00001b90 <memcmp>:
    1b90:	00c000c4 	movi	r3,3
    1b94:	1980032e 	bgeu	r3,r6,1ba4 <memcmp+0x14>
    1b98:	2144b03a 	or	r2,r4,r5
    1b9c:	10c4703a 	and	r2,r2,r3
    1ba0:	10000f26 	beq	r2,zero,1be0 <memcmp+0x50>
    1ba4:	31ffffc4 	addi	r7,r6,-1
    1ba8:	3000061e 	bne	r6,zero,1bc4 <memcmp+0x34>
    1bac:	00000a06 	br	1bd8 <memcmp+0x48>
    1bb0:	39ffffc4 	addi	r7,r7,-1
    1bb4:	00bfffc4 	movi	r2,-1
    1bb8:	21000044 	addi	r4,r4,1
    1bbc:	29400044 	addi	r5,r5,1
    1bc0:	38800526 	beq	r7,r2,1bd8 <memcmp+0x48>
    1bc4:	20c00003 	ldbu	r3,0(r4)
    1bc8:	28800003 	ldbu	r2,0(r5)
    1bcc:	18bff826 	beq	r3,r2,1bb0 <memcmp+0x20>
    1bd0:	1885c83a 	sub	r2,r3,r2
    1bd4:	f800283a 	ret
    1bd8:	0005883a 	mov	r2,zero
    1bdc:	f800283a 	ret
    1be0:	180f883a 	mov	r7,r3
    1be4:	20c00017 	ldw	r3,0(r4)
    1be8:	28800017 	ldw	r2,0(r5)
    1bec:	18bfed1e 	bne	r3,r2,1ba4 <memcmp+0x14>
    1bf0:	31bfff04 	addi	r6,r6,-4
    1bf4:	21000104 	addi	r4,r4,4
    1bf8:	29400104 	addi	r5,r5,4
    1bfc:	39bff936 	bltu	r7,r6,1be4 <memcmp+0x54>
    1c00:	003fe806 	br	1ba4 <memcmp+0x14>

00001c04 <strlen>:
    1c04:	208000cc 	andi	r2,r4,3
    1c08:	2011883a 	mov	r8,r4
    1c0c:	1000161e 	bne	r2,zero,1c68 <strlen+0x64>
    1c10:	20c00017 	ldw	r3,0(r4)
    1c14:	017fbff4 	movhi	r5,65279
    1c18:	297fbfc4 	addi	r5,r5,-257
    1c1c:	01e02074 	movhi	r7,32897
    1c20:	39e02004 	addi	r7,r7,-32640
    1c24:	1945883a 	add	r2,r3,r5
    1c28:	11c4703a 	and	r2,r2,r7
    1c2c:	00c6303a 	nor	r3,zero,r3
    1c30:	1886703a 	and	r3,r3,r2
    1c34:	18000c1e 	bne	r3,zero,1c68 <strlen+0x64>
    1c38:	280d883a 	mov	r6,r5
    1c3c:	380b883a 	mov	r5,r7
    1c40:	21000104 	addi	r4,r4,4
    1c44:	20800017 	ldw	r2,0(r4)
    1c48:	1187883a 	add	r3,r2,r6
    1c4c:	1946703a 	and	r3,r3,r5
    1c50:	0084303a 	nor	r2,zero,r2
    1c54:	10c4703a 	and	r2,r2,r3
    1c58:	103ff926 	beq	r2,zero,1c40 <strlen+0x3c>
    1c5c:	20800007 	ldb	r2,0(r4)
    1c60:	10000326 	beq	r2,zero,1c70 <strlen+0x6c>
    1c64:	21000044 	addi	r4,r4,1
    1c68:	20800007 	ldb	r2,0(r4)
    1c6c:	103ffd1e 	bne	r2,zero,1c64 <strlen+0x60>
    1c70:	2205c83a 	sub	r2,r4,r8
    1c74:	f800283a 	ret

00001c78 <register_fini>:
    1c78:	f800283a 	ret

00001c7c <__call_exitprocs>:
    1c7c:	00800034 	movhi	r2,0
    1c80:	108d7604 	addi	r2,r2,13784
    1c84:	10800017 	ldw	r2,0(r2)
    1c88:	defff304 	addi	sp,sp,-52
    1c8c:	df000b15 	stw	fp,44(sp)
    1c90:	d8800115 	stw	r2,4(sp)
    1c94:	00800034 	movhi	r2,0
    1c98:	10800004 	addi	r2,r2,0
    1c9c:	1005003a 	cmpeq	r2,r2,zero
    1ca0:	d8800215 	stw	r2,8(sp)
    1ca4:	d8800117 	ldw	r2,4(sp)
    1ca8:	dd400815 	stw	r21,32(sp)
    1cac:	dd000715 	stw	r20,28(sp)
    1cb0:	10805204 	addi	r2,r2,328
    1cb4:	dfc00c15 	stw	ra,48(sp)
    1cb8:	ddc00a15 	stw	r23,40(sp)
    1cbc:	dd800915 	stw	r22,36(sp)
    1cc0:	dcc00615 	stw	r19,24(sp)
    1cc4:	dc800515 	stw	r18,20(sp)
    1cc8:	dc400415 	stw	r17,16(sp)
    1ccc:	dc000315 	stw	r16,12(sp)
    1cd0:	282b883a 	mov	r21,r5
    1cd4:	2039883a 	mov	fp,r4
    1cd8:	d8800015 	stw	r2,0(sp)
    1cdc:	2829003a 	cmpeq	r20,r5,zero
    1ce0:	d8800117 	ldw	r2,4(sp)
    1ce4:	14405217 	ldw	r17,328(r2)
    1ce8:	88001026 	beq	r17,zero,1d2c <__call_exitprocs+0xb0>
    1cec:	ddc00017 	ldw	r23,0(sp)
    1cf0:	88800117 	ldw	r2,4(r17)
    1cf4:	8c802204 	addi	r18,r17,136
    1cf8:	143fffc4 	addi	r16,r2,-1
    1cfc:	80000916 	blt	r16,zero,1d24 <__call_exitprocs+0xa8>
    1d00:	05bfffc4 	movi	r22,-1
    1d04:	a000151e 	bne	r20,zero,1d5c <__call_exitprocs+0xe0>
    1d08:	8409883a 	add	r4,r16,r16
    1d0c:	2105883a 	add	r2,r4,r4
    1d10:	1485883a 	add	r2,r2,r18
    1d14:	10c02017 	ldw	r3,128(r2)
    1d18:	a8c01126 	beq	r21,r3,1d60 <__call_exitprocs+0xe4>
    1d1c:	843fffc4 	addi	r16,r16,-1
    1d20:	85bff81e 	bne	r16,r22,1d04 <__call_exitprocs+0x88>
    1d24:	d8800217 	ldw	r2,8(sp)
    1d28:	10003126 	beq	r2,zero,1df0 <__call_exitprocs+0x174>
    1d2c:	dfc00c17 	ldw	ra,48(sp)
    1d30:	df000b17 	ldw	fp,44(sp)
    1d34:	ddc00a17 	ldw	r23,40(sp)
    1d38:	dd800917 	ldw	r22,36(sp)
    1d3c:	dd400817 	ldw	r21,32(sp)
    1d40:	dd000717 	ldw	r20,28(sp)
    1d44:	dcc00617 	ldw	r19,24(sp)
    1d48:	dc800517 	ldw	r18,20(sp)
    1d4c:	dc400417 	ldw	r17,16(sp)
    1d50:	dc000317 	ldw	r16,12(sp)
    1d54:	dec00d04 	addi	sp,sp,52
    1d58:	f800283a 	ret
    1d5c:	8409883a 	add	r4,r16,r16
    1d60:	88c00117 	ldw	r3,4(r17)
    1d64:	2105883a 	add	r2,r4,r4
    1d68:	1445883a 	add	r2,r2,r17
    1d6c:	18ffffc4 	addi	r3,r3,-1
    1d70:	11800217 	ldw	r6,8(r2)
    1d74:	1c001526 	beq	r3,r16,1dcc <__call_exitprocs+0x150>
    1d78:	10000215 	stw	zero,8(r2)
    1d7c:	303fe726 	beq	r6,zero,1d1c <__call_exitprocs+0xa0>
    1d80:	00c00044 	movi	r3,1
    1d84:	1c06983a 	sll	r3,r3,r16
    1d88:	90804017 	ldw	r2,256(r18)
    1d8c:	8cc00117 	ldw	r19,4(r17)
    1d90:	1884703a 	and	r2,r3,r2
    1d94:	10001426 	beq	r2,zero,1de8 <__call_exitprocs+0x16c>
    1d98:	90804117 	ldw	r2,260(r18)
    1d9c:	1884703a 	and	r2,r3,r2
    1da0:	10000c1e 	bne	r2,zero,1dd4 <__call_exitprocs+0x158>
    1da4:	2105883a 	add	r2,r4,r4
    1da8:	1485883a 	add	r2,r2,r18
    1dac:	11400017 	ldw	r5,0(r2)
    1db0:	e009883a 	mov	r4,fp
    1db4:	303ee83a 	callr	r6
    1db8:	88800117 	ldw	r2,4(r17)
    1dbc:	98bfc81e 	bne	r19,r2,1ce0 <__call_exitprocs+0x64>
    1dc0:	b8800017 	ldw	r2,0(r23)
    1dc4:	147fd526 	beq	r2,r17,1d1c <__call_exitprocs+0xa0>
    1dc8:	003fc506 	br	1ce0 <__call_exitprocs+0x64>
    1dcc:	8c000115 	stw	r16,4(r17)
    1dd0:	003fea06 	br	1d7c <__call_exitprocs+0x100>
    1dd4:	2105883a 	add	r2,r4,r4
    1dd8:	1485883a 	add	r2,r2,r18
    1ddc:	11000017 	ldw	r4,0(r2)
    1de0:	303ee83a 	callr	r6
    1de4:	003ff406 	br	1db8 <__call_exitprocs+0x13c>
    1de8:	303ee83a 	callr	r6
    1dec:	003ff206 	br	1db8 <__call_exitprocs+0x13c>
    1df0:	88800117 	ldw	r2,4(r17)
    1df4:	1000081e 	bne	r2,zero,1e18 <__call_exitprocs+0x19c>
    1df8:	89000017 	ldw	r4,0(r17)
    1dfc:	20000726 	beq	r4,zero,1e1c <__call_exitprocs+0x1a0>
    1e00:	b9000015 	stw	r4,0(r23)
    1e04:	8809883a 	mov	r4,r17
    1e08:	00000000 	call	0 <__reset>
    1e0c:	bc400017 	ldw	r17,0(r23)
    1e10:	883fb71e 	bne	r17,zero,1cf0 <__call_exitprocs+0x74>
    1e14:	003fc506 	br	1d2c <__call_exitprocs+0xb0>
    1e18:	89000017 	ldw	r4,0(r17)
    1e1c:	882f883a 	mov	r23,r17
    1e20:	2023883a 	mov	r17,r4
    1e24:	883fb21e 	bne	r17,zero,1cf0 <__call_exitprocs+0x74>
    1e28:	003fc006 	br	1d2c <__call_exitprocs+0xb0>

00001e2c <_exit>:
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    1e2c:	20000226 	beq	r4,zero,1e38 <_exit+0xc>
    ALT_SIM_FAIL();
    1e30:	002af070 	cmpltui	zero,zero,43969
    1e34:	00000106 	br	1e3c <_exit+0x10>
  } else {
    ALT_SIM_PASS();
    1e38:	002af0b0 	cmpltui	zero,zero,43970
    1e3c:	003fff06 	br	1e3c <_exit+0x10>
    1e40:	00001c78 	rdprs	zero,zero,113
