INFO-FLOW: Workspace C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol opened at Sun May 05 21:30:02 -0400 2024
Execute     ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.228 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.317 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.426 sec.
Execute   set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute     create_platform xcu250-figd2104-2L-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.154 sec.
Execute   create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute   config_export -flow impl -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -flow impl -rtl verilog 
Execute   source ./Principal_Component_Analysis.prj/sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Principal_Component_Analysis.prj/sol/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 210.262 MB.
Execute       set_directive_top dut -name=dut 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'dut.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dut.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang dut.cpp -foptimization-record-file=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/all.directive.json -E -IC:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech -IC:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.cpp.clang.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/clang.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/geqrf.hpp:89:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/geqrf.hpp:99:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:189:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:282:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/.systemc_flag -fix-errors C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.133 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/all.directive.json -fix-errors C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.342 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 6.659 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp -IC:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech -IC:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.clang.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:170:39)
WARNING: [HLS 207-5292] unused parameter 'lda' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/getrf_nopivot.hpp:58:66)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/getrf_nopivot.hpp:119:47)
WARNING: [HLS 207-5292] unused parameter 'lda' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/getrf.hpp:60:76)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/getrf.hpp:156:50)
WARNING: [HLS 207-5292] unused parameter 'lda' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/geqrf.hpp:146:68)
WARNING: [HLS 207-5292] unused parameter 'considerAsZero' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:43:41)
WARNING: [HLS 207-5292] unused parameter 'Dim_inner_extend' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:213:20)
WARNING: [HLS 207-5292] unused parameter 'Dim_inner_extend' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:541:20)
WARNING: [HLS 207-5292] unused parameter 'Dim_inner' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:858:23)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1125:18)
WARNING: [HLS 207-5292] unused parameter 'm' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvj.hpp:137:71)
WARNING: [HLS 207-5292] unused parameter 'n' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvj.hpp:137:78)
WARNING: [HLS 207-5292] unused parameter 'n' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvj.hpp:154:81)
WARNING: [HLS 207-5292] unused parameter 'n' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvj.hpp:195:27)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/pomatrixinverse.hpp:249:49)
WARNING: [HLS 207-5292] unused parameter 'lda' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gematrixinverse.hpp:112:50)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gematrixinverse.hpp:146:49)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/trtrs.hpp:95:72)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/polinearsolver.hpp:241:70)
WARNING: [HLS 207-5292] unused parameter 'lda' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:74:50)
WARNING: [HLS 207-5292] unused parameter 'j' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:107:29)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gelinearsolver.hpp:142:70)
WARNING: [HLS 207-5292] unused parameter 'inidxrow' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gtsv_pcr.hpp:621:36)
WARNING: [HLS 207-5292] unused parameter 'outidxrow' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gtsv_pcr.hpp:622:36)
WARNING: [HLS 207-5292] unused parameter 'n' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/LinearSolver/gtsv_pcr.hpp:829:28)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:49:89)
WARNING: [HLS 207-5292] unused parameter 'xcols' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:185:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.269 seconds; current allocated memory: 229.812 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc -args  "C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.g.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.108 sec.
Execute       run_link_or_opt -opt -out C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.1.lower.bc > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.149 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.2.m1.bc > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.134 sec.
Execute       run_link_or_opt -opt -out C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.492 sec.
Execute       run_link_or_opt -out C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.4.m2.bc > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dut -mllvm -hls-db-dir -mllvm C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.333 -x ir C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e 2> C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,938 Compile/Link C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,938 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,622 Unroll/Inline (step 1) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,622 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,693 Unroll/Inline (step 2) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,693 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,611 Unroll/Inline (step 3) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,611 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,544 Unroll/Inline (step 4) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,544 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,637 Array/Struct (step 1) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,637 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,483 Array/Struct (step 2) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,483 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,483 Array/Struct (step 3) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,483 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,483 Array/Struct (step 4) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,483 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,501 Array/Struct (step 5) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,501 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,416 Performance (step 1) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,416 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,353 Performance (step 2) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,353 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,432 Performance (step 3) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,432 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,391 Performance (step 4) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,391 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,469 HW Transforms (step 1) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,469 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,629 HW Transforms (step 2) C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,629 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'double xf::fintech::internal::addTree16<double>(double*)' into 'void xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>(int, int, double (*) [80])' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:325:11)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'xf::solver::internal::m::sqrt(double)' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include\hw/math_helper.hpp:86:12)
INFO: [HLS 214-131] Inlining function 'void xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::shiftBuffer<double, 3u>(unsigned int, double*)' into 'void xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::nsort<unsigned int>(double const*, unsigned int, double*, unsigned int*)' (./pca.hpp:127:21)
INFO: [HLS 214-131] Inlining function 'void xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::shiftBuffer<unsigned int, 3u>(unsigned int, unsigned int*)' into 'void xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::nsort<unsigned int>(double const*, unsigned int, double*, unsigned int*)' (./pca.hpp:128:21)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::getLoadingsMatrix(double (*) [3])' (./pca.hpp:343:16)
INFO: [HLS 214-131] Inlining function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::getComponents(double (*) [3])' into 'dut' (dut.cpp:42:9)
INFO: [HLS 214-131] Inlining function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::getExplainedVariance(double*)' into 'dut' (dut.cpp:43:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1036_2' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1036:44)
INFO: [HLS 214-291] Loop 'Loop_Inner_Mul3333' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:378:21)
INFO: [HLS 214-291] Loop 'Loop_Inner_Mul1111' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:706:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_3' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:248:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_250_4' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:250:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_1' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:204:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_3' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:216:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_2' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:208:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_4' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:222:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_3' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:296:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_305_5' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:305:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_298_4' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:298:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_311_6' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:311:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_331_8' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:331:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_9' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:333:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_2' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:285:20)
WARNING: [HLS 214-398] Updating loop lower bound from 256 to 16 for loop 'VITIS_LOOP_113_2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113:27) in function 'xf::solver::syevj<double, 15, 1>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:49:0)
WARNING: [HLS 214-398] Updating loop upper bound from 256 to 16 for loop 'VITIS_LOOP_113_2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113:27) in function 'xf::solver::syevj<double, 15, 1>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:49:0)
WARNING: [HLS 214-398] Updating loop lower bound from 512 to 16 for loop 'Loop_init_J' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082:9) in function 'xf::solver::gesvdj_2D<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1075:0)
WARNING: [HLS 214-398] Updating loop upper bound from 512 to 16 for loop 'Loop_init_J' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082:9) in function 'xf::solver::gesvdj_2D<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1075:0)
WARNING: [HLS 214-398] Updating loop lower bound from 512 to 16 for loop 'Loop_init_I' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079:5) in function 'xf::solver::gesvdj_2D<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1075:0)
WARNING: [HLS 214-398] Updating loop upper bound from 512 to 16 for loop 'Loop_init_I' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079:5) in function 'xf::solver::gesvdj_2D<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1075:0)
WARNING: [HLS 214-398] Updating loop lower bound from 256 to 8 for loop 'VITIS_LOOP_1005_1' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005:32) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
WARNING: [HLS 214-398] Updating loop upper bound from 256 to 8 for loop 'VITIS_LOOP_1005_1' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005:32) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
WARNING: [HLS 214-398] Updating loop lower bound from 256 to 8 for loop 'Loop_jacobi2x2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1032:17) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
WARNING: [HLS 214-398] Updating loop upper bound from 256 to 8 for loop 'Loop_jacobi2x2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1032:17) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
WARNING: [HLS 214-398] Updating loop lower bound from 511 to 15 for loop 'Loop_innerWhile' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1002:9) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
WARNING: [HLS 214-398] Updating loop upper bound from 511 to 15 for loop 'Loop_innerWhile' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1002:9) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
WARNING: [HLS 214-398] Updating loop lower bound from 256 to 8 for loop 'Loop_precal' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:151:9) in function 'xf::solver::internal::GenBlockMat<16, false>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:129:0)
WARNING: [HLS 214-398] Updating loop upper bound from 256 to 8 for loop 'Loop_precal' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:151:9) in function 'xf::solver::internal::GenBlockMat<16, false>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:129:0)
WARNING: [HLS 214-398] Updating loop lower bound from 512 to 16 for loop 'VITIS_LOOP_887_3' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887:20) in function 'xf::solver::internal::funcDataflow<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:864:0)
WARNING: [HLS 214-398] Updating loop upper bound from 512 to 16 for loop 'VITIS_LOOP_887_3' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887:20) in function 'xf::solver::internal::funcDataflow<double, 16, 1, 16>'. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:864:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_308_1' (./pca.hpp:308:20) in function 'dut' completely with a factor of 3 (dut.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_2' (./pca.hpp:322:31) in function 'dut' completely with a factor of 3 (dut.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_1' (./pca.hpp:341:20) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::getLoadingsMatrix' completely with a factor of 3 (./pca.hpp:336:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_245_5' (./pca.hpp:245:31) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement' completely with a factor of 2 (./pca.hpp:167:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_3' (./pca.hpp:239:31) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement' completely with a factor of 2 (./pca.hpp:167:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (./pca.hpp:136:27) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::nsort<unsigned int>' completely with a factor of 3 (./pca.hpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'NSort_Init_Loop' (./pca.hpp:117:9) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::nsort<unsigned int>' completely with a factor of 3 (./pca.hpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1036_2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1036:44) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>' completely with a factor of 3 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_916_6' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:916:23) in function 'xf::solver::internal::funcDataflow<double, 16, 1, 16>' completely with a factor of 1 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:864:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_905_5' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:905:23) in function 'xf::solver::internal::funcDataflow<double, 16, 1, 16>' completely with a factor of 1 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:864:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_895_4' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:895:23) in function 'xf::solver::internal::funcDataflow<double, 16, 1, 16>' completely with a factor of 1 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:864:0)
INFO: [HLS 214-186] Unrolling loop 'Loop_Inner_Mul3333' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:378:21) in function 'xf::solver::internal::unrollCol<double, 16, 1, 16>' completely with a factor of 4 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:232:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Loop_Inner_Mul3333' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:378:21) in function 'xf::solver::internal::unrollCol<double, 16, 1, 16>' has been removed because the loop is unrolled completely (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'Loop_Inner_Mul1111' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:706:21) in function 'xf::solver::internal::unrollRow<double, 16, 1, 16>' completely with a factor of 4 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:560:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Loop_Inner_Mul1111' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:706:21) in function 'xf::solver::internal::unrollRow<double, 16, 1, 16>' has been removed because the loop is unrolled completely (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:560:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_3' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:248:20) in function 'xf::fintech::internal::covCorePart2<double, 15, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_4' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:250:35) in function 'xf::fintech::internal::covCorePart2<double, 15, 2, 16>' completely with a factor of 16 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_1' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:204:20) in function 'xf::fintech::internal::covCorePart1<double, 15, 80, 1, 2, 16>' completely with a factor of 1 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:208:43) in function 'xf::fintech::internal::covCorePart1<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_3' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:216:43) in function 'xf::fintech::internal::covCorePart1<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:222:35) in function 'xf::fintech::internal::covCorePart1<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:185:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_296_3' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:296:20) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 1 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_298_4' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:298:39) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_5' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:305:39) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_311_6' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:311:31) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_7' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:323:27) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:87:19) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 4 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_1' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:81:19) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 8 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_8' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:331:20) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 1 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_9' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:333:39) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:285:20) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>' completely with a factor of 2 (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:274:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::internal::swapTwo<int>(int&, int&)' into 'void xf::solver::internal::GenBlockMat<16, false>(int, int (*) [16])' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:129:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'hls::abs(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\absdouble.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(double)' into 'xf::solver::internal::m::abs(double)' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include\hw/math_helper.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'xf::solver::internal::m::sqrt(double)' into 'void xf::solver::internal::jacobi_rotation_2x2<double, 16>(double*, double, double&, double&, double&, double&)' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::internal::GenBlockMat<16, false>(int, int (*) [16])' into 'void xf::solver::internal::Jacobi_svd<double, 16, 1, 16>(double (*) [1][16][16], double (*) [1][16][16], int)' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
INFO: [HLS 214-178] Inlining function 'xf::solver::internal::m::abs(double)' into 'void xf::solver::internal::Jacobi_svd<double, 16, 1, 16>(double (*) [1][16][16], double (*) [1][16][16], int)' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:933:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::syevj<double, 15, 1>(int, double*, int, double*, double*, int, int&)' into 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement(unsigned int, double*)' (./pca.hpp:167:0)
INFO: [HLS 214-178] Inlining function 'void xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::nsort<unsigned int>(double const*, unsigned int, double*, unsigned int*)' into 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement(unsigned int, double*)' (./pca.hpp:167:0)
INFO: [HLS 214-178] Inlining function 'void xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::filterMat<unsigned int>(double*, unsigned int, unsigned int, unsigned int*, double*)' into 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement(unsigned int, double*)' (./pca.hpp:167:0)
INFO: [HLS 214-178] Inlining function 'void xf::fintech::covCoreMatrix<double, 15, 80, 1, 2>(int, int, double (*) [80], double (*) [15])' into 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::PCA(unsigned int, unsigned int, double (*) [80])' (./pca.hpp:261:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::PCA(unsigned int, unsigned int, double (*) [80])' into 'dut' (dut.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::getLoadingsMatrix(double (*) [3])' into 'dut' (dut.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'values': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:278:8)
INFO: [HLS 214-248] Applying array_partition to 'values2': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:186:8)
INFO: [HLS 214-248] Applying array_partition to 'values2Strm': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:265:21)
INFO: [HLS 214-248] Applying array_partition to 'Order1': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867:6)
INFO: [HLS 214-248] Applying array_partition to 'm_c_right1': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868:7)
INFO: [HLS 214-248] Applying array_partition to 'm_s_right1': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869:7)
INFO: [HLS 214-248] Applying array_partition to 'm_c_right': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1024:15)
INFO: [HLS 214-248] Applying array_partition to 'm_s_right': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1025:15)
INFO: [HLS 214-248] Applying array_partition to 'dataA_2D.i': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:78:7)
INFO: [HLS 214-248] Applying array_partition to 'dataU_2D.i': Complete partitioning on dimension 1. (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:79:7)
INFO: [HLS 214-248] Applying array_partition to 'eigIndexes': Complete partitioning on dimension 1. (./pca.hpp:185:22)
INFO: [HLS 214-248] Applying array_partition to 'pcVals': Complete partitioning on dimension 1. (./pca.hpp:186:12)
INFO: [HLS 214-248] Applying array_partition to 'pcVecs': Cyclic partitioning with factor 3 on dimension 1. (./pca.hpp:200:12)
INFO: [HLS 214-248] Applying array_partition to 'pcVecsNorm': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'sqrtVals.i': Complete partitioning on dimension 1. (./pca.hpp:338:12)
INFO: [HLS 214-248] Applying array_partition to 'outputComponents': Complete partitioning on dimension 2. (dut.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'outputExplainedVariance': Complete partitioning on dimension 1. (dut.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'outputLoadings': Complete partitioning on dimension 2. (dut.cpp:36:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_125_1> at ./pca.hpp:125:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_238_2> at ./pca.hpp:238:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_244_4> at ./pca.hpp:244:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_321_1> at ./pca.hpp:321:20 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'pca.m_pcVecs' due to pipeline pragma (dut.cpp:40:41)
INFO: [HLS 214-248] Applying array_partition to 'pca.m_pcVecs': Cyclic partitioning with factor 3 on dimension 2. (dut.cpp:40:41)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.749 seconds; current allocated memory: 231.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 231.426 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.0.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.146 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 240.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.1.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.113 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.2.prechk.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 246.320 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.g.1.bc to C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.o.1.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'matrix' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1030) automatically.
INFO: [XFORM 203-102] Partitioning array 'pca.m_pcVals' (dut.cpp:40) in dimension 1 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'eigVals' in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'eigVals' in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::fintech::internal::covCoreWrapper<double, 15, 80, 1, 2, 16>' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:265:1), detected/extracted 2 process function(s): 
	 'xf::fintech::internal::covCorePart1<double, 15, 80, 1, 2, 16>'
	 'xf::fintech::internal::covCorePart2<double, 15, 2, 16>'.
Command         transform done; 0.361 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.o.1.tmp.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:153:9) to (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:151:9) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1007:9) to (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005:32) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:203:9) to (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:228:25) in function 'xf::fintech::internal::covCorePart1<double, 15, 80, 1, 2, 16>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:295:9) to (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:293:9) in function 'xf::fintech::internal::aveImpl<double, 15, 80, 1, 2, 16>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::solver::internal::unrollRow<double, 16, 1, 16>' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564:13)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::solver::internal::unrollCol<double, 16, 1, 16>' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236:13)...6 expression(s) balanced.
Command         transform done; 0.213 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 273.371 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.o.2.bc -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_Inner_Mul'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564:9) and 'Loop_Inner_Mul111'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566:13) in function 'xf::solver::internal::unrollRow<double, 16, 1, 16>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_Inner_Mul33'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236:9) and 'Loop_Inner_Mul333'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238:13) in function 'xf::solver::internal::unrollCol<double, 16, 1, 16>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_init_I'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079:5) and 'Loop_init_J'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082:9) in function 'xf::solver::gesvdj_2D<double, 16, 1, 16>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_init_A'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89:5) and 'VITIS_LOOP_91_1'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91:19) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_postcal'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112:5) and 'VITIS_LOOP_113_2'(C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113:27) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'PCA_filtermat_loop'(./pca.hpp:158:9) and 'VITIS_LOOP_160_1'(./pca.hpp:160:31) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'PCA_Sign_Normalization_Loop'(./pca.hpp:213:9) and 'VITIS_LOOP_214_1'(./pca.hpp:214:31) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_277_1'(./pca.hpp:277:31) and 'VITIS_LOOP_278_2'(./pca.hpp:278:35) in function 'dut' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_350_2'(./pca.hpp:350:27) and 'VITIS_LOOP_351_3'(./pca.hpp:351:31) in function 'dut' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Inner_Mul' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564:9) in function 'xf::solver::internal::unrollRow<double, 16, 1, 16>'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:568:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:569:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:570:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:571:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:572:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:573:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:574:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:575:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:576:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:577:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:578:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:579:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:580:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:581:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:582:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:583:9) in loop 'Loop_Inner_Mul111' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Inner_Mul33' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236:9) in function 'xf::solver::internal::unrollCol<double, 16, 1, 16>'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:240:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:241:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:242:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:243:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:244:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:245:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:246:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:247:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:248:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:249:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:250:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:251:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:252:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:253:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:254:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
WARNING: [HLS 200-1946] Dependence pragma (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:255:9) in loop 'Loop_Inner_Mul333' may become invalid because the loop was flattened with the outer loop 'Loop_Inner_Mul33'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_883_2' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883:23) in function 'xf::solver::internal::funcDataflow<double, 16, 1, 16>'.
WARNING: [HLS 200-960] Cannot flatten loop 'While_Loop' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:991:5) in function 'xf::solver::internal::Jacobi_svd<double, 16, 1, 16>' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_init_I' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079:5) in function 'xf::solver::gesvdj_2D<double, 16, 1, 16>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_243_1' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243:23) in function 'xf::fintech::internal::covCorePart2<double, 15, 2, 16>' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_init_A' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89:5) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_postcal' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112:5) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement'.
INFO: [XFORM 203-541] Flattening a loop nest 'PCA_filtermat_loop' (./pca.hpp:158:9) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement'.
INFO: [XFORM 203-541] Flattening a loop nest 'PCA_Sign_Normalization_Loop' (./pca.hpp:213:9) in function 'xf::fintech::PCA<double, 3u, 1u, 15u, 80u, (xf::fintech::pcaImplementationMethod)0>::implement'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_277_1' (./pca.hpp:277:31) in function 'dut'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_2' (./pca.hpp:350:27) in function 'dut'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dataA16'.
Execute           auto_get_db
Command         transform done; 2.672 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.673 seconds; current allocated memory: 564.691 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.608 sec.
Command     elaborate done; 32.655 sec.
Execute     ap_eval exec zip -j C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.121 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute       ap_set_top_model dut 
WARNING: [SYN 201-103] Legalizing function name 'aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1' to 'aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1' to 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1'.
WARNING: [SYN 201-103] Legalizing function name 'aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2' to 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2'.
WARNING: [SYN 201-103] Legalizing function name 'aveImpl<double, 15, 80, 1, 2, 16>' to 'aveImpl_double_15_80_1_2_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2' to 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2'.
WARNING: [SYN 201-103] Legalizing function name 'covCorePart1<double, 15, 80, 1, 2, 16>' to 'covCorePart1_double_15_80_1_2_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2' to 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2'.
WARNING: [SYN 201-103] Legalizing function name 'covCorePart2<double, 15, 2, 16>' to 'covCorePart2_double_15_2_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'covCoreWrapper<double, 15, 80, 1, 2, 16>' to 'covCoreWrapper_double_15_80_1_2_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1' to 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1'.
WARNING: [SYN 201-103] Legalizing function name 'Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal' to 'Jacobi_svd_double_16_1_16_Pipeline_Loop_precal'.
WARNING: [SYN 201-103] Legalizing function name 'Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal' to 'Jacobi_svd_double_16_1_16_Pipeline_Loop_cal'.
WARNING: [SYN 201-103] Legalizing function name 'Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1' to 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1'.
WARNING: [SYN 201-103] Legalizing function name 'jacobi_rotation_2x2<double, 16>' to 'jacobi_rotation_2x2_double_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2' to 'Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2'.
WARNING: [SYN 201-103] Legalizing function name 'unrollRow<double, 16, 1, 16>9' to 'unrollRow_double_16_1_16_9'.
WARNING: [SYN 201-103] Legalizing function name 'unrollCol<double, 16, 1, 16>10' to 'unrollCol_double_16_1_16_10'.
WARNING: [SYN 201-103] Legalizing function name 'funcDataflow<double, 16, 1, 16>8' to 'funcDataflow_double_16_1_16_8'.
WARNING: [SYN 201-103] Legalizing function name 'Jacobi_svd<double, 16, 1, 16>' to 'Jacobi_svd_double_16_1_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'gesvdj_2D<double, 16, 1, 16>' to 'gesvdj_2D_double_16_1_16_s'.
Command       ap_set_top_model done; 0.35 sec.
Execute       get_model_list dut -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dut 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_321_1 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       preproc_iomode -model implement 
Execute       preproc_iomode -model implement_Pipeline_VITIS_LOOP_244_4 
Execute       preproc_iomode -model implement_Pipeline_VITIS_LOOP_238_2 
Execute       preproc_iomode -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       preproc_iomode -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       preproc_iomode -model implement_Pipeline_NSort_shift_buf_Loop12 
Execute       preproc_iomode -model implement_Pipeline_NSort_shift_buf_Loop 
Execute       preproc_iomode -model implement_Pipeline_VITIS_LOOP_125_1 
Execute       preproc_iomode -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       preproc_iomode -model gesvdj_2D<double, 16, 1, 16> 
Execute       preproc_iomode -model Jacobi_svd<double, 16, 1, 16> 
Execute       preproc_iomode -model funcDataflow<double, 16, 1, 16>8 
Execute       preproc_iomode -model unrollCol<double, 16, 1, 16>10 
Execute       preproc_iomode -model unrollRow<double, 16, 1, 16>9 
Execute       preproc_iomode -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
Execute       preproc_iomode -model jacobi_rotation_2x2<double, 16> 
Execute       preproc_iomode -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
Execute       preproc_iomode -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
Execute       preproc_iomode -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
Execute       preproc_iomode -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
Execute       preproc_iomode -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       preproc_iomode -model covCoreWrapper<double, 15, 80, 1, 2, 16> 
Execute       preproc_iomode -model covCorePart2<double, 15, 2, 16> 
Execute       preproc_iomode -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
Execute       preproc_iomode -model covCorePart1<double, 15, 80, 1, 2, 16> 
Execute       preproc_iomode -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
Execute       preproc_iomode -model aveImpl<double, 15, 80, 1, 2, 16> 
Execute       preproc_iomode -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
Execute       preproc_iomode -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
Execute       preproc_iomode -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2} {aveImpl<double, 15, 80, 1, 2, 16>} {covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2} {covCorePart1<double, 15, 80, 1, 2, 16>} {covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2} {covCorePart2<double, 15, 2, 16>} {covCoreWrapper<double, 15, 80, 1, 2, 16>} dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1} {jacobi_rotation_2x2<double, 16>} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2} {unrollRow<double, 16, 1, 16>9} {unrollCol<double, 16, 1, 16>10} {funcDataflow<double, 16, 1, 16>8} {Jacobi_svd<double, 16, 1, 16>} {gesvdj_2D<double, 16, 1, 16>} implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 implement_Pipeline_VITIS_LOOP_125_1 implement_Pipeline_NSort_shift_buf_Loop implement_Pipeline_NSort_shift_buf_Loop12 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 implement_Pipeline_VITIS_LOOP_238_2 implement_Pipeline_VITIS_LOOP_244_4 implement dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 dut_Pipeline_VITIS_LOOP_321_1 dut
INFO-FLOW: Configuring Module : aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
Execute       apply_spec_resource_limit aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
INFO-FLOW: Configuring Module : aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
Execute       apply_spec_resource_limit aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
INFO-FLOW: Configuring Module : aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
Execute       apply_spec_resource_limit aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
INFO-FLOW: Configuring Module : aveImpl<double, 15, 80, 1, 2, 16> ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16> 
Execute       apply_spec_resource_limit aveImpl<double, 15, 80, 1, 2, 16> 
INFO-FLOW: Configuring Module : covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 ...
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
Execute       apply_spec_resource_limit covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
INFO-FLOW: Configuring Module : covCorePart1<double, 15, 80, 1, 2, 16> ...
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16> 
Execute       apply_spec_resource_limit covCorePart1<double, 15, 80, 1, 2, 16> 
INFO-FLOW: Configuring Module : covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 ...
Execute       set_default_model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
Execute       apply_spec_resource_limit covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
INFO-FLOW: Configuring Module : covCorePart2<double, 15, 2, 16> ...
Execute       set_default_model covCorePart2<double, 15, 2, 16> 
Execute       apply_spec_resource_limit covCorePart2<double, 15, 2, 16> 
INFO-FLOW: Configuring Module : covCoreWrapper<double, 15, 80, 1, 2, 16> ...
Execute       set_default_model covCoreWrapper<double, 15, 80, 1, 2, 16> 
Execute       apply_spec_resource_limit covCoreWrapper<double, 15, 80, 1, 2, 16> 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
INFO-FLOW: Configuring Module : implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 ...
Execute       set_default_model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       apply_spec_resource_limit implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
INFO-FLOW: Configuring Module : Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
Execute       apply_spec_resource_limit Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
INFO-FLOW: Configuring Module : Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
Execute       apply_spec_resource_limit Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
INFO-FLOW: Configuring Module : Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
Execute       apply_spec_resource_limit Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
INFO-FLOW: Configuring Module : Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
Execute       apply_spec_resource_limit Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
INFO-FLOW: Configuring Module : jacobi_rotation_2x2<double, 16> ...
Execute       set_default_model jacobi_rotation_2x2<double, 16> 
Execute       apply_spec_resource_limit jacobi_rotation_2x2<double, 16> 
INFO-FLOW: Configuring Module : Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
Execute       apply_spec_resource_limit Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
INFO-FLOW: Configuring Module : unrollRow<double, 16, 1, 16>9 ...
Execute       set_default_model unrollRow<double, 16, 1, 16>9 
Execute       apply_spec_resource_limit unrollRow<double, 16, 1, 16>9 
INFO-FLOW: Configuring Module : unrollCol<double, 16, 1, 16>10 ...
Execute       set_default_model unrollCol<double, 16, 1, 16>10 
Execute       apply_spec_resource_limit unrollCol<double, 16, 1, 16>10 
INFO-FLOW: Configuring Module : funcDataflow<double, 16, 1, 16>8 ...
Execute       set_default_model funcDataflow<double, 16, 1, 16>8 
Execute       apply_spec_resource_limit funcDataflow<double, 16, 1, 16>8 
INFO-FLOW: Configuring Module : Jacobi_svd<double, 16, 1, 16> ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16> 
Execute       apply_spec_resource_limit Jacobi_svd<double, 16, 1, 16> 
INFO-FLOW: Configuring Module : gesvdj_2D<double, 16, 1, 16> ...
Execute       set_default_model gesvdj_2D<double, 16, 1, 16> 
Execute       apply_spec_resource_limit gesvdj_2D<double, 16, 1, 16> 
INFO-FLOW: Configuring Module : implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 ...
Execute       set_default_model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       apply_spec_resource_limit implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : implement_Pipeline_VITIS_LOOP_125_1 ...
Execute       set_default_model implement_Pipeline_VITIS_LOOP_125_1 
Execute       apply_spec_resource_limit implement_Pipeline_VITIS_LOOP_125_1 
INFO-FLOW: Configuring Module : implement_Pipeline_NSort_shift_buf_Loop ...
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop 
Execute       apply_spec_resource_limit implement_Pipeline_NSort_shift_buf_Loop 
INFO-FLOW: Configuring Module : implement_Pipeline_NSort_shift_buf_Loop12 ...
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop12 
Execute       apply_spec_resource_limit implement_Pipeline_NSort_shift_buf_Loop12 
INFO-FLOW: Configuring Module : implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 ...
Execute       set_default_model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       apply_spec_resource_limit implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
INFO-FLOW: Configuring Module : implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 ...
Execute       set_default_model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       apply_spec_resource_limit implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
INFO-FLOW: Configuring Module : implement_Pipeline_VITIS_LOOP_238_2 ...
Execute       set_default_model implement_Pipeline_VITIS_LOOP_238_2 
Execute       apply_spec_resource_limit implement_Pipeline_VITIS_LOOP_238_2 
INFO-FLOW: Configuring Module : implement_Pipeline_VITIS_LOOP_244_4 ...
Execute       set_default_model implement_Pipeline_VITIS_LOOP_244_4 
Execute       apply_spec_resource_limit implement_Pipeline_VITIS_LOOP_244_4 
INFO-FLOW: Configuring Module : implement ...
Execute       set_default_model implement 
Execute       apply_spec_resource_limit implement 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_321_1 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Configuring Module : dut ...
Execute       set_default_model dut 
Execute       apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2} {aveImpl<double, 15, 80, 1, 2, 16>} {covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2} {covCorePart1<double, 15, 80, 1, 2, 16>} {covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2} {covCorePart2<double, 15, 2, 16>} {covCoreWrapper<double, 15, 80, 1, 2, 16>} dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1} {jacobi_rotation_2x2<double, 16>} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2} {unrollRow<double, 16, 1, 16>9} {unrollCol<double, 16, 1, 16>10} {funcDataflow<double, 16, 1, 16>8} {Jacobi_svd<double, 16, 1, 16>} {gesvdj_2D<double, 16, 1, 16>} implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 implement_Pipeline_VITIS_LOOP_125_1 implement_Pipeline_NSort_shift_buf_Loop implement_Pipeline_NSort_shift_buf_Loop12 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 implement_Pipeline_VITIS_LOOP_238_2 implement_Pipeline_VITIS_LOOP_244_4 implement dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 dut_Pipeline_VITIS_LOOP_321_1 dut
INFO-FLOW: Preprocessing Module: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
Execute       cdfg_preprocess -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
INFO-FLOW: Preprocessing Module: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
Execute       cdfg_preprocess -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
INFO-FLOW: Preprocessing Module: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
Execute       cdfg_preprocess -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
INFO-FLOW: Preprocessing Module: aveImpl<double, 15, 80, 1, 2, 16> ...
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16> 
Execute       cdfg_preprocess -model aveImpl<double, 15, 80, 1, 2, 16> 
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16> 
INFO-FLOW: Preprocessing Module: covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 ...
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
Execute       cdfg_preprocess -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
Execute       rtl_gen_preprocess covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
INFO-FLOW: Preprocessing Module: covCorePart1<double, 15, 80, 1, 2, 16> ...
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16> 
Execute       cdfg_preprocess -model covCorePart1<double, 15, 80, 1, 2, 16> 
Execute       rtl_gen_preprocess covCorePart1<double, 15, 80, 1, 2, 16> 
INFO-FLOW: Preprocessing Module: covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 ...
Execute       set_default_model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
Execute       cdfg_preprocess -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
Execute       rtl_gen_preprocess covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
INFO-FLOW: Preprocessing Module: covCorePart2<double, 15, 2, 16> ...
Execute       set_default_model covCorePart2<double, 15, 2, 16> 
Execute       cdfg_preprocess -model covCorePart2<double, 15, 2, 16> 
Execute       rtl_gen_preprocess covCorePart2<double, 15, 2, 16> 
INFO-FLOW: Preprocessing Module: covCoreWrapper<double, 15, 80, 1, 2, 16> ...
Execute       set_default_model covCoreWrapper<double, 15, 80, 1, 2, 16> 
Execute       cdfg_preprocess -model covCoreWrapper<double, 15, 80, 1, 2, 16> 
Execute       rtl_gen_preprocess covCoreWrapper<double, 15, 80, 1, 2, 16> 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
INFO-FLOW: Preprocessing Module: implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 ...
Execute       set_default_model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       cdfg_preprocess -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
INFO-FLOW: Preprocessing Module: Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
Execute       cdfg_preprocess -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
INFO-FLOW: Preprocessing Module: Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
Execute       cdfg_preprocess -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
INFO-FLOW: Preprocessing Module: Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
Execute       cdfg_preprocess -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
INFO-FLOW: Preprocessing Module: Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
Execute       cdfg_preprocess -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
INFO-FLOW: Preprocessing Module: jacobi_rotation_2x2<double, 16> ...
Execute       set_default_model jacobi_rotation_2x2<double, 16> 
Execute       cdfg_preprocess -model jacobi_rotation_2x2<double, 16> 
Execute       rtl_gen_preprocess jacobi_rotation_2x2<double, 16> 
INFO-FLOW: Preprocessing Module: Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
Execute       cdfg_preprocess -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
INFO-FLOW: Preprocessing Module: unrollRow<double, 16, 1, 16>9 ...
Execute       set_default_model unrollRow<double, 16, 1, 16>9 
Execute       cdfg_preprocess -model unrollRow<double, 16, 1, 16>9 
Execute       rtl_gen_preprocess unrollRow<double, 16, 1, 16>9 
INFO-FLOW: Preprocessing Module: unrollCol<double, 16, 1, 16>10 ...
Execute       set_default_model unrollCol<double, 16, 1, 16>10 
Execute       cdfg_preprocess -model unrollCol<double, 16, 1, 16>10 
Execute       rtl_gen_preprocess unrollCol<double, 16, 1, 16>10 
INFO-FLOW: Preprocessing Module: funcDataflow<double, 16, 1, 16>8 ...
Execute       set_default_model funcDataflow<double, 16, 1, 16>8 
Execute       cdfg_preprocess -model funcDataflow<double, 16, 1, 16>8 
Execute       rtl_gen_preprocess funcDataflow<double, 16, 1, 16>8 
INFO-FLOW: Preprocessing Module: Jacobi_svd<double, 16, 1, 16> ...
Execute       set_default_model Jacobi_svd<double, 16, 1, 16> 
Execute       cdfg_preprocess -model Jacobi_svd<double, 16, 1, 16> 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16> 
INFO-FLOW: Preprocessing Module: gesvdj_2D<double, 16, 1, 16> ...
Execute       set_default_model gesvdj_2D<double, 16, 1, 16> 
Execute       cdfg_preprocess -model gesvdj_2D<double, 16, 1, 16> 
Execute       rtl_gen_preprocess gesvdj_2D<double, 16, 1, 16> 
INFO-FLOW: Preprocessing Module: implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 ...
Execute       set_default_model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       cdfg_preprocess -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: implement_Pipeline_VITIS_LOOP_125_1 ...
Execute       set_default_model implement_Pipeline_VITIS_LOOP_125_1 
Execute       cdfg_preprocess -model implement_Pipeline_VITIS_LOOP_125_1 
Execute       rtl_gen_preprocess implement_Pipeline_VITIS_LOOP_125_1 
INFO-FLOW: Preprocessing Module: implement_Pipeline_NSort_shift_buf_Loop ...
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop 
Execute       cdfg_preprocess -model implement_Pipeline_NSort_shift_buf_Loop 
Execute       rtl_gen_preprocess implement_Pipeline_NSort_shift_buf_Loop 
INFO-FLOW: Preprocessing Module: implement_Pipeline_NSort_shift_buf_Loop12 ...
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop12 
Execute       cdfg_preprocess -model implement_Pipeline_NSort_shift_buf_Loop12 
Execute       rtl_gen_preprocess implement_Pipeline_NSort_shift_buf_Loop12 
INFO-FLOW: Preprocessing Module: implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 ...
Execute       set_default_model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       cdfg_preprocess -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       rtl_gen_preprocess implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
INFO-FLOW: Preprocessing Module: implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 ...
Execute       set_default_model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       cdfg_preprocess -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       rtl_gen_preprocess implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
INFO-FLOW: Preprocessing Module: implement_Pipeline_VITIS_LOOP_238_2 ...
Execute       set_default_model implement_Pipeline_VITIS_LOOP_238_2 
Execute       cdfg_preprocess -model implement_Pipeline_VITIS_LOOP_238_2 
Execute       rtl_gen_preprocess implement_Pipeline_VITIS_LOOP_238_2 
INFO-FLOW: Preprocessing Module: implement_Pipeline_VITIS_LOOP_244_4 ...
Execute       set_default_model implement_Pipeline_VITIS_LOOP_244_4 
Execute       cdfg_preprocess -model implement_Pipeline_VITIS_LOOP_244_4 
Execute       rtl_gen_preprocess implement_Pipeline_VITIS_LOOP_244_4 
INFO-FLOW: Preprocessing Module: implement ...
Execute       set_default_model implement 
Execute       cdfg_preprocess -model implement 
Execute       rtl_gen_preprocess implement 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_321_1 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Preprocessing Module: dut ...
Execute       set_default_model dut 
Execute       cdfg_preprocess -model dut 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2} {aveImpl<double, 15, 80, 1, 2, 16>} {covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2} {covCorePart1<double, 15, 80, 1, 2, 16>} {covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2} {covCorePart2<double, 15, 2, 16>} {covCoreWrapper<double, 15, 80, 1, 2, 16>} dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1} {jacobi_rotation_2x2<double, 16>} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2} {unrollRow<double, 16, 1, 16>9} {unrollCol<double, 16, 1, 16>10} {funcDataflow<double, 16, 1, 16>8} {Jacobi_svd<double, 16, 1, 16>} {gesvdj_2D<double, 16, 1, 16>} implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 implement_Pipeline_VITIS_LOOP_125_1 implement_Pipeline_NSort_shift_buf_Loop implement_Pipeline_NSort_shift_buf_Loop12 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 implement_Pipeline_VITIS_LOOP_238_2 implement_Pipeline_VITIS_LOOP_244_4 implement dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 dut_Pipeline_VITIS_LOOP_321_1 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
Execute       schedule -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_283_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 569.996 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.sched.adb -f 
INFO-FLOW: Finish scheduling aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1.
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
Execute       bind -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 571.137 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.bind.adb -f 
INFO-FLOW: Finish binding aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
Execute       schedule -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_a1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'loop_a1'
WARNING: [HLS 200-871] Estimated clock period (2.767 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1' consists of the following:
	'store' operation 0 bit ('j_write_ln293', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:293) of constant 0 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:293 [18]  (0.387 ns)
	'load' operation 31 bit ('j') on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:293 [21]  (0.000 ns)
	'add' operation 11 bit ('add_ln300_2', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300) [28]  (0.735 ns)
	'getelementptr' operation 11 bit ('input_r_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300) [30]  (0.000 ns)
	'load' operation 64 bit ('input_r_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300) on array 'input_r' [37]  (1.645 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 571.531 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.sched.adb -f 
INFO-FLOW: Finish scheduling aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1.
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
Execute       bind -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 571.676 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.bind.adb -f 
INFO-FLOW: Finish binding aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
Execute       schedule -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_a2'.
WARNING: [HLS 200-885] The II Violation in module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2' (loop 'loop_a2'): Unable to schedule 'load' operation 64 bit ('input_r_load_3', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:334) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'loop_a2'
WARNING: [HLS 200-871] Estimated clock period (2.767 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2' consists of the following:
	'store' operation 0 bit ('j_write_ln328', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:328) of constant 0 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:328 [16]  (0.387 ns)
	'load' operation 31 bit ('j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:334) on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:328 [19]  (0.000 ns)
	'add' operation 11 bit ('add_ln334_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:334) [29]  (0.735 ns)
	'getelementptr' operation 11 bit ('input_r_addr_3', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:334) [31]  (0.000 ns)
	'load' operation 64 bit ('input_r_load_3', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:334) on array 'input_r' [42]  (1.645 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.154 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 572.102 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.sched.adb -f 
INFO-FLOW: Finish scheduling aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2.
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
Execute       bind -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 572.125 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.bind.adb -f 
INFO-FLOW: Finish binding aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aveImpl_double_15_80_1_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16> 
Execute       schedule -model aveImpl<double, 15, 80, 1, 2, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 573.668 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling aveImpl<double, 15, 80, 1, 2, 16>.
Execute       set_default_model aveImpl<double, 15, 80, 1, 2, 16> 
Execute       bind -model aveImpl<double, 15, 80, 1, 2, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'values' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'values_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 574.371 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.bind.adb -f 
INFO-FLOW: Finish binding aveImpl<double, 15, 80, 1, 2, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
Execute       schedule -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_c2'.
WARNING: [HLS 200-885] The II Violation in module 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2' (loop 'loop_c2'): Unable to schedule 'load' operation 64 bit ('input_r_load_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'loop_c2'
WARNING: [HLS 200-871] Estimated clock period (2.767 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2' consists of the following:
	'store' operation 0 bit ('k_write_ln201', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:201) of constant 0 on local variable 'k', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:201 [30]  (0.387 ns)
	'load' operation 31 bit ('k') on local variable 'k', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:201 [33]  (0.000 ns)
	'add' operation 11 bit ('add_ln206_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206) [40]  (0.735 ns)
	'getelementptr' operation 11 bit ('input_r_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206) [42]  (0.000 ns)
	'load' operation 64 bit ('input_r_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206) on array 'input_r' [56]  (1.645 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 575.195 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.sched.adb -f 
INFO-FLOW: Finish scheduling covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2.
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
Execute       bind -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 575.418 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.bind.adb -f 
INFO-FLOW: Finish binding covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covCorePart1_double_15_80_1_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16> 
Execute       schedule -model covCorePart1<double, 15, 80, 1, 2, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 575.625 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling covCorePart1<double, 15, 80, 1, 2, 16>.
Execute       set_default_model covCorePart1<double, 15, 80, 1, 2, 16> 
Execute       bind -model covCorePart1<double, 15, 80, 1, 2, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 575.855 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.bind.adb -f 
INFO-FLOW: Finish binding covCorePart1<double, 15, 80, 1, 2, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
Execute       schedule -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_2'.
WARNING: [HLS 200-880] The II Violation in module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' (loop 'VITIS_LOOP_245_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('outCovMatrix_addr_1_write_ln256', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:256) of variable 'mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255 on array 'outCovMatrix' and 'store' operation 0 bit ('outCovMatrix_addr_write_ln255', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255) of variable 'mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255 on array 'outCovMatrix'.
WARNING: [HLS 200-880] The II Violation in module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' (loop 'VITIS_LOOP_245_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('outCovMatrix_addr_3_write_ln256', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:256) of variable 'mul16_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255 on array 'outCovMatrix' and 'store' operation 0 bit ('outCovMatrix_addr_write_ln255', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255) of variable 'mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255 on array 'outCovMatrix'.
WARNING: [HLS 200-880] The II Violation in module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' (loop 'VITIS_LOOP_245_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('outCovMatrix_addr_3_write_ln256', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:256) of variable 'mul16_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255 on array 'outCovMatrix' and 'store' operation 0 bit ('outCovMatrix_addr_write_ln255', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255) of variable 'mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255 on array 'outCovMatrix'.
WARNING: [HLS 200-880] The II Violation in module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' (loop 'VITIS_LOOP_245_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('values2Strm_0_read_4', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) on port 'values2Strm_0' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) and fifo read operation ('values2Strm_0_read', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) on port 'values2Strm_0' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251).
WARNING: [HLS 200-880] The II Violation in module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' (loop 'VITIS_LOOP_245_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('values2Strm_0_read_11', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) on port 'values2Strm_0' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) and fifo read operation ('values2Strm_0_read', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) on port 'values2Strm_0' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251).
WARNING: [HLS 200-880] The II Violation in module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' (loop 'VITIS_LOOP_245_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('values2Strm_0_read_15', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) on port 'values2Strm_0' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) and fifo read operation ('values2Strm_0_read', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251) on port 'values2Strm_0' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 149, loop 'VITIS_LOOP_245_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.347 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 578.477 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.sched.adb -f 
INFO-FLOW: Finish scheduling covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2.
Execute       set_default_model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
Execute       bind -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 578.773 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.bind.adb -f 
INFO-FLOW: Finish binding covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covCorePart2_double_15_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model covCorePart2<double, 15, 2, 16> 
Execute       schedule -model covCorePart2<double, 15, 2, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 578.812 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling covCorePart2<double, 15, 2, 16>.
Execute       set_default_model covCorePart2<double, 15, 2, 16> 
Execute       bind -model covCorePart2<double, 15, 2, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 579.168 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.bind.adb -f 
INFO-FLOW: Finish binding covCorePart2<double, 15, 2, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covCoreWrapper_double_15_80_1_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model covCoreWrapper<double, 15, 80, 1, 2, 16> 
Execute       schedule -model covCoreWrapper<double, 15, 80, 1, 2, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 579.254 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling covCoreWrapper<double, 15, 80, 1, 2, 16>.
Execute       set_default_model covCoreWrapper<double, 15, 80, 1, 2, 16> 
Execute       bind -model covCoreWrapper<double, 15, 80, 1, 2, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 579.516 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.bind.adb -f 
INFO-FLOW: Finish binding covCoreWrapper<double, 15, 80, 1, 2, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln280) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_1_VITIS_LOOP_278_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_277_1_VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 580.102 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command       syn_report done; 0.381 sec.
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       bind -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 580.266 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       schedule -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'Loop_init_A_VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'Loop_init_A_VITIS_LOOP_91_1'
WARNING: [HLS 200-871] Estimated clock period (2.466 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1' consists of the following:
	'store' operation 0 bit ('j_write_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) of constant 0 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 [14]  (0.387 ns)
	'load' operation 5 bit ('j_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) [27]  (0.707 ns)
	'select' operation 5 bit ('select_ln89', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174) [28]  (0.278 ns)
	'add' operation 5 bit ('add_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) [74]  (0.707 ns)
	'store' operation 0 bit ('j_write_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) of variable 'add_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 [77]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.214 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 580.840 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.
Execute       set_default_model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       bind -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 580.961 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
Execute       schedule -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_142_1'
WARNING: [HLS 200-871] Estimated clock period (2.463 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1' consists of the following:
	'store' operation 0 bit ('i_write_ln142', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:142->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) of constant 0 on local variable 'i', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:142->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966 [8]  (0.387 ns)
	'load' operation 31 bit ('i', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:142->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) on local variable 'i', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:142->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln142', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:142->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) [13]  (0.880 ns)
	'store' operation 0 bit ('tmpOrder_addr_write_ln145', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:145->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) of variable 'sub_ln145', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:145->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966 on array 'tmpOrder' [23]  (1.196 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 581.367 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.sched.adb -f 
INFO-FLOW: Finish scheduling Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1.
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
Execute       bind -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 581.367 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.bind.adb -f 
INFO-FLOW: Finish binding Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_precal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
Execute       schedule -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_precal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop_precal'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 581.504 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.sched.adb -f 
INFO-FLOW: Finish scheduling Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal.
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
Execute       bind -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 581.504 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.bind.adb -f 
INFO-FLOW: Finish binding Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
Execute       schedule -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_cal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_cal'
WARNING: [HLS 200-871] Estimated clock period (2.457 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_cal' consists of the following:
	'store' operation 0 bit ('j_1_write_ln172', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:172->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) of constant 1 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:172->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966 [10]  (0.387 ns)
	'load' operation 31 bit ('j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:175->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:172->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966 [14]  (0.000 ns)
	'add' operation 31 bit ('add_ln175', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:175->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) [23]  (0.874 ns)
	'getelementptr' operation 4 bit ('tmpOrder_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:175->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) [25]  (0.000 ns)
	'load' operation 32 bit ('tmp4', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:175->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:966) on array 'tmpOrder' [26]  (1.196 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 582.012 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.sched.adb -f 
INFO-FLOW: Finish scheduling Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal.
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
Execute       bind -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 582.012 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.bind.adb -f 
INFO-FLOW: Finish binding Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
Execute       schedule -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1005_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_1005_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 582.066 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.sched.adb -f 
INFO-FLOW: Finish scheduling Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1.
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
Execute       bind -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 582.188 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.bind.adb -f 
INFO-FLOW: Finish binding Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jacobi_rotation_2x2_double_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jacobi_rotation_2x2<double, 16> 
Execute       schedule -model jacobi_rotation_2x2<double, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'jacobi_rotation_2x2<double, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 133, function 'jacobi_rotation_2x2<double, 16>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 583.512 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling jacobi_rotation_2x2<double, 16>.
Execute       set_default_model jacobi_rotation_2x2<double, 16> 
Execute       bind -model jacobi_rotation_2x2<double, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 584.125 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.bind.adb -f 
INFO-FLOW: Finish binding jacobi_rotation_2x2<double, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
Execute       schedule -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'Loop_jacobi2x2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 139, loop 'Loop_jacobi2x2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.179 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 587.664 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.sched.adb -f 
INFO-FLOW: Finish scheduling Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2.
Execute       set_default_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
Execute       bind -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 590.008 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.bind.adb -f 
INFO-FLOW: Finish binding Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unrollRow_double_16_1_16_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model unrollRow<double, 16, 1, 16>9 
Execute       schedule -model unrollRow<double, 16, 1, 16>9 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Inner_Mul_Loop_Inner_Mul111'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 26, loop 'Loop_Inner_Mul_Loop_Inner_Mul111'
WARNING: [HLS 200-871] Estimated clock period (2.541 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'unrollRow_double_16_1_16_9' consists of the following:
	'store' operation 0 bit ('tmpSumCS_write_ln592', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592) of constant 0 on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592 [13]  (0.387 ns)
	'load' operation 4 bit ('tmpSumCS_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566) on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln566', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566) [26]  (0.708 ns)
	'select' operation 4 bit ('select_ln564', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564) [27]  (0.351 ns)
	'add' operation 4 bit ('add_ln566', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566) [148]  (0.708 ns)
	'store' operation 0 bit ('tmpSumCS_write_ln592', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592) of variable 'add_ln566', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566 on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592 [151]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.317 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 591.609 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.sched.adb -f 
INFO-FLOW: Finish scheduling unrollRow<double, 16, 1, 16>9.
Execute       set_default_model unrollRow<double, 16, 1, 16>9 
Execute       bind -model unrollRow<double, 16, 1, 16>9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 591.734 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.bind.adb -f 
INFO-FLOW: Finish binding unrollRow<double, 16, 1, 16>9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unrollCol_double_16_1_16_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model unrollCol<double, 16, 1, 16>10 
Execute       schedule -model unrollCol<double, 16, 1, 16>10 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Inner_Mul33_Loop_Inner_Mul333'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 26, loop 'Loop_Inner_Mul33_Loop_Inner_Mul333'
WARNING: [HLS 200-871] Estimated clock period (2.541 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'unrollCol_double_16_1_16_10' consists of the following:
	'store' operation 0 bit ('tmpSumCS_write_ln264', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264) of constant 0 on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264 [13]  (0.387 ns)
	'load' operation 4 bit ('tmpSumCS_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238) on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln238', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238) [26]  (0.708 ns)
	'select' operation 4 bit ('select_ln236', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236) [27]  (0.351 ns)
	'add' operation 4 bit ('add_ln238', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238) [143]  (0.708 ns)
	'store' operation 0 bit ('tmpSumCS_write_ln264', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264) of variable 'add_ln238', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238 on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264 [146]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.339 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 592.680 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.sched.adb -f 
INFO-FLOW: Finish scheduling unrollCol<double, 16, 1, 16>10.
Execute       set_default_model unrollCol<double, 16, 1, 16>10 
Execute       bind -model unrollCol<double, 16, 1, 16>10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 593.234 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.bind.adb -f 
INFO-FLOW: Finish binding unrollCol<double, 16, 1, 16>10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'funcDataflow_double_16_1_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model funcDataflow<double, 16, 1, 16>8 
Execute       schedule -model funcDataflow<double, 16, 1, 16>8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_883_2_VITIS_LOOP_887_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_883_2_VITIS_LOOP_887_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 593.578 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.sched.adb -f 
INFO-FLOW: Finish scheduling funcDataflow<double, 16, 1, 16>8.
Execute       set_default_model funcDataflow<double, 16, 1, 16>8 
Execute       bind -model funcDataflow<double, 16, 1, 16>8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 593.914 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.bind.adb -f 
INFO-FLOW: Finish binding funcDataflow<double, 16, 1, 16>8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Jacobi_svd_double_16_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Jacobi_svd<double, 16, 1, 16> 
Execute       schedule -model Jacobi_svd<double, 16, 1, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 594.578 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling Jacobi_svd<double, 16, 1, 16>.
Execute       set_default_model Jacobi_svd<double, 16, 1, 16> 
Execute       bind -model Jacobi_svd<double, 16, 1, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'tmpOrder' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 595.207 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.bind.adb -f 
INFO-FLOW: Finish binding Jacobi_svd<double, 16, 1, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gesvdj_2D_double_16_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gesvdj_2D<double, 16, 1, 16> 
Execute       schedule -model gesvdj_2D<double, 16, 1, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'Loop_init_I_Loop_init_J'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Loop_init_I_Loop_init_J'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 595.430 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling gesvdj_2D<double, 16, 1, 16>.
Execute       set_default_model gesvdj_2D<double, 16, 1, 16> 
Execute       bind -model gesvdj_2D<double, 16, 1, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 595.551 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.bind.adb -f 
INFO-FLOW: Finish binding gesvdj_2D<double, 16, 1, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       schedule -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln119) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'Loop_postcal_VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop_postcal_VITIS_LOOP_113_2'
WARNING: [HLS 200-871] Estimated clock period (2.496 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2' consists of the following:
	'store' operation 0 bit ('j_1_write_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) of constant 0 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 [16]  (0.387 ns)
	'load' operation 5 bit ('j_1_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) [29]  (0.707 ns)
	'select' operation 5 bit ('select_ln112', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174) [30]  (0.278 ns)
	'add' operation 5 bit ('add_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) [71]  (0.707 ns)
	'store' operation 0 bit ('j_1_write_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) of variable 'add_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 [74]  (0.387 ns)
	blocking operation 0.02975 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 596.496 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.
Execute       set_default_model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       bind -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 596.496 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_VITIS_LOOP_125_1 
Execute       schedule -model implement_Pipeline_VITIS_LOOP_125_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln126_1', ./pca.hpp:126->./pca.hpp:189)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln126_1', ./pca.hpp:126->./pca.hpp:189)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln126_1', ./pca.hpp:126->./pca.hpp:189)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.194 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 596.539 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_VITIS_LOOP_125_1.
Execute       set_default_model implement_Pipeline_VITIS_LOOP_125_1 
Execute       bind -model implement_Pipeline_VITIS_LOOP_125_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 596.551 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_VITIS_LOOP_125_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_NSort_shift_buf_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop 
Execute       schedule -model implement_Pipeline_NSort_shift_buf_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NSort_shift_buf_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'NSort_shift_buf_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 596.902 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_NSort_shift_buf_Loop.
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop 
Execute       bind -model implement_Pipeline_NSort_shift_buf_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 596.906 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_NSort_shift_buf_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_NSort_shift_buf_Loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop12 
Execute       schedule -model implement_Pipeline_NSort_shift_buf_Loop12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NSort_shift_buf_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'NSort_shift_buf_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 597.035 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_NSort_shift_buf_Loop12.
Execute       set_default_model implement_Pipeline_NSort_shift_buf_Loop12 
Execute       bind -model implement_Pipeline_NSort_shift_buf_Loop12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 597.035 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_NSort_shift_buf_Loop12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       schedule -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln162) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PCA_filtermat_loop_VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'PCA_filtermat_loop_VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 597.281 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.
Execute       set_default_model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       bind -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 597.391 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       schedule -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 39, loop 'PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 598.070 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.
Execute       set_default_model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       bind -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 598.070 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_VITIS_LOOP_238_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_VITIS_LOOP_238_2 
Execute       schedule -model implement_Pipeline_VITIS_LOOP_238_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_238_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 598.453 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_VITIS_LOOP_238_2.
Execute       set_default_model implement_Pipeline_VITIS_LOOP_238_2 
Execute       bind -model implement_Pipeline_VITIS_LOOP_238_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 598.629 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_VITIS_LOOP_238_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement_Pipeline_VITIS_LOOP_244_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement_Pipeline_VITIS_LOOP_244_4 
Execute       schedule -model implement_Pipeline_VITIS_LOOP_244_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_244_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 598.953 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.sched.adb -f 
INFO-FLOW: Finish scheduling implement_Pipeline_VITIS_LOOP_244_4.
Execute       set_default_model implement_Pipeline_VITIS_LOOP_244_4 
Execute       bind -model implement_Pipeline_VITIS_LOOP_244_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 599.195 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.bind.adb -f 
INFO-FLOW: Finish binding implement_Pipeline_VITIS_LOOP_244_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'implement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model implement 
Execute       schedule -model implement 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 599.688 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.sched.adb -f 
INFO-FLOW: Finish scheduling implement.
Execute       set_default_model implement 
Execute       bind -model implement 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 600.070 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.bind.adb -f 
INFO-FLOW: Finish binding implement.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_350_2_VITIS_LOOP_351_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_350_2_VITIS_LOOP_351_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 600.574 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       bind -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 601.402 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_321_1 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_321_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 601.641 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_321_1.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_321_1 
Execute       bind -model dut_Pipeline_VITIS_LOOP_321_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 601.934 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_321_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut 
Execute       schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 602.902 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.verbose.sched.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute       set_default_model dut 
Execute       bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 603.191 MB.
Execute       syn_report -verbosereport -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.verbose.bind.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 
Execute       rtl_gen_preprocess aveImpl<double, 15, 80, 1, 2, 16> 
Execute       rtl_gen_preprocess covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 
Execute       rtl_gen_preprocess covCorePart1<double, 15, 80, 1, 2, 16> 
Execute       rtl_gen_preprocess covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 
Execute       rtl_gen_preprocess covCorePart2<double, 15, 2, 16> 
Execute       rtl_gen_preprocess covCoreWrapper<double, 15, 80, 1, 2, 16> 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       rtl_gen_preprocess implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 
Execute       rtl_gen_preprocess jacobi_rotation_2x2<double, 16> 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 
Execute       rtl_gen_preprocess unrollRow<double, 16, 1, 16>9 
Execute       rtl_gen_preprocess unrollCol<double, 16, 1, 16>10 
Execute       rtl_gen_preprocess funcDataflow<double, 16, 1, 16>8 
Execute       rtl_gen_preprocess Jacobi_svd<double, 16, 1, 16> 
Execute       rtl_gen_preprocess gesvdj_2D<double, 16, 1, 16> 
Execute       rtl_gen_preprocess implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess implement_Pipeline_VITIS_LOOP_125_1 
Execute       rtl_gen_preprocess implement_Pipeline_NSort_shift_buf_Loop 
Execute       rtl_gen_preprocess implement_Pipeline_NSort_shift_buf_Loop12 
Execute       rtl_gen_preprocess implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       rtl_gen_preprocess implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       rtl_gen_preprocess implement_Pipeline_VITIS_LOOP_238_2 
Execute       rtl_gen_preprocess implement_Pipeline_VITIS_LOOP_244_4 
Execute       rtl_gen_preprocess implement 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2} {aveImpl<double, 15, 80, 1, 2, 16>} {covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2} {covCorePart1<double, 15, 80, 1, 2, 16>} {covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2} {covCorePart2<double, 15, 2, 16>} {covCoreWrapper<double, 15, 80, 1, 2, 16>} dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1} {jacobi_rotation_2x2<double, 16>} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2} {unrollRow<double, 16, 1, 16>9} {unrollCol<double, 16, 1, 16>10} {funcDataflow<double, 16, 1, 16>8} {Jacobi_svd<double, 16, 1, 16>} {gesvdj_2D<double, 16, 1, 16>} implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 implement_Pipeline_VITIS_LOOP_125_1 implement_Pipeline_NSort_shift_buf_Loop implement_Pipeline_NSort_shift_buf_Loop12 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 implement_Pipeline_VITIS_LOOP_238_2 implement_Pipeline_VITIS_LOOP_244_4 implement dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 dut_Pipeline_VITIS_LOOP_321_1 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 604.504 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 
Execute       syn_report -csynth -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.adb 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1' pipeline 'loop_a1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1'.
Command       create_rtl_model done; 0.143 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 606.965 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 
Execute       syn_report -csynth -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.adb 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2' pipeline 'loop_a2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 608.137 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 
Execute       syn_report -csynth -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.adb 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aveImpl_double_15_80_1_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aveImpl<double, 15, 80, 1, 2, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aveImpl_double_15_80_1_2_16_s'.
INFO: [RTMG 210-278] Implementing memory 'dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
Command       create_rtl_model done; 0.303 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 611.863 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16> -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_aveImpl_double_15_80_1_2_16_s 
Execute       gen_rtl aveImpl<double, 15, 80, 1, 2, 16> -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_aveImpl_double_15_80_1_2_16_s 
Execute       syn_report -csynth -model aveImpl<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_s_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model aveImpl<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/aveImpl_double_15_80_1_2_16_s_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model aveImpl<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16> -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.adb 
Execute       db_write -model aveImpl<double, 15, 80, 1, 2, 16> -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aveImpl<double, 15, 80, 1, 2, 16> -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2' pipeline 'loop_c2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 615.090 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 
Execute       gen_rtl covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 
Execute       syn_report -csynth -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.adb 
Execute       db_write -model covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covCorePart1_double_15_80_1_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model covCorePart1<double, 15, 80, 1, 2, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'covCorePart1_double_15_80_1_2_16_s'.
INFO: [RTMG 210-278] Implementing memory 'dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 617.043 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl covCorePart1<double, 15, 80, 1, 2, 16> -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_covCorePart1_double_15_80_1_2_16_s 
Execute       gen_rtl covCorePart1<double, 15, 80, 1, 2, 16> -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_covCorePart1_double_15_80_1_2_16_s 
Execute       syn_report -csynth -model covCorePart1<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart1_double_15_80_1_2_16_s_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model covCorePart1<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart1_double_15_80_1_2_16_s_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model covCorePart1<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model covCorePart1<double, 15, 80, 1, 2, 16> -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.adb 
Execute       db_write -model covCorePart1<double, 15, 80, 1, 2, 16> -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info covCorePart1<double, 15, 80, 1, 2, 16> -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' pipeline 'VITIS_LOOP_245_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 620.320 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 
Execute       gen_rtl covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 
Execute       syn_report -csynth -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.adb 
Execute       db_write -model covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covCorePart2_double_15_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model covCorePart2<double, 15, 2, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'covCorePart2_double_15_2_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 623.566 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl covCorePart2<double, 15, 2, 16> -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_covCorePart2_double_15_2_16_s 
Execute       gen_rtl covCorePart2<double, 15, 2, 16> -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_covCorePart2_double_15_2_16_s 
Execute       syn_report -csynth -model covCorePart2<double, 15, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart2_double_15_2_16_s_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model covCorePart2<double, 15, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCorePart2_double_15_2_16_s_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model covCorePart2<double, 15, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model covCorePart2<double, 15, 2, 16> -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.adb 
Execute       db_write -model covCorePart2<double, 15, 2, 16> -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info covCorePart2<double, 15, 2, 16> -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covCoreWrapper_double_15_80_1_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model covCoreWrapper<double, 15, 80, 1, 2, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'covCoreWrapper_double_15_80_1_2_16_s'.
INFO: [RTMG 210-285] Implementing FIFO 'values2Strm_U(dut_fifo_w64_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'values2Strm_1_U(dut_fifo_w64_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(dut_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(dut_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_covCorePart2_double_15_2_16_U0_U(dut_start_for_covCorePart2_double_15_2_16_U0)' using Shift Registers.
Command       create_rtl_model done; 0.186 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 624.883 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl covCoreWrapper<double, 15, 80, 1, 2, 16> -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_covCoreWrapper_double_15_80_1_2_16_s 
Execute       gen_rtl covCoreWrapper<double, 15, 80, 1, 2, 16> -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_covCoreWrapper_double_15_80_1_2_16_s 
Execute       syn_report -csynth -model covCoreWrapper<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCoreWrapper_double_15_80_1_2_16_s_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model covCoreWrapper<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/covCoreWrapper_double_15_80_1_2_16_s_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model covCoreWrapper<double, 15, 80, 1, 2, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model covCoreWrapper<double, 15, 80, 1, 2, 16> -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.adb 
Execute       db_write -model covCoreWrapper<double, 15, 80, 1, 2, 16> -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info covCoreWrapper<double, 15, 80, 1, 2, 16> -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_277_1_VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 625.457 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1' pipeline 'Loop_init_A_VITIS_LOOP_91_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 626.797 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       gen_rtl implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
Execute       syn_report -csynth -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.adb 
Execute       db_write -model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 628.336 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 
Execute       syn_report -csynth -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.adb 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_precal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_precal' pipeline 'Loop_precal' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Jacobi_svd_double_16_1_16_Pipeline_Loop_precal'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 628.914 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal 
Execute       syn_report -csynth -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.adb 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_cal' pipeline 'Loop_cal' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Jacobi_svd_double_16_1_16_Pipeline_Loop_cal'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.213 seconds; current allocated memory: 630.117 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal 
Execute       syn_report -csynth -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.adb 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1' pipeline 'VITIS_LOOP_1005_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 630.863 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 
Execute       syn_report -csynth -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.adb 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jacobi_rotation_2x2_double_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model jacobi_rotation_2x2<double, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'jacobi_rotation_2x2_double_16_s' is 27288 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_6_no_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_6_no_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jacobi_rotation_2x2_double_16_s'.
Command       create_rtl_model done; 0.331 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 635.473 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl jacobi_rotation_2x2<double, 16> -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_jacobi_rotation_2x2_double_16_s 
Execute       gen_rtl jacobi_rotation_2x2<double, 16> -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_jacobi_rotation_2x2_double_16_s 
Execute       syn_report -csynth -model jacobi_rotation_2x2<double, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/jacobi_rotation_2x2_double_16_s_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model jacobi_rotation_2x2<double, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/jacobi_rotation_2x2_double_16_s_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model jacobi_rotation_2x2<double, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model jacobi_rotation_2x2<double, 16> -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.adb 
Execute       db_write -model jacobi_rotation_2x2<double, 16> -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info jacobi_rotation_2x2<double, 16> -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2' pipeline 'Loop_jacobi2x2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2' is 27867 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp260) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp252) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2'.
Command       create_rtl_model done; 1.091 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 661.746 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 
Execute       syn_report -csynth -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.adb 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unrollRow_double_16_1_16_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model unrollRow<double, 16, 1, 16>9 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unrollRow_double_16_1_16_9' pipeline 'Loop_Inner_Mul_Loop_Inner_Mul111' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_6_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'unrollRow_double_16_1_16_9'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 666.496 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl unrollRow<double, 16, 1, 16>9 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_unrollRow_double_16_1_16_9 
Execute       gen_rtl unrollRow<double, 16, 1, 16>9 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_unrollRow_double_16_1_16_9 
Execute       syn_report -csynth -model unrollRow<double, 16, 1, 16>9 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/unrollRow_double_16_1_16_9_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model unrollRow<double, 16, 1, 16>9 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/unrollRow_double_16_1_16_9_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model unrollRow<double, 16, 1, 16>9 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model unrollRow<double, 16, 1, 16>9 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.adb 
Execute       db_write -model unrollRow<double, 16, 1, 16>9 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info unrollRow<double, 16, 1, 16>9 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unrollCol_double_16_1_16_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model unrollCol<double, 16, 1, 16>10 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unrollCol_double_16_1_16_10' pipeline 'Loop_Inner_Mul33_Loop_Inner_Mul333' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_6_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'unrollCol_double_16_1_16_10'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 668.641 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl unrollCol<double, 16, 1, 16>10 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_unrollCol_double_16_1_16_10 
Execute       gen_rtl unrollCol<double, 16, 1, 16>10 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_unrollCol_double_16_1_16_10 
Execute       syn_report -csynth -model unrollCol<double, 16, 1, 16>10 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/unrollCol_double_16_1_16_10_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model unrollCol<double, 16, 1, 16>10 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/unrollCol_double_16_1_16_10_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model unrollCol<double, 16, 1, 16>10 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model unrollCol<double, 16, 1, 16>10 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.adb 
Execute       db_write -model unrollCol<double, 16, 1, 16>10 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info unrollCol<double, 16, 1, 16>10 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'funcDataflow_double_16_1_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model funcDataflow<double, 16, 1, 16>8 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'funcDataflow_double_16_1_16_8'.
INFO: [RTMG 210-278] Implementing memory 'dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 671.844 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl funcDataflow<double, 16, 1, 16>8 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_funcDataflow_double_16_1_16_8 
Execute       gen_rtl funcDataflow<double, 16, 1, 16>8 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_funcDataflow_double_16_1_16_8 
Execute       syn_report -csynth -model funcDataflow<double, 16, 1, 16>8 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/funcDataflow_double_16_1_16_8_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model funcDataflow<double, 16, 1, 16>8 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/funcDataflow_double_16_1_16_8_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model funcDataflow<double, 16, 1, 16>8 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model funcDataflow<double, 16, 1, 16>8 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.adb 
Execute       db_write -model funcDataflow<double, 16, 1, 16>8 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info funcDataflow<double, 16, 1, 16>8 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Jacobi_svd_double_16_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Jacobi_svd<double, 16, 1, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Jacobi_svd_double_16_1_16_s'.
INFO: [RTMG 210-278] Implementing memory 'dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W' using block RAMs.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 675.023 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16> -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_Jacobi_svd_double_16_1_16_s 
Execute       gen_rtl Jacobi_svd<double, 16, 1, 16> -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_Jacobi_svd_double_16_1_16_s 
Execute       syn_report -csynth -model Jacobi_svd<double, 16, 1, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_s_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model Jacobi_svd<double, 16, 1, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/Jacobi_svd_double_16_1_16_s_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model Jacobi_svd<double, 16, 1, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16> -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.adb 
Execute       db_write -model Jacobi_svd<double, 16, 1, 16> -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Jacobi_svd<double, 16, 1, 16> -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gesvdj_2D_double_16_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model gesvdj_2D<double, 16, 1, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gesvdj_2D_double_16_1_16_s'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 677.934 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl gesvdj_2D<double, 16, 1, 16> -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_gesvdj_2D_double_16_1_16_s 
Execute       gen_rtl gesvdj_2D<double, 16, 1, 16> -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_gesvdj_2D_double_16_1_16_s 
Execute       syn_report -csynth -model gesvdj_2D<double, 16, 1, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/gesvdj_2D_double_16_1_16_s_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model gesvdj_2D<double, 16, 1, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/gesvdj_2D_double_16_1_16_s_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model gesvdj_2D<double, 16, 1, 16> -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model gesvdj_2D<double, 16, 1, 16> -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.adb 
Execute       db_write -model gesvdj_2D<double, 16, 1, 16> -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info gesvdj_2D<double, 16, 1, 16> -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2' pipeline 'Loop_postcal_VITIS_LOOP_113_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 679.137 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       gen_rtl implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
Execute       syn_report -csynth -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.adb 
Execute       db_write -model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_VITIS_LOOP_125_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 680.176 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_VITIS_LOOP_125_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_VITIS_LOOP_125_1 
Execute       gen_rtl implement_Pipeline_VITIS_LOOP_125_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_VITIS_LOOP_125_1 
Execute       syn_report -csynth -model implement_Pipeline_VITIS_LOOP_125_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_VITIS_LOOP_125_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_VITIS_LOOP_125_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_VITIS_LOOP_125_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_VITIS_LOOP_125_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_VITIS_LOOP_125_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.adb 
Execute       db_write -model implement_Pipeline_VITIS_LOOP_125_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_VITIS_LOOP_125_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_NSort_shift_buf_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_NSort_shift_buf_Loop -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'implement_Pipeline_NSort_shift_buf_Loop' pipeline 'NSort_shift_buf_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_NSort_shift_buf_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 680.777 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_NSort_shift_buf_Loop -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_NSort_shift_buf_Loop 
Execute       gen_rtl implement_Pipeline_NSort_shift_buf_Loop -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop 
Execute       syn_report -csynth -model implement_Pipeline_NSort_shift_buf_Loop -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_NSort_shift_buf_Loop_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_NSort_shift_buf_Loop -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_NSort_shift_buf_Loop_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_NSort_shift_buf_Loop -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_NSort_shift_buf_Loop -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.adb 
Execute       db_write -model implement_Pipeline_NSort_shift_buf_Loop -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_NSort_shift_buf_Loop -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_NSort_shift_buf_Loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_NSort_shift_buf_Loop12 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'implement_Pipeline_NSort_shift_buf_Loop12' pipeline 'NSort_shift_buf_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_NSort_shift_buf_Loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 681.809 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_NSort_shift_buf_Loop12 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_NSort_shift_buf_Loop12 
Execute       gen_rtl implement_Pipeline_NSort_shift_buf_Loop12 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop12 
Execute       syn_report -csynth -model implement_Pipeline_NSort_shift_buf_Loop12 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_NSort_shift_buf_Loop12_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_NSort_shift_buf_Loop12 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_NSort_shift_buf_Loop12_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_NSort_shift_buf_Loop12 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_NSort_shift_buf_Loop12 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.adb 
Execute       db_write -model implement_Pipeline_NSort_shift_buf_Loop12 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_NSort_shift_buf_Loop12 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1' pipeline 'PCA_filtermat_loop_VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_3ns_2_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1'.
Command       create_rtl_model done; 0.212 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 683.750 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       gen_rtl implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
Execute       syn_report -csynth -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.adb 
Execute       db_write -model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1' pipeline 'PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_AUTO_1R1W' to 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1' is 6589 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_3ns_2_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1'.
INFO: [RTMG 210-278] Implementing memory 'dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb' using auto RAMs.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 687.109 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       gen_rtl implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
Execute       syn_report -csynth -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.adb 
Execute       db_write -model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_VITIS_LOOP_238_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_VITIS_LOOP_238_2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_VITIS_LOOP_238_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 689.316 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_VITIS_LOOP_238_2 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_VITIS_LOOP_238_2 
Execute       gen_rtl implement_Pipeline_VITIS_LOOP_238_2 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_VITIS_LOOP_238_2 
Execute       syn_report -csynth -model implement_Pipeline_VITIS_LOOP_238_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_VITIS_LOOP_238_2_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_VITIS_LOOP_238_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_VITIS_LOOP_238_2_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_VITIS_LOOP_238_2 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_VITIS_LOOP_238_2 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.adb 
Execute       db_write -model implement_Pipeline_VITIS_LOOP_238_2 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_VITIS_LOOP_238_2 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement_Pipeline_VITIS_LOOP_244_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement_Pipeline_VITIS_LOOP_244_4 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'implement_Pipeline_VITIS_LOOP_244_4' pipeline 'VITIS_LOOP_244_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement_Pipeline_VITIS_LOOP_244_4'.
Command       create_rtl_model done; 0.114 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 689.852 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement_Pipeline_VITIS_LOOP_244_4 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement_Pipeline_VITIS_LOOP_244_4 
Execute       gen_rtl implement_Pipeline_VITIS_LOOP_244_4 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement_Pipeline_VITIS_LOOP_244_4 
Execute       syn_report -csynth -model implement_Pipeline_VITIS_LOOP_244_4 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_VITIS_LOOP_244_4_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement_Pipeline_VITIS_LOOP_244_4 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_Pipeline_VITIS_LOOP_244_4_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement_Pipeline_VITIS_LOOP_244_4 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement_Pipeline_VITIS_LOOP_244_4 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.adb 
Execute       db_write -model implement_Pipeline_VITIS_LOOP_244_4 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement_Pipeline_VITIS_LOOP_244_4 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'implement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model implement -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'implement'.
INFO: [RTMG 210-278] Implementing memory 'dut_implement_dSortedBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_implement_iSortedBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_implement_dataA_2D_RAM_T2P_URAM_1R1W' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_implement_eigVals_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_implement_eigVecs_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 692.816 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl implement -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_implement 
Execute       gen_rtl implement -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_implement 
Execute       syn_report -csynth -model implement -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model implement -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/implement_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model implement -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model implement -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.adb 
Execute       db_write -model implement -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info implement -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3' pipeline 'VITIS_LOOP_350_2_VITIS_LOOP_351_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_3ns_2_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3'.
Command       create_rtl_model done; 0.198 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 697.051 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_321_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_321_1' pipeline 'VITIS_LOOP_321_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_321_1'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 699.250 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_321_1 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_321_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_Pipeline_VITIS_LOOP_321_1_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_321_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_Pipeline_VITIS_LOOP_321_1_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_321_1 -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_321_1 -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_321_1 -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_321_1 -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dut -top_prefix  -sub_prefix dut_ -mg_file C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputComponents_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputComponents_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputComponents_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputExplainedVariance_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputExplainedVariance_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputExplainedVariance_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputLoadings_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputLoadings_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/outputLoadings_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [RTMG 210-278] Implementing memory 'dut_standarisedData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_pca_m_pcVals_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_pca_m_pcVecs_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.715 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 701.074 MB.
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut -istop -style xilinx -f -lang vhdl -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/vhdl/dut 
Execute       gen_rtl dut -istop -style xilinx -f -lang vlog -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/verilog/dut 
Execute       syn_report -csynth -model dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_csynth.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -rtlxml -model dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/dut_csynth.xml 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -verbosereport -model dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.verbose.rpt 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       db_write -model dut -f -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.adb 
Execute       db_write -model dut -bindview -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut -p C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut 
Execute       export_constraint_db -f -tool general -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute       syn_report -designview -model dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.design.xml 
Execute       syn_report -csynthDesign -model dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth.rpt -MHOut C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcu250-figd2104-2L-e 
Execute           ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute           ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute       syn_report -wcfg -model dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dut -o C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.protoinst 
Execute       sc_get_clocks dut 
Execute       sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1} {aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2} {aveImpl<double, 15, 80, 1, 2, 16>} {covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2} {covCorePart1<double, 15, 80, 1, 2, 16>} {covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2} {covCorePart2<double, 15, 2, 16>} {covCoreWrapper<double, 15, 80, 1, 2, 16>} dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal} {Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1} {jacobi_rotation_2x2<double, 16>} {Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2} {unrollRow<double, 16, 1, 16>9} {unrollCol<double, 16, 1, 16>10} {funcDataflow<double, 16, 1, 16>8} {Jacobi_svd<double, 16, 1, 16>} {gesvdj_2D<double, 16, 1, 16>} implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 implement_Pipeline_VITIS_LOOP_125_1 implement_Pipeline_NSort_shift_buf_Loop implement_Pipeline_NSort_shift_buf_Loop12 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 implement_Pipeline_VITIS_LOOP_238_2 implement_Pipeline_VITIS_LOOP_244_4 implement dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 dut_Pipeline_VITIS_LOOP_321_1 dut
INFO-FLOW: Handling components in module [aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aveImpl_double_15_80_1_2_16_Pipeline_loop_a1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aveImpl_double_15_80_1_2_16_Pipeline_loop_a2] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aveImpl_double_15_80_1_2_16_s] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.compgen.tcl 
INFO-FLOW: Found component dut_dadddsub_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model dut_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component dut_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model dut_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component dut_ddiv_64ns_64ns_64_31_no_dsp_1.
INFO-FLOW: Append model dut_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: Found component dut_sitodp_32ns_64_5_no_dsp_1.
INFO-FLOW: Append model dut_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: Found component dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Handling components in module [covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [covCorePart1_double_15_80_1_2_16_s] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.compgen.tcl 
INFO-FLOW: Found component dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Handling components in module [covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [covCorePart2_double_15_2_16_s] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [covCoreWrapper_double_15_80_1_2_16_s] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.compgen.tcl 
INFO-FLOW: Found component dut_fifo_w64_d32_A.
INFO-FLOW: Append model dut_fifo_w64_d32_A
INFO-FLOW: Found component dut_fifo_w64_d32_A.
INFO-FLOW: Append model dut_fifo_w64_d32_A
INFO-FLOW: Found component dut_fifo_w32_d2_S.
INFO-FLOW: Append model dut_fifo_w32_d2_S
INFO-FLOW: Found component dut_fifo_w32_d2_S.
INFO-FLOW: Append model dut_fifo_w32_d2_S
INFO-FLOW: Found component dut_start_for_covCorePart2_double_15_2_16_U0.
INFO-FLOW: Append model dut_start_for_covCorePart2_double_15_2_16_U0
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.compgen.tcl 
INFO-FLOW: Found component dut_mac_muladd_8s_8s_8ns_8_4_1.
INFO-FLOW: Append model dut_mac_muladd_8s_8s_8ns_8_4_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.compgen.tcl 
INFO-FLOW: Found component dut_mul_8s_5ns_8_1_1.
INFO-FLOW: Append model dut_mul_8s_5ns_8_1_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Jacobi_svd_double_16_1_16_Pipeline_Loop_precal] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Jacobi_svd_double_16_1_16_Pipeline_Loop_cal] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [jacobi_rotation_2x2_double_16_s] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.compgen.tcl 
INFO-FLOW: Found component dut_dsub_64ns_64ns_64_6_no_dsp_0.
INFO-FLOW: Append model dut_dsub_64ns_64ns_64_6_no_dsp_0
INFO-FLOW: Found component dut_dadd_64ns_64ns_64_6_no_dsp_0.
INFO-FLOW: Append model dut_dadd_64ns_64ns_64_6_no_dsp_0
INFO-FLOW: Found component dut_dsqrt_64ns_64ns_64_30_no_dsp_0.
INFO-FLOW: Append model dut_dsqrt_64ns_64ns_64_30_no_dsp_0
INFO-FLOW: Handling components in module [Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [unrollRow_double_16_1_16_9] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [unrollCol_double_16_1_16_10] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [funcDataflow_double_16_1_16_8] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.compgen.tcl 
INFO-FLOW: Found component dut_sparsemux_17_3_64_1_1.
INFO-FLOW: Append model dut_sparsemux_17_3_64_1_1
INFO-FLOW: Found component dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Jacobi_svd_double_16_1_16_s] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.compgen.tcl 
INFO-FLOW: Found component dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W
INFO-FLOW: Handling components in module [gesvdj_2D_double_16_1_16_s] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component dut_mac_muladd_8s_5ns_5ns_8_4_1.
INFO-FLOW: Append model dut_mac_muladd_8s_5ns_5ns_8_4_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement_Pipeline_VITIS_LOOP_125_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.compgen.tcl 
INFO-FLOW: Handling components in module [implement_Pipeline_NSort_shift_buf_Loop] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement_Pipeline_NSort_shift_buf_Loop12] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.compgen.tcl 
INFO-FLOW: Found component dut_urem_32ns_3ns_2_36_1.
INFO-FLOW: Append model dut_urem_32ns_3ns_2_36_1
INFO-FLOW: Found component dut_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model dut_sparsemux_7_2_8_1_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.compgen.tcl 
INFO-FLOW: Found component dut_sparsemux_7_2_64_1_1.
INFO-FLOW: Append model dut_sparsemux_7_2_64_1_1
INFO-FLOW: Found component dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb.
INFO-FLOW: Append model dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement_Pipeline_VITIS_LOOP_238_2] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement_Pipeline_VITIS_LOOP_244_4] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [implement] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.compgen.tcl 
INFO-FLOW: Found component dut_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model dut_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component dut_implement_dSortedBuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_implement_dSortedBuf_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_implement_iSortedBuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_implement_iSortedBuf_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_implement_dataA_2D_RAM_T2P_URAM_1R1W.
INFO-FLOW: Append model dut_implement_dataA_2D_RAM_T2P_URAM_1R1W
INFO-FLOW: Found component dut_implement_eigVals_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_implement_eigVals_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_implement_eigVecs_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_implement_eigVecs_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_321_1] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut] ... 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model dut_mul_32ns_32ns_64_2_1
INFO-FLOW: Found component dut_dmul_64ns_64ns_64_8_max_dsp_1.
INFO-FLOW: Append model dut_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: Found component dut_dmul_64ns_64ns_64_8_max_dsp_1.
INFO-FLOW: Append model dut_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: Found component dut_mul_32ns_34ns_65_2_1.
INFO-FLOW: Append model dut_mul_32ns_34ns_65_2_1
INFO-FLOW: Found component dut_standarisedData_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_standarisedData_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_pca_m_pcVals_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_pca_m_pcVals_0_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_pca_m_pcVecs_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_pca_m_pcVecs_RAM_AUTO_1R1W
INFO-FLOW: Append model aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1
INFO-FLOW: Append model aveImpl_double_15_80_1_2_16_Pipeline_loop_a1
INFO-FLOW: Append model aveImpl_double_15_80_1_2_16_Pipeline_loop_a2
INFO-FLOW: Append model aveImpl_double_15_80_1_2_16_s
INFO-FLOW: Append model covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2
INFO-FLOW: Append model covCorePart1_double_15_80_1_2_16_s
INFO-FLOW: Append model covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2
INFO-FLOW: Append model covCorePart2_double_15_2_16_s
INFO-FLOW: Append model covCoreWrapper_double_15_80_1_2_16_s
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2
INFO-FLOW: Append model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1
INFO-FLOW: Append model Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1
INFO-FLOW: Append model Jacobi_svd_double_16_1_16_Pipeline_Loop_precal
INFO-FLOW: Append model Jacobi_svd_double_16_1_16_Pipeline_Loop_cal
INFO-FLOW: Append model Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1
INFO-FLOW: Append model jacobi_rotation_2x2_double_16_s
INFO-FLOW: Append model Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2
INFO-FLOW: Append model unrollRow_double_16_1_16_9
INFO-FLOW: Append model unrollCol_double_16_1_16_10
INFO-FLOW: Append model funcDataflow_double_16_1_16_8
INFO-FLOW: Append model Jacobi_svd_double_16_1_16_s
INFO-FLOW: Append model gesvdj_2D_double_16_1_16_s
INFO-FLOW: Append model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2
INFO-FLOW: Append model implement_Pipeline_VITIS_LOOP_125_1
INFO-FLOW: Append model implement_Pipeline_NSort_shift_buf_Loop
INFO-FLOW: Append model implement_Pipeline_NSort_shift_buf_Loop12
INFO-FLOW: Append model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1
INFO-FLOW: Append model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1
INFO-FLOW: Append model implement_Pipeline_VITIS_LOOP_238_2
INFO-FLOW: Append model implement_Pipeline_VITIS_LOOP_244_4
INFO-FLOW: Append model implement
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_dadddsub_64ns_64ns_64_8_full_dsp_1 dut_dadd_64ns_64ns_64_8_full_dsp_1 dut_ddiv_64ns_64ns_64_31_no_dsp_1 dut_sitodp_32ns_64_5_no_dsp_1 dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W dut_flow_control_loop_pipe_sequential_init dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W dut_flow_control_loop_pipe_sequential_init dut_fifo_w64_d32_A dut_fifo_w64_d32_A dut_fifo_w32_d2_S dut_fifo_w32_d2_S dut_start_for_covCorePart2_double_15_2_16_U0 dut_mac_muladd_8s_8s_8ns_8_4_1 dut_flow_control_loop_pipe_sequential_init dut_mul_8s_5ns_8_1_1 dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_dsub_64ns_64ns_64_6_no_dsp_0 dut_dadd_64ns_64ns_64_6_no_dsp_0 dut_dsqrt_64ns_64ns_64_30_no_dsp_0 dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_sparsemux_17_3_64_1_1 dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W dut_mac_muladd_8s_5ns_5ns_8_4_1 dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_urem_32ns_3ns_2_36_1 dut_sparsemux_7_2_8_1_1 dut_flow_control_loop_pipe_sequential_init dut_sparsemux_7_2_64_1_1 dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_dcmp_64ns_64ns_1_2_no_dsp_1 dut_implement_dSortedBuf_RAM_AUTO_1R1W dut_implement_iSortedBuf_RAM_AUTO_1R1W dut_implement_dataA_2D_RAM_T2P_URAM_1R1W dut_implement_eigVals_RAM_AUTO_1R1W dut_implement_eigVecs_RAM_AUTO_1R1W dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_mul_32ns_32ns_64_2_1 dut_dmul_64ns_64ns_64_8_max_dsp_1 dut_dmul_64ns_64ns_64_8_max_dsp_1 dut_mul_32ns_34ns_65_2_1 dut_standarisedData_RAM_AUTO_1R1W dut_pca_m_pcVals_0_RAM_AUTO_1R1W dut_pca_m_pcVecs_RAM_AUTO_1R1W aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 aveImpl_double_15_80_1_2_16_s covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 covCorePart1_double_15_80_1_2_16_s covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 covCorePart2_double_15_2_16_s covCoreWrapper_double_15_80_1_2_16_s dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 Jacobi_svd_double_16_1_16_Pipeline_Loop_precal Jacobi_svd_double_16_1_16_Pipeline_Loop_cal Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 jacobi_rotation_2x2_double_16_s Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 unrollRow_double_16_1_16_9 unrollCol_double_16_1_16_10 funcDataflow_double_16_1_16_8 Jacobi_svd_double_16_1_16_s gesvdj_2D_double_16_1_16_s implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 implement_Pipeline_VITIS_LOOP_125_1 implement_Pipeline_NSort_shift_buf_Loop implement_Pipeline_NSort_shift_buf_Loop12 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 implement_Pipeline_VITIS_LOOP_238_2 implement_Pipeline_VITIS_LOOP_244_4 implement dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 dut_Pipeline_VITIS_LOOP_321_1 dut
INFO-FLOW: Generating C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model dut_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model dut_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: To file: write model dut_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: To file: write model dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_fifo_w64_d32_A
INFO-FLOW: To file: write model dut_fifo_w64_d32_A
INFO-FLOW: To file: write model dut_fifo_w32_d2_S
INFO-FLOW: To file: write model dut_fifo_w32_d2_S
INFO-FLOW: To file: write model dut_start_for_covCorePart2_double_15_2_16_U0
INFO-FLOW: To file: write model dut_mac_muladd_8s_8s_8ns_8_4_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mul_8s_5ns_8_1_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_dsub_64ns_64ns_64_6_no_dsp_0
INFO-FLOW: To file: write model dut_dadd_64ns_64ns_64_6_no_dsp_0
INFO-FLOW: To file: write model dut_dsqrt_64ns_64ns_64_30_no_dsp_0
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_sparsemux_17_3_64_1_1
INFO-FLOW: To file: write model dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model dut_mac_muladd_8s_5ns_5ns_8_4_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_urem_32ns_3ns_2_36_1
INFO-FLOW: To file: write model dut_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_sparsemux_7_2_64_1_1
INFO-FLOW: To file: write model dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model dut_implement_dSortedBuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_implement_iSortedBuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_implement_dataA_2D_RAM_T2P_URAM_1R1W
INFO-FLOW: To file: write model dut_implement_eigVals_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_implement_eigVecs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model dut_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: To file: write model dut_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: To file: write model dut_mul_32ns_34ns_65_2_1
INFO-FLOW: To file: write model dut_standarisedData_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_pca_m_pcVals_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_pca_m_pcVecs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1
INFO-FLOW: To file: write model aveImpl_double_15_80_1_2_16_Pipeline_loop_a1
INFO-FLOW: To file: write model aveImpl_double_15_80_1_2_16_Pipeline_loop_a2
INFO-FLOW: To file: write model aveImpl_double_15_80_1_2_16_s
INFO-FLOW: To file: write model covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2
INFO-FLOW: To file: write model covCorePart1_double_15_80_1_2_16_s
INFO-FLOW: To file: write model covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2
INFO-FLOW: To file: write model covCorePart2_double_15_2_16_s
INFO-FLOW: To file: write model covCoreWrapper_double_15_80_1_2_16_s
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2
INFO-FLOW: To file: write model implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1
INFO-FLOW: To file: write model Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1
INFO-FLOW: To file: write model Jacobi_svd_double_16_1_16_Pipeline_Loop_precal
INFO-FLOW: To file: write model Jacobi_svd_double_16_1_16_Pipeline_Loop_cal
INFO-FLOW: To file: write model Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1
INFO-FLOW: To file: write model jacobi_rotation_2x2_double_16_s
INFO-FLOW: To file: write model Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2
INFO-FLOW: To file: write model unrollRow_double_16_1_16_9
INFO-FLOW: To file: write model unrollCol_double_16_1_16_10
INFO-FLOW: To file: write model funcDataflow_double_16_1_16_8
INFO-FLOW: To file: write model Jacobi_svd_double_16_1_16_s
INFO-FLOW: To file: write model gesvdj_2D_double_16_1_16_s
INFO-FLOW: To file: write model implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2
INFO-FLOW: To file: write model implement_Pipeline_VITIS_LOOP_125_1
INFO-FLOW: To file: write model implement_Pipeline_NSort_shift_buf_Loop
INFO-FLOW: To file: write model implement_Pipeline_NSort_shift_buf_Loop12
INFO-FLOW: To file: write model implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1
INFO-FLOW: To file: write model implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1
INFO-FLOW: To file: write model implement_Pipeline_VITIS_LOOP_238_2
INFO-FLOW: To file: write model implement_Pipeline_VITIS_LOOP_244_4
INFO-FLOW: To file: write model implement
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: To file: write model dut
INFO-FLOW: Generating C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/vhdl' dstVlogDir='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/vlog' tclDir='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dadddsub_64ns_64ns_64_8_full_dsp_1
dut_dadd_64ns_64ns_64_8_full_dsp_1
dut_ddiv_64ns_64ns_64_31_no_dsp_1
dut_sitodp_32ns_64_5_no_dsp_1
dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_fifo_w64_d32_A
dut_fifo_w64_d32_A
dut_fifo_w32_d2_S
dut_fifo_w32_d2_S
dut_start_for_covCorePart2_double_15_2_16_U0
dut_mac_muladd_8s_8s_8ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_mul_8s_5ns_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dsub_64ns_64ns_64_6_no_dsp_0
dut_dadd_64ns_64ns_64_6_no_dsp_0
dut_dsqrt_64ns_64ns_64_30_no_dsp_0
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_17_3_64_1_1
dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W
dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W
dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W
dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W
dut_mac_muladd_8s_5ns_5ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_urem_32ns_3ns_2_36_1
dut_sparsemux_7_2_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_7_2_64_1_1
dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dcmp_64ns_64ns_1_2_no_dsp_1
dut_implement_dSortedBuf_RAM_AUTO_1R1W
dut_implement_iSortedBuf_RAM_AUTO_1R1W
dut_implement_dataA_2D_RAM_T2P_URAM_1R1W
dut_implement_eigVals_RAM_AUTO_1R1W
dut_implement_eigVecs_RAM_AUTO_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_32ns_32ns_64_2_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_mul_32ns_34ns_65_2_1
dut_standarisedData_RAM_AUTO_1R1W
dut_pca_m_pcVals_0_RAM_AUTO_1R1W
dut_pca_m_pcVecs_RAM_AUTO_1R1W
aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a2
aveImpl_double_15_80_1_2_16_s
covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2
covCorePart1_double_15_80_1_2_16_s
covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2
covCorePart2_double_15_2_16_s
covCoreWrapper_double_15_80_1_2_16_s
dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2
implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1
Jacobi_svd_double_16_1_16_Pipeline_Loop_precal
Jacobi_svd_double_16_1_16_Pipeline_Loop_cal
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1
jacobi_rotation_2x2_double_16_s
Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2
unrollRow_double_16_1_16_9
unrollCol_double_16_1_16_10
funcDataflow_double_16_1_16_8
Jacobi_svd_double_16_1_16_s
gesvdj_2D_double_16_1_16_s
implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2
implement_Pipeline_VITIS_LOOP_125_1
implement_Pipeline_NSort_shift_buf_Loop
implement_Pipeline_NSort_shift_buf_Loop12
implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1
implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1
implement_Pipeline_VITIS_LOOP_238_2
implement_Pipeline_VITIS_LOOP_244_4
implement
dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3
dut_Pipeline_VITIS_LOOP_321_1
dut
' expOnly='0'
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 706.348 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dut_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dadddsub_64ns_64ns_64_8_full_dsp_1
dut_dadd_64ns_64ns_64_8_full_dsp_1
dut_ddiv_64ns_64ns_64_31_no_dsp_1
dut_sitodp_32ns_64_5_no_dsp_1
dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_fifo_w64_d32_A
dut_fifo_w64_d32_A
dut_fifo_w32_d2_S
dut_fifo_w32_d2_S
dut_start_for_covCorePart2_double_15_2_16_U0
dut_mac_muladd_8s_8s_8ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_mul_8s_5ns_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dsub_64ns_64ns_64_6_no_dsp_0
dut_dadd_64ns_64ns_64_6_no_dsp_0
dut_dsqrt_64ns_64ns_64_30_no_dsp_0
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_17_3_64_1_1
dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W
dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W
dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W
dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W
dut_mac_muladd_8s_5ns_5ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_urem_32ns_3ns_2_36_1
dut_sparsemux_7_2_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_7_2_64_1_1
dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dcmp_64ns_64ns_1_2_no_dsp_1
dut_implement_dSortedBuf_RAM_AUTO_1R1W
dut_implement_iSortedBuf_RAM_AUTO_1R1W
dut_implement_dataA_2D_RAM_T2P_URAM_1R1W
dut_implement_eigVals_RAM_AUTO_1R1W
dut_implement_eigVecs_RAM_AUTO_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_32ns_32ns_64_2_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_mul_32ns_34ns_65_2_1
dut_standarisedData_RAM_AUTO_1R1W
dut_pca_m_pcVals_0_RAM_AUTO_1R1W
dut_pca_m_pcVecs_RAM_AUTO_1R1W
aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a2
aveImpl_double_15_80_1_2_16_s
covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2
covCorePart1_double_15_80_1_2_16_s
covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2
covCorePart2_double_15_2_16_s
covCoreWrapper_double_15_80_1_2_16_s
dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2
implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1
Jacobi_svd_double_16_1_16_Pipeline_Loop_precal
Jacobi_svd_double_16_1_16_Pipeline_Loop_cal
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1
jacobi_rotation_2x2_double_16_s
Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2
unrollRow_double_16_1_16_9
unrollCol_double_16_1_16_10
funcDataflow_double_16_1_16_8
Jacobi_svd_double_16_1_16_s
gesvdj_2D_double_16_1_16_s
implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2
implement_Pipeline_VITIS_LOOP_125_1
implement_Pipeline_NSort_shift_buf_Loop
implement_Pipeline_NSort_shift_buf_Loop12
implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1
implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1
implement_Pipeline_VITIS_LOOP_238_2
implement_Pipeline_VITIS_LOOP_244_4
implement
dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3
dut_Pipeline_VITIS_LOOP_321_1
dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute       sc_get_clocks dut 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip.tcl 
Execute       source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST dut MODULE2INSTS {dut dut aveImpl_double_15_80_1_2_16_s grp_aveImpl_double_15_80_1_2_16_s_fu_197 aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368 aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376 aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389 covCoreWrapper_double_15_80_1_2_16_s grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207 covCorePart1_double_15_80_1_2_16_s covCorePart1_double_15_80_1_2_16_U0 covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153 covCorePart2_double_15_2_16_s covCorePart2_double_15_2_16_U0 covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216 implement grp_implement_fu_225 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271 gesvdj_2D_double_16_1_16_s grp_gesvdj_2D_double_16_1_16_s_fu_284 Jacobi_svd_double_16_1_16_s grp_Jacobi_svd_double_16_1_16_s_fu_85 Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313 Jacobi_svd_double_16_1_16_Pipeline_Loop_precal grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320 Jacobi_svd_double_16_1_16_Pipeline_Loop_cal grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328 Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336 Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348 jacobi_rotation_2x2_double_16_s grp_jacobi_rotation_2x2_double_16_s_fu_484 funcDataflow_double_16_1_16_8 grp_funcDataflow_double_16_1_16_8_fu_390 unrollRow_double_16_1_16_9 grp_unrollRow_double_16_1_16_9_fu_401 unrollCol_double_16_1_16_10 grp_unrollCol_double_16_1_16_10_fu_412 implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291 implement_Pipeline_VITIS_LOOP_125_1 grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301 implement_Pipeline_NSort_shift_buf_Loop grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312 implement_Pipeline_NSort_shift_buf_Loop12 grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339 implement_Pipeline_VITIS_LOOP_238_2 grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353 implement_Pipeline_VITIS_LOOP_244_4 grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364 dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 dut_Pipeline_VITIS_LOOP_321_1 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253} INST2MODULE {dut dut grp_aveImpl_double_15_80_1_2_16_s_fu_197 aveImpl_double_15_80_1_2_16_s grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368 aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376 aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389 aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207 covCoreWrapper_double_15_80_1_2_16_s covCorePart1_double_15_80_1_2_16_U0 covCorePart1_double_15_80_1_2_16_s grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153 covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 covCorePart2_double_15_2_16_U0 covCorePart2_double_15_2_16_s grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216 dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 grp_implement_fu_225 implement grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271 implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 grp_gesvdj_2D_double_16_1_16_s_fu_284 gesvdj_2D_double_16_1_16_s grp_Jacobi_svd_double_16_1_16_s_fu_85 Jacobi_svd_double_16_1_16_s grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313 Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320 Jacobi_svd_double_16_1_16_Pipeline_Loop_precal grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328 Jacobi_svd_double_16_1_16_Pipeline_Loop_cal grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336 Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348 Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 grp_jacobi_rotation_2x2_double_16_s_fu_484 jacobi_rotation_2x2_double_16_s grp_funcDataflow_double_16_1_16_8_fu_390 funcDataflow_double_16_1_16_8 grp_unrollRow_double_16_1_16_9_fu_401 unrollRow_double_16_1_16_9 grp_unrollCol_double_16_1_16_10_fu_412 unrollCol_double_16_1_16_10 grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291 implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301 implement_Pipeline_VITIS_LOOP_125_1 grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312 implement_Pipeline_NSort_shift_buf_Loop grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318 implement_Pipeline_NSort_shift_buf_Loop12 grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339 implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353 implement_Pipeline_VITIS_LOOP_238_2 grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364 implement_Pipeline_VITIS_LOOP_244_4 grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253 dut_Pipeline_VITIS_LOOP_321_1} INSTDATA {dut {DEPTH 1 CHILDREN {grp_aveImpl_double_15_80_1_2_16_s_fu_197 grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207 grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216 grp_implement_fu_225 grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253}} grp_aveImpl_double_15_80_1_2_16_s_fu_197 {DEPTH 2 CHILDREN {grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389}} grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368 {DEPTH 3 CHILDREN {}} grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376 {DEPTH 3 CHILDREN {}} grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389 {DEPTH 3 CHILDREN {}} grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207 {DEPTH 2 CHILDREN {covCorePart1_double_15_80_1_2_16_U0 covCorePart2_double_15_2_16_U0}} covCorePart1_double_15_80_1_2_16_U0 {DEPTH 3 CHILDREN grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153} grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153 {DEPTH 4 CHILDREN {}} covCorePart2_double_15_2_16_U0 {DEPTH 3 CHILDREN grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80} grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 {DEPTH 4 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216 {DEPTH 2 CHILDREN {}} grp_implement_fu_225 {DEPTH 2 CHILDREN {grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271 grp_gesvdj_2D_double_16_1_16_s_fu_284 grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291 grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301 grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312 grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318 grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339 grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353 grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364}} grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271 {DEPTH 3 CHILDREN {}} grp_gesvdj_2D_double_16_1_16_s_fu_284 {DEPTH 3 CHILDREN grp_Jacobi_svd_double_16_1_16_s_fu_85} grp_Jacobi_svd_double_16_1_16_s_fu_85 {DEPTH 4 CHILDREN {grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328 grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348 grp_funcDataflow_double_16_1_16_8_fu_390}} grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313 {DEPTH 5 CHILDREN {}} grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320 {DEPTH 5 CHILDREN {}} grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328 {DEPTH 5 CHILDREN {}} grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336 {DEPTH 5 CHILDREN {}} grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348 {DEPTH 5 CHILDREN grp_jacobi_rotation_2x2_double_16_s_fu_484} grp_jacobi_rotation_2x2_double_16_s_fu_484 {DEPTH 6 CHILDREN {}} grp_funcDataflow_double_16_1_16_8_fu_390 {DEPTH 5 CHILDREN {grp_unrollRow_double_16_1_16_9_fu_401 grp_unrollCol_double_16_1_16_10_fu_412}} grp_unrollRow_double_16_1_16_9_fu_401 {DEPTH 6 CHILDREN {}} grp_unrollCol_double_16_1_16_10_fu_412 {DEPTH 6 CHILDREN {}} grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291 {DEPTH 3 CHILDREN {}} grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301 {DEPTH 3 CHILDREN {}} grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312 {DEPTH 3 CHILDREN {}} grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318 {DEPTH 3 CHILDREN {}} grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 {DEPTH 3 CHILDREN {}} grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339 {DEPTH 3 CHILDREN {}} grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353 {DEPTH 3 CHILDREN {}} grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364 {DEPTH 3 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253 {DEPTH 2 CHILDREN {}}} MODULEDATA {aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_fu_94_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:283} VARIABLE add_ln283 LOOP VITIS_LOOP_283_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_197_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:293} VARIABLE add_ln293 LOOP loop_a1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_2_fu_207_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300} VARIABLE add_ln300_2 LOOP loop_a1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_3_fu_218_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300} VARIABLE add_ln300_3 LOOP loop_a1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_137_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:328} VARIABLE add_ln328 LOOP loop_a2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_147_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:334} VARIABLE add_ln334 LOOP loop_a2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_1_fu_158_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:334} VARIABLE add_ln334_1 LOOP loop_a2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aveImpl_double_15_80_1_2_16_s {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME values_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:278} VARIABLE values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME values_1_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:278} VARIABLE values_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U25 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:275} VARIABLE d_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_481_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290} VARIABLE add_ln290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_1_fu_521_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:290} VARIABLE add_ln290_1 LOOP loop_ave BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_551_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300} VARIABLE add_ln300 LOOP loop_ave BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_1_fu_587_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:300} VARIABLE add_ln300_1 LOOP loop_ave BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_s LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_2 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_3 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_4 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_5 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_6 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_7 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i_s LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i_2 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i_3 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91} VARIABLE values2_0 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92} VARIABLE values2_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U23 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93} VARIABLE value LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1_2 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1_3 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1_4 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1_5 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1_6 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:83} VARIABLE add3_i_1_7 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i_1_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i_1_2 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:89} VARIABLE add15_i_1_3 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:91} VARIABLE values2_0_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:92} VARIABLE values2_1_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U24 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:93} VARIABLE value_1 LOOP loop_ave BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}}} AREA {DSP 6 BRAM 0 URAM 0}} covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_284_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:201} VARIABLE add_ln201 LOOP loop_c2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_1_fu_300_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206} VARIABLE add_ln206_1 LOOP loop_c2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_2_fu_311_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210} VARIABLE add_ln210_2 LOOP loop_c2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_3_fu_322_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210} VARIABLE add_ln210_3 LOOP loop_c2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U38 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210} VARIABLE mul LOOP loop_c2 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U38 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210} VARIABLE mul40_1 LOOP loop_c2 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U37 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:232} VARIABLE add LOOP loop_c2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U37 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:232} VARIABLE add102_1 LOOP loop_c2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}}} AREA {DSP 11 BRAM 0 URAM 0}} covCorePart1_double_15_80_1_2_16_s {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME values2_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:186} VARIABLE values2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME values2_1_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:186} VARIABLE values2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_225_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194} VARIABLE add_ln194 LOOP loop_c0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_247_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206} VARIABLE add_ln206 LOOP loop_c0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_276_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197} VARIABLE add_ln197 LOOP loop_c1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_306_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210} VARIABLE add_ln210 LOOP loop_c1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_358_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210} VARIABLE add_ln210_1 LOOP loop_c1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_369_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194} VARIABLE add_ln194_1 LOOP loop_c0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 0 URAM 0}} covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_220_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:245} VARIABLE add_ln245 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_378_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255} VARIABLE add_ln255 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_1 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_2 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_3 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_4 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_5 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_6 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_7 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_8 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_9 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_10 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_11 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_12 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_13 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_14 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U61 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_15 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U63 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255} VARIABLE mul LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_16 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_17 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_18 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_19 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_20 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_21 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_22 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_23 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_24 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_25 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_26 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_27 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_28 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_29 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_30 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U62 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:251} VARIABLE cov_31 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_1_fu_410_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255} VARIABLE add_ln255_1 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U63 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255} VARIABLE mul16_1 LOOP VITIS_LOOP_245_2 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}}} AREA {DSP 14 BRAM 0 URAM 0}} covCorePart2_double_15_2_16_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_103_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242} VARIABLE add_ln242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U72 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242} VARIABLE d1_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_136_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243} VARIABLE add_ln243 LOOP VITIS_LOOP_243_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln255_fu_158_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255} VARIABLE sub_ln255 LOOP VITIS_LOOP_243_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_176_p2 SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243} VARIABLE add_ln243_1 LOOP VITIS_LOOP_243_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} covCoreWrapper_double_15_80_1_2_16_s {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME values2Strm_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:265} VARIABLE values2Strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 32 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME values2Strm_1_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:265} VARIABLE values2Strm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 32 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267} VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE {C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267} VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 25 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_1_fu_116_p2 SOURCE ./pca.hpp:277 VARIABLE add_ln277_1 LOOP VITIS_LOOP_277_1_VITIS_LOOP_278_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_128_p2 SOURCE ./pca.hpp:277 VARIABLE add_ln277 LOOP VITIS_LOOP_277_1_VITIS_LOOP_278_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_8ns_8_4_1_U88 SOURCE ./pca.hpp:280 VARIABLE mul_i11 LOOP VITIS_LOOP_277_1_VITIS_LOOP_278_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_8ns_8_4_1_U88 SOURCE ./pca.hpp:280 VARIABLE add_ln280 LOOP VITIS_LOOP_277_1_VITIS_LOOP_278_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_187_p2 SOURCE ./pca.hpp:278 VARIABLE add_ln278 LOOP VITIS_LOOP_277_1_VITIS_LOOP_278_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_158_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89 VARIABLE add_ln89_1 LOOP Loop_init_A_VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_170_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89 VARIABLE add_ln89 LOOP Loop_init_A_VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_263_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89 VARIABLE empty_84 LOOP Loop_init_A_VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5ns_8_1_1_U95 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89 VARIABLE empty_85 LOOP Loop_init_A_VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_282_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95 VARIABLE add_ln95_1 LOOP Loop_init_A_VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_297_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95 VARIABLE add_ln95 LOOP Loop_init_A_VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_228_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91 VARIABLE add_ln91 LOOP Loop_init_A_VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_87_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:142 VARIABLE i_12 LOOP VITIS_LOOP_142_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmpOrder_d0 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:145 VARIABLE sub_ln145 LOOP VITIS_LOOP_142_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Jacobi_svd_double_16_1_16_Pipeline_Loop_precal {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_132_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:151 VARIABLE add_ln151 LOOP Loop_precal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Jacobi_svd_double_16_1_16_Pipeline_Loop_cal {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_109_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:175 VARIABLE add_ln175 LOOP Loop_cal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1005_fu_171_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005 VARIABLE add_ln1005 LOOP VITIS_LOOP_1005_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1017_fu_252_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017 VARIABLE add_ln1017 LOOP VITIS_LOOP_1005_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} jacobi_rotation_2x2_double_16_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_6_no_dsp_0_U120 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:58 VARIABLE d LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp1_1_fu_333_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:67 VARIABLE exp1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp1_3_fu_383_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:76 VARIABLE exp1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U124 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:85 VARIABLE d2 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U125 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:86 VARIABLE deno2 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U121 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:89 VARIABLE m LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_30_no_dsp_0_U135 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE sqrtM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp1_5_fu_488_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:96 VARIABLE exp1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U126 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:103 VARIABLE tmpMul LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U122 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:105 VARIABLE tmpSum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U127 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:106 VARIABLE tmpDivider LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_6_no_dsp_0_U123 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:108 VARIABLE tmpSub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_30_no_dsp_0_U137 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE tmp_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_30_no_dsp_0_U136 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}}} AREA {DSP 24 BRAM 0 URAM 0}} Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1032_fu_593_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1032 VARIABLE add_ln1032 LOOP Loop_jacobi2x2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1041_fu_669_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1041 VARIABLE add_ln1041 LOOP Loop_jacobi2x2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1041_1_fu_683_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1041 VARIABLE add_ln1041_1 LOOP Loop_jacobi2x2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1041_2_fu_697_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1041 VARIABLE add_ln1041_2 LOOP Loop_jacobi2x2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} unrollRow_double_16_1_16_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln564_1_fu_255_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564 VARIABLE add_ln564_1 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln564_fu_319_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564 VARIABLE add_ln564 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln608_fu_489_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608 VARIABLE add_ln608 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln609_fu_495_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609 VARIABLE add_ln609 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln657_fu_505_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:657 VARIABLE add_ln657 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln658_fu_511_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:658 VARIABLE add_ln658 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U181 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726 VARIABLE tmpMul0 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U181 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727 VARIABLE tmpMul1 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U180 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728 VARIABLE sum LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U181 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726 VARIABLE tmpMul0_1 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U181 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727 VARIABLE tmpMul1_1 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U180 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728 VARIABLE sum_1 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U182 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726 VARIABLE tmpMul0_2 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U182 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727 VARIABLE tmpMul1_2 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U180 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728 VARIABLE sum_2 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U182 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726 VARIABLE tmpMul0_3 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U182 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727 VARIABLE tmpMul1_3 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U180 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728 VARIABLE sum_3 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln566_fu_300_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566 VARIABLE add_ln566 LOOP Loop_Inner_Mul_Loop_Inner_Mul111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} unrollCol_double_16_1_16_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_255_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236 VARIABLE add_ln236_1 LOOP Loop_Inner_Mul33_Loop_Inner_Mul333 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_319_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236 VARIABLE add_ln236 LOOP Loop_Inner_Mul33_Loop_Inner_Mul333 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U188 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400 VARIABLE sum LOOP Loop_Inner_Mul33_Loop_Inner_Mul333 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U188 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400 VARIABLE sum_4 LOOP Loop_Inner_Mul33_Loop_Inner_Mul333 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U188 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400 VARIABLE sum_5 LOOP Loop_Inner_Mul33_Loop_Inner_Mul333 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_6_no_dsp_0_U188 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400 VARIABLE sum_6 LOOP Loop_Inner_Mul33_Loop_Inner_Mul333 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_300_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238 VARIABLE add_ln238 LOOP Loop_Inner_Mul33_Loop_Inner_Mul333 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} funcDataflow_double_16_1_16_8 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Order1_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867 VARIABLE Order1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Order1_1_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867 VARIABLE Order1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Order1_2_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867 VARIABLE Order1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m_c_right1_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868 VARIABLE m_c_right1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m_c_right1_1_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868 VARIABLE m_c_right1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m_c_right1_2_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868 VARIABLE m_c_right1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m_s_right1_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869 VARIABLE m_s_right1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m_s_right1_1_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869 VARIABLE m_s_right1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m_s_right1_2_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869 VARIABLE m_s_right1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln883_1_fu_454_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883 VARIABLE add_ln883_1 LOOP VITIS_LOOP_883_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln883_fu_466_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883 VARIABLE add_ln883 LOOP VITIS_LOOP_883_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln890_fu_605_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890 VARIABLE add_ln890 LOOP VITIS_LOOP_883_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_581_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887 VARIABLE add_ln887 LOOP VITIS_LOOP_883_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} Jacobi_svd_double_16_1_16_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmpOrder_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:134 VARIABLE tmpOrder LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME Order_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:956 VARIABLE Order LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rank_fu_422_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:962 VARIABLE rank LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dim_1_fu_436_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:138 VARIABLE dim_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub44_i_fu_460_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:961 VARIABLE sub44_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_498_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:148 VARIABLE add_ln148 LOOP Loop_even BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_fu_521_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:961 VARIABLE p_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_t_fu_540_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:961 VARIABLE p_neg_t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1002_fu_589_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1002 VARIABLE add_ln1002 LOOP Loop_innerWhile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 2 URAM 0}} gesvdj_2D_double_16_1_16_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1079_1_fu_121_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079 VARIABLE add_ln1079_1 LOOP Loop_init_I_Loop_init_J BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1079_fu_133_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079 VARIABLE add_ln1079 LOOP Loop_init_I_Loop_init_J BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1085_fu_177_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085 VARIABLE add_ln1085 LOOP Loop_init_I_Loop_init_J BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1082_fu_189_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082 VARIABLE add_ln1082 LOOP Loop_init_I_Loop_init_J BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 2 URAM 0}} implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_162_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112 VARIABLE add_ln112_1 LOOP Loop_postcal_VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_174_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112 VARIABLE add_ln112 LOOP Loop_postcal_VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_222_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112 VARIABLE empty_83 LOOP Loop_postcal_VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_252_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119 VARIABLE add_ln119_1 LOOP Loop_postcal_VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_5ns_5ns_8_4_1_U239 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119 VARIABLE mul_ln119 LOOP Loop_postcal_VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_5ns_5ns_8_4_1_U239 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119 VARIABLE add_ln119 LOOP Loop_postcal_VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_290_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113 VARIABLE add_ln113 LOOP Loop_postcal_VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} implement_Pipeline_VITIS_LOOP_125_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_169_p2 SOURCE ./pca.hpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_125_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} implement_Pipeline_NSort_shift_buf_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_86_p2 SOURCE ./pca.hpp:96 VARIABLE add_ln96 LOOP NSort_shift_buf_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} implement_Pipeline_NSort_shift_buf_Loop12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_86_p2 SOURCE ./pca.hpp:96 VARIABLE add_ln96 LOOP NSort_shift_buf_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_212_p2 SOURCE ./pca.hpp:158 VARIABLE add_ln158 LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_355_p2 SOURCE ./pca.hpp:158 VARIABLE i LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_8ns_8_4_1_U261 SOURCE ./pca.hpp:160 VARIABLE mul_ln160 LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_fu_397_p2 SOURCE ./pca.hpp:156 VARIABLE sub_ln156 LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_8ns_8_4_1_U261 SOURCE ./pca.hpp:162 VARIABLE add_ln162 LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_3_fu_288_p2 SOURCE ./pca.hpp:162 VARIABLE index_3 LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_1_fu_294_p2 SOURCE ./pca.hpp:160 VARIABLE add_ln160_1 LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_300_p2 SOURCE ./pca.hpp:160 VARIABLE add_ln160 LOOP PCA_filtermat_loop_VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME signFlip_U SOURCE ./pca.hpp:211 VARIABLE signFlip LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_251_p2 SOURCE ./pca.hpp:213 VARIABLE add_ln213 LOOP PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_263_p2 SOURCE ./pca.hpp:213 VARIABLE i_4 LOOP PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul_fu_303_p2 SOURCE ./pca.hpp:213 VARIABLE mul LOOP PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_384_p2 SOURCE ./pca.hpp:219 VARIABLE add_ln219 LOOP PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln219_fu_454_p2 SOURCE ./pca.hpp:219 VARIABLE sub_ln219 LOOP PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_309_p2 SOURCE ./pca.hpp:214 VARIABLE add_ln214 LOOP PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} implement_Pipeline_VITIS_LOOP_238_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_106_p2 SOURCE ./pca.hpp:238 VARIABLE add_ln238 LOOP VITIS_LOOP_238_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} implement_Pipeline_VITIS_LOOP_244_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_215_p2 SOURCE ./pca.hpp:244 VARIABLE add_ln244 LOOP VITIS_LOOP_244_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_1_fu_224_p2 SOURCE ./pca.hpp:244 VARIABLE add_ln244_1 LOOP VITIS_LOOP_244_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_299_p2 SOURCE ./pca.hpp:247 VARIABLE add_ln247 LOOP VITIS_LOOP_244_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_2_fu_264_p2 SOURCE ./pca.hpp:244 VARIABLE add_ln244_2 LOOP VITIS_LOOP_244_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} implement {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dSortedBuf_U SOURCE ./pca.hpp:114 VARIABLE dSortedBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 3 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME iSortedBuf_U SOURCE ./pca.hpp:115 VARIABLE iSortedBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME dataA_2D_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:78 VARIABLE dataA_2D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {64 256 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME dataU_2D_U SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:79 VARIABLE dataU_2D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {64 256 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME eigVals_U SOURCE ./pca.hpp:172 VARIABLE eigVals LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 15 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME eigVecs_U SOURCE ./pca.hpp:173 VARIABLE eigVecs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 225 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pcVecs_U SOURCE ./pca.hpp:200 VARIABLE pcVecs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 15 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pcVecs_1_U SOURCE ./pca.hpp:200 VARIABLE pcVecs_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 15 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pcVecs_2_U SOURCE ./pca.hpp:200 VARIABLE pcVecs_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 15 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pcVecsNorm_U SOURCE ./pca.hpp:209 VARIABLE pcVecsNorm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 15 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pcVecsNorm_1_U SOURCE ./pca.hpp:209 VARIABLE pcVecsNorm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 15 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pcVecsNorm_2_U SOURCE ./pca.hpp:209 VARIABLE pcVecsNorm_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 15 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_392_p2 SOURCE C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:57 VARIABLE add_ln57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U304 SOURCE ./pca.hpp:124 VARIABLE add_ln124 LOOP NSort_main_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln158_fu_488_p2 SOURCE ./pca.hpp:158 VARIABLE sub_ln158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul56_fu_500_p2 SOURCE {} VARIABLE mul56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 42 BRAM 4 URAM 2}} dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_1_fu_223_p2 SOURCE ./pca.hpp:350 VARIABLE add_ln350_1 LOOP VITIS_LOOP_350_2_VITIS_LOOP_351_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_235_p2 SOURCE ./pca.hpp:350 VARIABLE add_ln350 LOOP VITIS_LOOP_350_2_VITIS_LOOP_351_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_1_fu_351_p2 SOURCE ./pca.hpp:353 VARIABLE add_ln353_1 LOOP VITIS_LOOP_350_2_VITIS_LOOP_351_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln353_fu_383_p2 SOURCE ./pca.hpp:353 VARIABLE sub_ln353 LOOP VITIS_LOOP_350_2_VITIS_LOOP_351_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_263_p2 SOURCE ./pca.hpp:351 VARIABLE add_ln351 LOOP VITIS_LOOP_350_2_VITIS_LOOP_351_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_321_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_163_p2 SOURCE ./pca.hpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul_i_fu_175_p2 SOURCE {} VARIABLE mul_i LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_181_p2 SOURCE ./pca.hpp:324 VARIABLE add_ln324 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_1_fu_187_p2 SOURCE ./pca.hpp:324 VARIABLE add_ln324_1 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U337 SOURCE ./pca.hpp:324 VARIABLE mul_ln324_1 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U338 SOURCE ./pca.hpp:324 VARIABLE mul_ln324_2 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 8 BRAM 0 URAM 0}} dut {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME standarisedData_U SOURCE ./pca.hpp:268 VARIABLE standarisedData LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 225 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U351 SOURCE ./pca.hpp:273 VARIABLE covMatrix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 225 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pca_m_pcVals_0_U SOURCE dut.cpp:40 VARIABLE pca_m_pcVals_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 3 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pca_m_pcVals_1_U SOURCE dut.cpp:40 VARIABLE pca_m_pcVals_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 3 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME pca_m_pcVecs_U SOURCE dut.cpp:40 VARIABLE pca_m_pcVecs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 30 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME pca_m_pcVecs_3_U SOURCE dut.cpp:40 VARIABLE pca_m_pcVecs_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 30 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME pca_m_pcVecs_4_U SOURCE dut.cpp:40 VARIABLE pca_m_pcVecs_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 30 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U349 SOURCE dut.cpp:31 VARIABLE mul_ln31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_30_no_dsp_0_U346 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE sqrtVals LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE dsqrt PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U352 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE sqrtVals_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_30_no_dsp_0_U348 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE sqrtVals_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln350_fu_313_p2 SOURCE ./pca.hpp:350 VARIABLE sub_ln350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 106 BRAM 8 URAM 2}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.959 seconds; current allocated memory: 719.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Execute       syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 308.93 MHz
Command     autosyn done; 33.567 sec.
Command   csynth_design done; 66.413 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 66.413 seconds; current allocated memory: 512.094 MB.
Command ap_source done; 68.057 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol opened at Sun May 05 21:32:29 -0400 2024
Execute     ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.222 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.323 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.425 sec.
Execute   set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute     create_platform xcu250-figd2104-2L-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute   config_export -flow impl -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -flow impl -rtl verilog 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./Principal_Component_Analysis.prj/sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Principal_Component_Analysis.prj/sol/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/main.cpp C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.242 sec.
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/dut.cpp C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/dut.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/dut.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/dut.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.462 sec.
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.221 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.DependenceCheck.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol opened at Mon May 06 00:26:33 -0400 2024
Execute     ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.355 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.475 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.569 sec.
Execute   set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute     create_platform xcu250-figd2104-2L-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.175 sec.
Execute   create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute   config_export -flow impl -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -flow impl -rtl verilog 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./Principal_Component_Analysis.prj/sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Principal_Component_Analysis.prj/sol/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/main.cpp C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.236 sec.
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/dut.cpp C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/dut.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/dut.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/./sim/autowrap/testbench/dut.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.534 sec.
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.159 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.DependenceCheck.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 227.118 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 256.016 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 256.016 seconds; current allocated memory: 16.680 MB.
Command ap_source done; 257.836 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol opened at Mon May 06 00:43:48 -0400 2024
Execute     ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.268 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.377 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca
Execute     config_export -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.483 sec.
Execute   set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute     create_platform xcu250-figd2104-2L-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute   config_export -flow impl -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -flow impl -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca -rtl verilog 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./Principal_Component_Analysis.prj/sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Principal_Component_Analysis.prj/sol/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
Execute     config_export -format=ip_catalog -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dut xml_exists=0
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=96 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dadddsub_64ns_64ns_64_8_full_dsp_1
dut_dadd_64ns_64ns_64_8_full_dsp_1
dut_ddiv_64ns_64ns_64_31_no_dsp_1
dut_sitodp_32ns_64_5_no_dsp_1
dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_fifo_w64_d32_A
dut_fifo_w64_d32_A
dut_fifo_w32_d2_S
dut_fifo_w32_d2_S
dut_start_for_covCorePart2_double_15_2_16_U0
dut_mac_muladd_8s_8s_8ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_mul_8s_5ns_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dsub_64ns_64ns_64_6_no_dsp_0
dut_dadd_64ns_64ns_64_6_no_dsp_0
dut_dsqrt_64ns_64ns_64_30_no_dsp_0
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_17_3_64_1_1
dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W
dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W
dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W
dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W
dut_mac_muladd_8s_5ns_5ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_urem_32ns_3ns_2_36_1
dut_sparsemux_7_2_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_7_2_64_1_1
dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dcmp_64ns_64ns_1_2_no_dsp_1
dut_implement_dSortedBuf_RAM_AUTO_1R1W
dut_implement_iSortedBuf_RAM_AUTO_1R1W
dut_implement_dataA_2D_RAM_T2P_URAM_1R1W
dut_implement_eigVals_RAM_AUTO_1R1W
dut_implement_eigVecs_RAM_AUTO_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_32ns_32ns_64_2_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_mul_32ns_34ns_65_2_1
dut_standarisedData_RAM_AUTO_1R1W
dut_pca_m_pcVals_0_RAM_AUTO_1R1W
dut_pca_m_pcVecs_RAM_AUTO_1R1W
aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a2
aveImpl_double_15_80_1_2_16_s
covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2
covCorePart1_double_15_80_1_2_16_s
covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2
covCorePart2_double_15_2_16_s
covCoreWrapper_double_15_80_1_2_16_s
dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2
implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1
Jacobi_svd_double_16_1_16_Pipeline_Loop_precal
Jacobi_svd_double_16_1_16_Pipeline_Loop_cal
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1
jacobi_rotation_2x2_double_16_s
Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2
unrollRow_double_16_1_16_9
unrollCol_double_16_1_16_10
funcDataflow_double_16_1_16_8
Jacobi_svd_double_16_1_16_s
gesvdj_2D_double_16_1_16_s
implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2
implement_Pipeline_VITIS_LOOP_125_1
implement_Pipeline_NSort_shift_buf_Loop
implement_Pipeline_NSort_shift_buf_Loop12
implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1
implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1
implement_Pipeline_VITIS_LOOP_238_2
implement_Pipeline_VITIS_LOOP_244_4
implement
dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3
dut_Pipeline_VITIS_LOOP_321_1
dut
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/top-io-be.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.compgen.dataonly.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute     sc_get_clocks dut 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=dut
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix dut_ TopModuleNoPrefix dut TopModuleWithPrefix dut' export_design_flow='impl' impl_dir='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xcu250-figd2104-2L-e 
Command     ap_part_info done; 0.136 sec.
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000022C49D51054' export_design_flow='impl' export_rpt='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xcu250-figd2104-2L-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000022C49E9D02C' export_design_flow='syn' export_rpt='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 1702.58 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1702.58 seconds; current allocated memory: 13.621 MB.
Command ap_source done; 1716.33 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol opened at Mon May 06 01:16:53 -0400 2024
Execute     ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 2.877 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.161 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.083 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca
Execute     config_export -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=300MHz 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=300MHz
Execute     config_export -vivado_clock=300MHz 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.192 sec.
Execute   set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute     create_platform xcu250-figd2104-2L-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute   config_export -flow impl -format ip_catalog -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca -rtl verilog -vivado_clock 300MHz 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca -rtl verilog -vivado_clock 300MHz 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./Principal_Component_Analysis.prj/sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Principal_Component_Analysis.prj/sol/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output C:/Vitis_Libraries/quantitative_finance/L1/tests/pca 
Execute     config_export -flow=syn -format=ip_catalog -output=C:/Vitis_Libraries/quantitative_finance/L1/tests/pca -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dut xml_exists=1
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=96 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dadddsub_64ns_64ns_64_8_full_dsp_1
dut_dadd_64ns_64ns_64_8_full_dsp_1
dut_ddiv_64ns_64ns_64_31_no_dsp_1
dut_sitodp_32ns_64_5_no_dsp_1
dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_fifo_w64_d32_A
dut_fifo_w64_d32_A
dut_fifo_w32_d2_S
dut_fifo_w32_d2_S
dut_start_for_covCorePart2_double_15_2_16_U0
dut_mac_muladd_8s_8s_8ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_mul_8s_5ns_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dsub_64ns_64ns_64_6_no_dsp_0
dut_dadd_64ns_64ns_64_6_no_dsp_0
dut_dsqrt_64ns_64ns_64_30_no_dsp_0
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_17_3_64_1_1
dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W
dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W
dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W
dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W
dut_mac_muladd_8s_5ns_5ns_8_4_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_urem_32ns_3ns_2_36_1
dut_sparsemux_7_2_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_sparsemux_7_2_64_1_1
dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dcmp_64ns_64ns_1_2_no_dsp_1
dut_implement_dSortedBuf_RAM_AUTO_1R1W
dut_implement_iSortedBuf_RAM_AUTO_1R1W
dut_implement_dataA_2D_RAM_T2P_URAM_1R1W
dut_implement_eigVals_RAM_AUTO_1R1W
dut_implement_eigVecs_RAM_AUTO_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_32ns_32ns_64_2_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_dmul_64ns_64ns_64_8_max_dsp_1
dut_mul_32ns_34ns_65_2_1
dut_standarisedData_RAM_AUTO_1R1W
dut_pca_m_pcVals_0_RAM_AUTO_1R1W
dut_pca_m_pcVecs_RAM_AUTO_1R1W
aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a1
aveImpl_double_15_80_1_2_16_Pipeline_loop_a2
aveImpl_double_15_80_1_2_16_s
covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2
covCorePart1_double_15_80_1_2_16_s
covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2
covCorePart2_double_15_2_16_s
covCoreWrapper_double_15_80_1_2_16_s
dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2
implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1
Jacobi_svd_double_16_1_16_Pipeline_Loop_precal
Jacobi_svd_double_16_1_16_Pipeline_Loop_cal
Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1
jacobi_rotation_2x2_double_16_s
Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2
unrollRow_double_16_1_16_9
unrollCol_double_16_1_16_10
funcDataflow_double_16_1_16_8
Jacobi_svd_double_16_1_16_s
gesvdj_2D_double_16_1_16_s
implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2
implement_Pipeline_VITIS_LOOP_125_1
implement_Pipeline_NSort_shift_buf_Loop
implement_Pipeline_NSort_shift_buf_Loop12
implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1
implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1
implement_Pipeline_VITIS_LOOP_238_2
implement_Pipeline_VITIS_LOOP_244_4
implement
dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3
dut_Pipeline_VITIS_LOOP_321_1
dut
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/top-io-be.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.compgen.dataonly.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/aveImpl_double_15_80_1_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart1_double_15_80_1_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCorePart2_double_15_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/covCoreWrapper_double_15_80_1_2_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/jacobi_rotation_2x2_double_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollRow_double_16_1_16_9.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/unrollCol_double_16_1_16_10.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/funcDataflow_double_16_1_16_8.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/Jacobi_svd_double_16_1_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/gesvdj_2D_double_16_1_16_s.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_125_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_NSort_shift_buf_Loop12.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_238_2.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement_Pipeline_VITIS_LOOP_244_4.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/implement.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut_Pipeline_VITIS_LOOP_321_1.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute     sc_get_clocks dut 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/misc/dut_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=dut
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.constraint.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix dut_ TopModuleNoPrefix dut TopModuleWithPrefix dut' export_design_flow='syn' impl_dir='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xcu250-figd2104-2L-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000021FD7DB6C74' export_design_flow='syn' export_rpt='C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 602.198 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 602.198 seconds; current allocated memory: 12.785 MB.
Command ap_source done; 605.682 sec.
Execute cleanup_all 
