

================================================================
== Vitis HLS Report for 'clefia_enc'
================================================================
* Date:           Mon Dec 26 13:58:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        enc_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  1.940 us|  1.940 us|  195|  195|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 195
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%rk = alloca i64 1" [src/enc.c:301]   --->   Operation 196 'alloca' 'rk' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%skey_addr_8 = getelementptr i8 %skey, i64 0, i64 8" [src/enc.c:110]   --->   Operation 197 'getelementptr' 'skey_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (2.32ns)   --->   "%skey_load_8 = load i5 %skey_addr_8" [src/enc.c:110]   --->   Operation 198 'load' 'skey_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 199 [1/2] (2.32ns)   --->   "%skey_load_8 = load i5 %skey_addr_8" [src/enc.c:110]   --->   Operation 199 'load' 'skey_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%skey_addr_9 = getelementptr i8 %skey, i64 0, i64 9" [src/enc.c:110]   --->   Operation 200 'getelementptr' 'skey_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (2.32ns)   --->   "%skey_load_9 = load i5 %skey_addr_9" [src/enc.c:110]   --->   Operation 201 'load' 'skey_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 202 [1/2] (2.32ns)   --->   "%skey_load_9 = load i5 %skey_addr_9" [src/enc.c:110]   --->   Operation 202 'load' 'skey_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%skey_addr_10 = getelementptr i8 %skey, i64 0, i64 10" [src/enc.c:110]   --->   Operation 203 'getelementptr' 'skey_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (2.32ns)   --->   "%skey_load_10 = load i5 %skey_addr_10" [src/enc.c:110]   --->   Operation 204 'load' 'skey_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 205 [1/2] (2.32ns)   --->   "%skey_load_10 = load i5 %skey_addr_10" [src/enc.c:110]   --->   Operation 205 'load' 'skey_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%skey_addr_11 = getelementptr i8 %skey, i64 0, i64 11" [src/enc.c:110]   --->   Operation 206 'getelementptr' 'skey_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [2/2] (2.32ns)   --->   "%skey_load_11 = load i5 %skey_addr_11" [src/enc.c:110]   --->   Operation 207 'load' 'skey_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 0" [src/enc.c:110]   --->   Operation 208 'getelementptr' 'skey_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [src/enc.c:110]   --->   Operation 209 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 210 [1/2] (2.32ns)   --->   "%skey_load_11 = load i5 %skey_addr_11" [src/enc.c:110]   --->   Operation 210 'load' 'skey_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 0" [src/enc.c:305]   --->   Operation 211 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [src/enc.c:110]   --->   Operation 212 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%skey_addr_1 = getelementptr i8 %skey, i64 0, i64 1" [src/enc.c:110]   --->   Operation 213 'getelementptr' 'skey_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [2/2] (2.32ns)   --->   "%skey_load_1 = load i5 %skey_addr_1" [src/enc.c:110]   --->   Operation 214 'load' 'skey_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load, i8 %rk_addr" [src/enc.c:110]   --->   Operation 215 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 216 [1/2] (2.32ns)   --->   "%skey_load_1 = load i5 %skey_addr_1" [src/enc.c:110]   --->   Operation 216 'load' 'skey_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%skey_addr_2 = getelementptr i8 %skey, i64 0, i64 2" [src/enc.c:110]   --->   Operation 217 'getelementptr' 'skey_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [2/2] (2.32ns)   --->   "%skey_load_2 = load i5 %skey_addr_2" [src/enc.c:110]   --->   Operation 218 'load' 'skey_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%rk_addr_1 = getelementptr i8 %rk, i64 0, i64 1" [src/enc.c:110]   --->   Operation 219 'getelementptr' 'rk_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_1, i8 %rk_addr_1" [src/enc.c:110]   --->   Operation 220 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 221 [1/2] (2.32ns)   --->   "%skey_load_2 = load i5 %skey_addr_2" [src/enc.c:110]   --->   Operation 221 'load' 'skey_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%skey_addr_3 = getelementptr i8 %skey, i64 0, i64 3" [src/enc.c:110]   --->   Operation 222 'getelementptr' 'skey_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [2/2] (2.32ns)   --->   "%skey_load_3 = load i5 %skey_addr_3" [src/enc.c:110]   --->   Operation 223 'load' 'skey_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%rk_addr_2 = getelementptr i8 %rk, i64 0, i64 2" [src/enc.c:110]   --->   Operation 224 'getelementptr' 'rk_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_2, i8 %rk_addr_2" [src/enc.c:110]   --->   Operation 225 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 226 [1/2] (2.32ns)   --->   "%skey_load_3 = load i5 %skey_addr_3" [src/enc.c:110]   --->   Operation 226 'load' 'skey_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%skey_addr_12 = getelementptr i8 %skey, i64 0, i64 12" [src/enc.c:110]   --->   Operation 227 'getelementptr' 'skey_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [2/2] (2.32ns)   --->   "%skey_load_12 = load i5 %skey_addr_12" [src/enc.c:110]   --->   Operation 228 'load' 'skey_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%rk_addr_3 = getelementptr i8 %rk, i64 0, i64 3" [src/enc.c:110]   --->   Operation 229 'getelementptr' 'rk_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_3, i8 %rk_addr_3" [src/enc.c:110]   --->   Operation 230 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 231 [1/2] (2.32ns)   --->   "%skey_load_12 = load i5 %skey_addr_12" [src/enc.c:110]   --->   Operation 231 'load' 'skey_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%skey_addr_13 = getelementptr i8 %skey, i64 0, i64 13" [src/enc.c:110]   --->   Operation 232 'getelementptr' 'skey_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [2/2] (2.32ns)   --->   "%skey_load_13 = load i5 %skey_addr_13" [src/enc.c:110]   --->   Operation 233 'load' 'skey_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 234 [1/2] (2.32ns)   --->   "%skey_load_13 = load i5 %skey_addr_13" [src/enc.c:110]   --->   Operation 234 'load' 'skey_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%skey_addr_14 = getelementptr i8 %skey, i64 0, i64 14" [src/enc.c:110]   --->   Operation 235 'getelementptr' 'skey_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [2/2] (2.32ns)   --->   "%skey_load_14 = load i5 %skey_addr_14" [src/enc.c:110]   --->   Operation 236 'load' 'skey_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 237 [1/1] (0.99ns)   --->   "%xor_ln117_8 = xor i8 %skey_load_8, i8 153" [src/enc.c:117]   --->   Operation 237 'xor' 'xor_ln117_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.99ns)   --->   "%xor_ln117_10 = xor i8 %skey_load_10, i8 138" [src/enc.c:117]   --->   Operation 238 'xor' 'xor_ln117_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %xor_ln117_8" [src/enc.c:166->src/enc.c:188]   --->   Operation 239 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166" [src/enc.c:166->src/enc.c:188]   --->   Operation 240 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [2/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s1_addr_2" [src/enc.c:166->src/enc.c:188]   --->   Operation 241 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %xor_ln117_10" [src/enc.c:168->src/enc.c:188]   --->   Operation 242 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%clefia_s1_addr_3 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168" [src/enc.c:168->src/enc.c:188]   --->   Operation 243 'getelementptr' 'clefia_s1_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s1_addr_3" [src/enc.c:168->src/enc.c:188]   --->   Operation 244 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 6.99>
ST_12 : Operation 245 [1/2] (2.32ns)   --->   "%skey_load_14 = load i5 %skey_addr_14" [src/enc.c:110]   --->   Operation 245 'load' 'skey_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%skey_addr_15 = getelementptr i8 %skey, i64 0, i64 15" [src/enc.c:110]   --->   Operation 246 'getelementptr' 'skey_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [2/2] (2.32ns)   --->   "%skey_load_15 = load i5 %skey_addr_15" [src/enc.c:110]   --->   Operation 247 'load' 'skey_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 248 [1/1] (0.99ns)   --->   "%xor_ln117_9 = xor i8 %skey_load_9, i8 74" [src/enc.c:117]   --->   Operation 248 'xor' 'xor_ln117_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.99ns)   --->   "%xor_ln117_11 = xor i8 %skey_load_11, i8 66" [src/enc.c:117]   --->   Operation 249 'xor' 'xor_ln117_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s1_addr_2" [src/enc.c:166->src/enc.c:188]   --->   Operation 250 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %xor_ln117_9" [src/enc.c:167->src/enc.c:188]   --->   Operation 251 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167" [src/enc.c:167->src/enc.c:188]   --->   Operation 252 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [2/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s0_addr_2" [src/enc.c:167->src/enc.c:188]   --->   Operation 253 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 254 [1/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s1_addr_3" [src/enc.c:168->src/enc.c:188]   --->   Operation 254 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i8 %xor_ln117_11" [src/enc.c:169->src/enc.c:188]   --->   Operation 255 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%clefia_s0_addr_3 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169" [src/enc.c:169->src/enc.c:188]   --->   Operation 256 'getelementptr' 'clefia_s0_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [2/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr_3" [src/enc.c:169->src/enc.c:188]   --->   Operation 257 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_6, i32 7" [src/enc.c:124]   --->   Operation 258 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%xor_ln125_11 = xor i8 %z_6, i8 14" [src/enc.c:125]   --->   Operation 259 'xor' 'xor_ln125_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_11 = select i1 %tmp_22, i8 %xor_ln125_11, i8 %z_6" [src/enc.c:124]   --->   Operation 260 'select' 'select_ln124_11' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln127_76 = trunc i8 %select_ln124_11" [src/enc.c:127]   --->   Operation 261 'trunc' 'trunc_ln127_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_11, i32 7" [src/enc.c:127]   --->   Operation 262 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln127_77 = trunc i8 %select_ln124_11" [src/enc.c:127]   --->   Operation 263 'trunc' 'trunc_ln127_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln127_78 = trunc i8 %select_ln124_11" [src/enc.c:127]   --->   Operation 264 'trunc' 'trunc_ln127_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln127_85 = trunc i8 %select_ln124_11" [src/enc.c:127]   --->   Operation 265 'trunc' 'trunc_ln127_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln127_86 = trunc i8 %select_ln124_11" [src/enc.c:127]   --->   Operation 266 'trunc' 'trunc_ln127_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_76, i1 %tmp_23" [src/enc.c:127]   --->   Operation 267 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_4, i32 7" [src/enc.c:124]   --->   Operation 268 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%xor_ln125_15 = xor i8 %z_4, i8 14" [src/enc.c:125]   --->   Operation 269 'xor' 'xor_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_15 = select i1 %tmp_30, i8 %xor_ln125_15, i8 %z_4" [src/enc.c:124]   --->   Operation 270 'select' 'select_ln124_15' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln127_108 = trunc i8 %select_ln124_15" [src/enc.c:127]   --->   Operation 271 'trunc' 'trunc_ln127_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_15, i32 7" [src/enc.c:127]   --->   Operation 272 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_108, i1 %tmp_31" [src/enc.c:127]   --->   Operation 273 'bitconcatenate' 'x_assign_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_15, i32 6" [src/enc.c:124]   --->   Operation 274 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%xor_ln125_16 = xor i8 %x_assign_9, i8 14" [src/enc.c:125]   --->   Operation 275 'xor' 'xor_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_16 = select i1 %tmp_32, i8 %xor_ln125_16, i8 %x_assign_9" [src/enc.c:124]   --->   Operation 276 'select' 'select_ln124_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln127_112 = trunc i8 %select_ln124_16" [src/enc.c:127]   --->   Operation 277 'trunc' 'trunc_ln127_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_16, i32 7" [src/enc.c:127]   --->   Operation 278 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%x_assign_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_112, i1 %tmp_33" [src/enc.c:127]   --->   Operation 279 'bitconcatenate' 'x_assign_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_16, i32 6" [src/enc.c:124]   --->   Operation 280 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%xor_ln125_17 = xor i8 %x_assign_10, i8 14" [src/enc.c:125]   --->   Operation 281 'xor' 'xor_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_17 = select i1 %tmp_34, i8 %xor_ln125_17, i8 %x_assign_10" [src/enc.c:124]   --->   Operation 282 'select' 'select_ln124_17' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln127_113 = trunc i8 %select_ln124_17" [src/enc.c:127]   --->   Operation 283 'trunc' 'trunc_ln127_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_17, i32 7" [src/enc.c:127]   --->   Operation 284 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_18)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_11, i32 6" [src/enc.c:124]   --->   Operation 285 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_18)   --->   "%xor_ln125_18 = xor i8 %x_assign_5, i8 14" [src/enc.c:125]   --->   Operation 286 'xor' 'xor_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_18 = select i1 %tmp_36, i8 %xor_ln125_18, i8 %x_assign_5" [src/enc.c:124]   --->   Operation 287 'select' 'select_ln124_18' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln127_119 = trunc i8 %select_ln124_18" [src/enc.c:127]   --->   Operation 288 'trunc' 'trunc_ln127_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_18, i32 7" [src/enc.c:127]   --->   Operation 289 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%x_assign_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_119, i1 %tmp_37" [src/enc.c:127]   --->   Operation 290 'bitconcatenate' 'x_assign_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_18, i32 6" [src/enc.c:124]   --->   Operation 291 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%xor_ln125_19 = xor i8 %x_assign_11, i8 14" [src/enc.c:125]   --->   Operation 292 'xor' 'xor_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_19 = select i1 %tmp_38, i8 %xor_ln125_19, i8 %x_assign_11" [src/enc.c:124]   --->   Operation 293 'select' 'select_ln124_19' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln127_120 = trunc i8 %select_ln124_19" [src/enc.c:127]   --->   Operation 294 'trunc' 'trunc_ln127_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_19, i32 7" [src/enc.c:127]   --->   Operation 295 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.99>
ST_13 : Operation 296 [1/2] (2.32ns)   --->   "%skey_load_15 = load i5 %skey_addr_15" [src/enc.c:110]   --->   Operation 296 'load' 'skey_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 297 [1/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s0_addr_2" [src/enc.c:167->src/enc.c:188]   --->   Operation 297 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 298 [1/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr_3" [src/enc.c:169->src/enc.c:188]   --->   Operation 298 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_8)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_5, i32 7" [src/enc.c:124]   --->   Operation 299 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_8)   --->   "%xor_ln125_8 = xor i8 %z_5, i8 14" [src/enc.c:125]   --->   Operation 300 'xor' 'xor_ln125_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_8 = select i1 %tmp_16, i8 %xor_ln125_8, i8 %z_5" [src/enc.c:124]   --->   Operation 301 'select' 'select_ln124_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln127_54 = trunc i8 %select_ln124_8" [src/enc.c:127]   --->   Operation 302 'trunc' 'trunc_ln127_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_8, i32 7" [src/enc.c:127]   --->   Operation 303 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%trunc_ln127_55 = trunc i8 %select_ln124_8" [src/enc.c:127]   --->   Operation 304 'trunc' 'trunc_ln127_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_54, i1 %tmp_17" [src/enc.c:127]   --->   Operation 305 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_8, i32 6" [src/enc.c:124]   --->   Operation 306 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%xor_ln125_9 = xor i8 %x_assign_3, i8 14" [src/enc.c:125]   --->   Operation 307 'xor' 'xor_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_9 = select i1 %tmp_18, i8 %xor_ln125_9, i8 %x_assign_3" [src/enc.c:124]   --->   Operation 308 'select' 'select_ln124_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln127_58 = trunc i8 %select_ln124_9" [src/enc.c:127]   --->   Operation 309 'trunc' 'trunc_ln127_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_9, i32 7" [src/enc.c:127]   --->   Operation 310 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_58, i1 %tmp_19" [src/enc.c:127]   --->   Operation 311 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_10)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_9, i32 6" [src/enc.c:124]   --->   Operation 312 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_10)   --->   "%xor_ln125_10 = xor i8 %x_assign_4, i8 14" [src/enc.c:125]   --->   Operation 313 'xor' 'xor_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_10 = select i1 %tmp_20, i8 %xor_ln125_10, i8 %x_assign_4" [src/enc.c:124]   --->   Operation 314 'select' 'select_ln124_10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln127_59 = trunc i8 %select_ln124_10" [src/enc.c:127]   --->   Operation 315 'trunc' 'trunc_ln127_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_10, i32 7" [src/enc.c:127]   --->   Operation 316 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln127_60 = trunc i8 %select_ln124_10" [src/enc.c:127]   --->   Operation 317 'trunc' 'trunc_ln127_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln127_67 = trunc i8 %select_ln124_10" [src/enc.c:127]   --->   Operation 318 'trunc' 'trunc_ln127_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_12)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_7, i32 7" [src/enc.c:124]   --->   Operation 319 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_12)   --->   "%xor_ln125_12 = xor i8 %z_7, i8 14" [src/enc.c:125]   --->   Operation 320 'xor' 'xor_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_12 = select i1 %tmp_24, i8 %xor_ln125_12, i8 %z_7" [src/enc.c:124]   --->   Operation 321 'select' 'select_ln124_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln127_93 = trunc i8 %select_ln124_12" [src/enc.c:127]   --->   Operation 322 'trunc' 'trunc_ln127_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_12, i32 7" [src/enc.c:127]   --->   Operation 323 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln127_94 = trunc i8 %select_ln124_12" [src/enc.c:127]   --->   Operation 324 'trunc' 'trunc_ln127_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln127_95 = trunc i8 %select_ln124_12" [src/enc.c:127]   --->   Operation 325 'trunc' 'trunc_ln127_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln127_96 = trunc i8 %select_ln124_12" [src/enc.c:127]   --->   Operation 326 'trunc' 'trunc_ln127_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln127_97 = trunc i8 %select_ln124_12" [src/enc.c:127]   --->   Operation 327 'trunc' 'trunc_ln127_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_93, i1 %tmp_25" [src/enc.c:127]   --->   Operation 328 'bitconcatenate' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_12, i32 6" [src/enc.c:124]   --->   Operation 329 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%xor_ln125_13 = xor i8 %x_assign_7, i8 14" [src/enc.c:125]   --->   Operation 330 'xor' 'xor_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_13 = select i1 %tmp_26, i8 %xor_ln125_13, i8 %x_assign_7" [src/enc.c:124]   --->   Operation 331 'select' 'select_ln124_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln127_100 = trunc i8 %select_ln124_13" [src/enc.c:127]   --->   Operation 332 'trunc' 'trunc_ln127_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_13, i32 7" [src/enc.c:127]   --->   Operation 333 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_100, i1 %tmp_27" [src/enc.c:127]   --->   Operation 334 'bitconcatenate' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_14)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_13, i32 6" [src/enc.c:124]   --->   Operation 335 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_14)   --->   "%xor_ln125_14 = xor i8 %x_assign_8, i8 14" [src/enc.c:125]   --->   Operation 336 'xor' 'xor_ln125_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_14 = select i1 %tmp_28, i8 %xor_ln125_14, i8 %x_assign_8" [src/enc.c:124]   --->   Operation 337 'select' 'select_ln124_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln127_101 = trunc i8 %select_ln124_14" [src/enc.c:127]   --->   Operation 338 'trunc' 'trunc_ln127_101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_14, i32 7" [src/enc.c:127]   --->   Operation 339 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln127_102 = trunc i8 %select_ln124_14" [src/enc.c:127]   --->   Operation 340 'trunc' 'trunc_ln127_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln127_103 = trunc i8 %select_ln124_14" [src/enc.c:127]   --->   Operation 341 'trunc' 'trunc_ln127_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%trunc_ln127_109 = trunc i8 %select_ln124_15" [src/enc.c:127]   --->   Operation 342 'trunc' 'trunc_ln127_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%trunc_ln127_114 = trunc i8 %select_ln124_17" [src/enc.c:127]   --->   Operation 343 'trunc' 'trunc_ln127_114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%trunc_ln127_115 = trunc i8 %select_ln124_17" [src/enc.c:127]   --->   Operation 344 'trunc' 'trunc_ln127_115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%trunc_ln127_116 = trunc i8 %select_ln124_17" [src/enc.c:127]   --->   Operation 345 'trunc' 'trunc_ln127_116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%trunc_ln127_117 = trunc i8 %select_ln124_17" [src/enc.c:127]   --->   Operation 346 'trunc' 'trunc_ln127_117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%trunc_ln127_118 = trunc i8 %select_ln124_17" [src/enc.c:127]   --->   Operation 347 'trunc' 'trunc_ln127_118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln127_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_113, i1 %tmp_35" [src/enc.c:127]   --->   Operation 348 'bitconcatenate' 'or_ln127_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%trunc_ln127_121 = trunc i8 %select_ln124_19" [src/enc.c:127]   --->   Operation 349 'trunc' 'trunc_ln127_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%trunc_ln127_122 = trunc i8 %select_ln124_19" [src/enc.c:127]   --->   Operation 350 'trunc' 'trunc_ln127_122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%trunc_ln127_123 = trunc i8 %select_ln124_19" [src/enc.c:127]   --->   Operation 351 'trunc' 'trunc_ln127_123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%trunc_ln127_124 = trunc i8 %select_ln124_19" [src/enc.c:127]   --->   Operation 352 'trunc' 'trunc_ln127_124' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%trunc_ln127_125 = trunc i8 %select_ln124_19" [src/enc.c:127]   --->   Operation 353 'trunc' 'trunc_ln127_125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln127_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_120, i1 %tmp_39" [src/enc.c:127]   --->   Operation 354 'bitconcatenate' 'or_ln127_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln117_47 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_97, i1 %tmp_25" [src/enc.c:117]   --->   Operation 355 'bitconcatenate' 'or_ln117_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln117_48 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_96, i1 %tmp_25" [src/enc.c:117]   --->   Operation 356 'bitconcatenate' 'or_ln117_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln117_49 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_95, i1 %tmp_25" [src/enc.c:117]   --->   Operation 357 'bitconcatenate' 'or_ln117_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln117_50 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_94, i1 %tmp_25" [src/enc.c:117]   --->   Operation 358 'bitconcatenate' 'or_ln117_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln117_56 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_86, i1 %tmp_23" [src/enc.c:117]   --->   Operation 359 'bitconcatenate' 'or_ln117_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln117_58 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_85, i1 %tmp_23" [src/enc.c:117]   --->   Operation 360 'bitconcatenate' 'or_ln117_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln117_60 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_78, i1 %tmp_23" [src/enc.c:117]   --->   Operation 361 'bitconcatenate' 'or_ln117_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln117_62 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_77, i1 %tmp_23" [src/enc.c:117]   --->   Operation 362 'bitconcatenate' 'or_ln117_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%trunc_ln117_56 = trunc i8 %z_5" [src/enc.c:117]   --->   Operation 363 'trunc' 'trunc_ln117_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%trunc_ln117_57 = trunc i8 %z_5" [src/enc.c:117]   --->   Operation 364 'trunc' 'trunc_ln117_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%trunc_ln117_58 = trunc i8 %z_5" [src/enc.c:117]   --->   Operation 365 'trunc' 'trunc_ln117_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%trunc_ln117_59 = trunc i8 %z_5" [src/enc.c:117]   --->   Operation 366 'trunc' 'trunc_ln117_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_908)   --->   "%trunc_ln117_60 = trunc i8 %z_5" [src/enc.c:117]   --->   Operation 367 'trunc' 'trunc_ln117_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_13)   --->   "%xor_ln117_755 = xor i8 %z_5, i8 %x_assign_7" [src/enc.c:117]   --->   Operation 368 'xor' 'xor_ln117_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_908)   --->   "%trunc_ln117_61 = trunc i8 %skey_load_13" [src/enc.c:117]   --->   Operation 369 'trunc' 'trunc_ln117_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_908)   --->   "%xor_ln117_756 = xor i1 %trunc_ln117_60, i1 %tmp_25" [src/enc.c:117]   --->   Operation 370 'xor' 'xor_ln117_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%trunc_ln117_62 = trunc i8 %skey_load_13" [src/enc.c:117]   --->   Operation 371 'trunc' 'trunc_ln117_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%xor_ln117_757 = xor i7 %trunc_ln117_59, i7 %or_ln117_50" [src/enc.c:117]   --->   Operation 372 'xor' 'xor_ln117_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%trunc_ln117_63 = trunc i8 %skey_load_13" [src/enc.c:117]   --->   Operation 373 'trunc' 'trunc_ln117_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%xor_ln117_758 = xor i6 %trunc_ln117_58, i6 %or_ln117_49" [src/enc.c:117]   --->   Operation 374 'xor' 'xor_ln117_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%trunc_ln117_64 = trunc i8 %skey_load_13" [src/enc.c:117]   --->   Operation 375 'trunc' 'trunc_ln117_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%xor_ln117_759 = xor i5 %trunc_ln117_57, i5 %or_ln117_48" [src/enc.c:117]   --->   Operation 376 'xor' 'xor_ln117_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%trunc_ln117_65 = trunc i8 %skey_load_13" [src/enc.c:117]   --->   Operation 377 'trunc' 'trunc_ln117_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%xor_ln117_760 = xor i4 %trunc_ln117_56, i4 %or_ln117_47" [src/enc.c:117]   --->   Operation 378 'xor' 'xor_ln117_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_13)   --->   "%xor_ln117_761 = xor i8 %xor_ln117_755, i8 %skey_load_13" [src/enc.c:117]   --->   Operation 379 'xor' 'xor_ln117_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%or_ln117_69 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_125, i1 %tmp_39" [src/enc.c:117]   --->   Operation 380 'bitconcatenate' 'or_ln117_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%or_ln117_70 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_124, i1 %tmp_39" [src/enc.c:117]   --->   Operation 381 'bitconcatenate' 'or_ln117_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%or_ln117_71 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_123, i1 %tmp_39" [src/enc.c:117]   --->   Operation 382 'bitconcatenate' 'or_ln117_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%or_ln117_72 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_122, i1 %tmp_39" [src/enc.c:117]   --->   Operation 383 'bitconcatenate' 'or_ln117_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_13)   --->   "%xor_ln117_762 = xor i8 %x_assign_5, i8 %or_ln127_3" [src/enc.c:117]   --->   Operation 384 'xor' 'xor_ln117_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_908)   --->   "%xor_ln117_763 = xor i1 %tmp_23, i1 %tmp_39" [src/enc.c:117]   --->   Operation 385 'xor' 'xor_ln117_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%or_ln117_73 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_118, i1 %tmp_35" [src/enc.c:117]   --->   Operation 386 'bitconcatenate' 'or_ln117_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%xor_ln117_764 = xor i7 %or_ln117_62, i7 %or_ln117_72" [src/enc.c:117]   --->   Operation 387 'xor' 'xor_ln117_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%or_ln117_74 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_117, i1 %tmp_35" [src/enc.c:117]   --->   Operation 388 'bitconcatenate' 'or_ln117_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%xor_ln117_765 = xor i6 %or_ln117_60, i6 %or_ln117_71" [src/enc.c:117]   --->   Operation 389 'xor' 'xor_ln117_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%or_ln117_75 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_116, i1 %tmp_35" [src/enc.c:117]   --->   Operation 390 'bitconcatenate' 'or_ln117_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%xor_ln117_766 = xor i5 %or_ln117_58, i5 %or_ln117_70" [src/enc.c:117]   --->   Operation 391 'xor' 'xor_ln117_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%or_ln117_76 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_115, i1 %tmp_35" [src/enc.c:117]   --->   Operation 392 'bitconcatenate' 'or_ln117_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%xor_ln117_767 = xor i4 %or_ln117_56, i4 %or_ln117_69" [src/enc.c:117]   --->   Operation 393 'xor' 'xor_ln117_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_13)   --->   "%xor_ln117_768 = xor i8 %xor_ln117_762, i8 %or_ln127_1" [src/enc.c:117]   --->   Operation 394 'xor' 'xor_ln117_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%xor_ln117_769 = xor i4 %xor_ln117_760, i4 %trunc_ln117_65" [src/enc.c:117]   --->   Operation 395 'xor' 'xor_ln117_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_912)   --->   "%xor_ln117_770 = xor i4 %xor_ln117_767, i4 %or_ln117_76" [src/enc.c:117]   --->   Operation 396 'xor' 'xor_ln117_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%xor_ln117_771 = xor i5 %xor_ln117_759, i5 %trunc_ln117_64" [src/enc.c:117]   --->   Operation 397 'xor' 'xor_ln117_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_911)   --->   "%xor_ln117_772 = xor i5 %xor_ln117_766, i5 %or_ln117_75" [src/enc.c:117]   --->   Operation 398 'xor' 'xor_ln117_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%xor_ln117_773 = xor i6 %xor_ln117_758, i6 %trunc_ln117_63" [src/enc.c:117]   --->   Operation 399 'xor' 'xor_ln117_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_910)   --->   "%xor_ln117_774 = xor i6 %xor_ln117_765, i6 %or_ln117_74" [src/enc.c:117]   --->   Operation 400 'xor' 'xor_ln117_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%xor_ln117_775 = xor i7 %xor_ln117_757, i7 %trunc_ln117_62" [src/enc.c:117]   --->   Operation 401 'xor' 'xor_ln117_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_909)   --->   "%xor_ln117_776 = xor i7 %xor_ln117_764, i7 %or_ln117_73" [src/enc.c:117]   --->   Operation 402 'xor' 'xor_ln117_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_908)   --->   "%xor_ln117_777 = xor i1 %xor_ln117_756, i1 %trunc_ln117_61" [src/enc.c:117]   --->   Operation 403 'xor' 'xor_ln117_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_908)   --->   "%xor_ln117_778 = xor i1 %xor_ln117_763, i1 %tmp_35" [src/enc.c:117]   --->   Operation 404 'xor' 'xor_ln117_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_13 = xor i8 %xor_ln117_768, i8 %xor_ln117_761" [src/enc.c:117]   --->   Operation 405 'xor' 'xor_ln117_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%or_ln117_81 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_55, i1 %tmp_17" [src/enc.c:117]   --->   Operation 406 'bitconcatenate' 'or_ln117_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%trunc_ln117_72 = trunc i8 %skey_load_15" [src/enc.c:117]   --->   Operation 407 'trunc' 'trunc_ln117_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_15)   --->   "%xor_ln117_795 = xor i8 %skey_load_15, i8 %x_assign_3" [src/enc.c:117]   --->   Operation 408 'xor' 'xor_ln117_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%trunc_ln117_73 = trunc i8 %z_7" [src/enc.c:117]   --->   Operation 409 'trunc' 'trunc_ln117_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%xor_ln117_796 = xor i3 %trunc_ln117_72, i3 %or_ln117_81" [src/enc.c:117]   --->   Operation 410 'xor' 'xor_ln117_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_15)   --->   "%xor_ln117_797 = xor i8 %xor_ln117_795, i8 %z_7" [src/enc.c:117]   --->   Operation 411 'xor' 'xor_ln117_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%or_ln117_82 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_121, i1 %tmp_39" [src/enc.c:117]   --->   Operation 412 'bitconcatenate' 'or_ln117_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%or_ln117_83 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_109, i1 %tmp_31" [src/enc.c:117]   --->   Operation 413 'bitconcatenate' 'or_ln117_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_15)   --->   "%xor_ln117_798 = xor i8 %x_assign_9, i8 %or_ln127_3" [src/enc.c:117]   --->   Operation 414 'xor' 'xor_ln117_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%or_ln117_84 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_114, i1 %tmp_35" [src/enc.c:117]   --->   Operation 415 'bitconcatenate' 'or_ln117_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%xor_ln117_799 = xor i3 %or_ln117_83, i3 %or_ln117_82" [src/enc.c:117]   --->   Operation 416 'xor' 'xor_ln117_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_15)   --->   "%xor_ln117_800 = xor i8 %xor_ln117_798, i8 %or_ln127_1" [src/enc.c:117]   --->   Operation 417 'xor' 'xor_ln117_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%xor_ln117_801 = xor i3 %xor_ln117_796, i3 %trunc_ln117_73" [src/enc.c:117]   --->   Operation 418 'xor' 'xor_ln117_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_953)   --->   "%xor_ln117_802 = xor i3 %xor_ln117_799, i3 %or_ln117_84" [src/enc.c:117]   --->   Operation 419 'xor' 'xor_ln117_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_15 = xor i8 %xor_ln117_800, i8 %xor_ln117_797" [src/enc.c:117]   --->   Operation 420 'xor' 'xor_ln117_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_908 = xor i1 %xor_ln117_778, i1 %xor_ln117_777" [src/enc.c:117]   --->   Operation 421 'xor' 'xor_ln117_908' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_909 = xor i7 %xor_ln117_776, i7 %xor_ln117_775" [src/enc.c:117]   --->   Operation 422 'xor' 'xor_ln117_909' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_910 = xor i6 %xor_ln117_774, i6 %xor_ln117_773" [src/enc.c:117]   --->   Operation 423 'xor' 'xor_ln117_910' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_911 = xor i5 %xor_ln117_772, i5 %xor_ln117_771" [src/enc.c:117]   --->   Operation 424 'xor' 'xor_ln117_911' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 425 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_912 = xor i4 %xor_ln117_770, i4 %xor_ln117_769" [src/enc.c:117]   --->   Operation 425 'xor' 'xor_ln117_912' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 426 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_953 = xor i3 %xor_ln117_802, i3 %xor_ln117_801" [src/enc.c:117]   --->   Operation 426 'xor' 'xor_ln117_953' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.24>
ST_14 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%trunc_ln127_56 = trunc i8 %select_ln124_8" [src/enc.c:127]   --->   Operation 427 'trunc' 'trunc_ln127_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%trunc_ln127_57 = trunc i8 %select_ln124_8" [src/enc.c:127]   --->   Operation 428 'trunc' 'trunc_ln127_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%trunc_ln127_68 = trunc i8 %select_ln124_10" [src/enc.c:127]   --->   Operation 429 'trunc' 'trunc_ln127_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%trunc_ln127_69 = trunc i8 %select_ln124_10" [src/enc.c:127]   --->   Operation 430 'trunc' 'trunc_ln127_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%trunc_ln127_70 = trunc i8 %select_ln124_10" [src/enc.c:127]   --->   Operation 431 'trunc' 'trunc_ln127_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%trunc_ln127_71 = trunc i8 %select_ln124_10" [src/enc.c:127]   --->   Operation 432 'trunc' 'trunc_ln127_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln127_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_59, i1 %tmp_21" [src/enc.c:127]   --->   Operation 433 'bitconcatenate' 'or_ln127_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%trunc_ln127_87 = trunc i8 %select_ln124_11" [src/enc.c:127]   --->   Operation 434 'trunc' 'trunc_ln127_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%trunc_ln127_92 = trunc i8 %select_ln124_11" [src/enc.c:127]   --->   Operation 435 'trunc' 'trunc_ln127_92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%trunc_ln127_98 = trunc i8 %select_ln124_12" [src/enc.c:127]   --->   Operation 436 'trunc' 'trunc_ln127_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%trunc_ln127_99 = trunc i8 %select_ln124_12" [src/enc.c:127]   --->   Operation 437 'trunc' 'trunc_ln127_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%trunc_ln127_104 = trunc i8 %select_ln124_14" [src/enc.c:127]   --->   Operation 438 'trunc' 'trunc_ln127_104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%trunc_ln127_105 = trunc i8 %select_ln124_14" [src/enc.c:127]   --->   Operation 439 'trunc' 'trunc_ln127_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%trunc_ln127_106 = trunc i8 %select_ln124_14" [src/enc.c:127]   --->   Operation 440 'trunc' 'trunc_ln127_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%trunc_ln127_107 = trunc i8 %select_ln124_14" [src/enc.c:127]   --->   Operation 441 'trunc' 'trunc_ln127_107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln127_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_101, i1 %tmp_29" [src/enc.c:127]   --->   Operation 442 'bitconcatenate' 'or_ln127_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%trunc_ln127_110 = trunc i8 %select_ln124_15" [src/enc.c:127]   --->   Operation 443 'trunc' 'trunc_ln127_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%trunc_ln127_111 = trunc i8 %select_ln124_15" [src/enc.c:127]   --->   Operation 444 'trunc' 'trunc_ln127_111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%or_ln117_45 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_99, i1 %tmp_25" [src/enc.c:117]   --->   Operation 445 'bitconcatenate' 'or_ln117_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%trunc_ln117_44 = trunc i8 %z_4" [src/enc.c:117]   --->   Operation 446 'trunc' 'trunc_ln117_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%or_ln117_46 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_98, i1 %tmp_25" [src/enc.c:117]   --->   Operation 447 'bitconcatenate' 'or_ln117_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%trunc_ln117_45 = trunc i8 %z_4" [src/enc.c:117]   --->   Operation 448 'trunc' 'trunc_ln117_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%trunc_ln117_46 = trunc i8 %z_4" [src/enc.c:117]   --->   Operation 449 'trunc' 'trunc_ln117_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%trunc_ln117_47 = trunc i8 %z_4" [src/enc.c:117]   --->   Operation 450 'trunc' 'trunc_ln117_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_876)   --->   "%trunc_ln117_48 = trunc i8 %z_4" [src/enc.c:117]   --->   Operation 451 'trunc' 'trunc_ln117_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_875)   --->   "%trunc_ln117_49 = trunc i8 %z_4" [src/enc.c:117]   --->   Operation 452 'trunc' 'trunc_ln117_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_12)   --->   "%xor_ln117_727 = xor i8 %z_4, i8 %x_assign_7" [src/enc.c:117]   --->   Operation 453 'xor' 'xor_ln117_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_875)   --->   "%trunc_ln117_50 = trunc i8 %skey_load_12" [src/enc.c:117]   --->   Operation 454 'trunc' 'trunc_ln117_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_875)   --->   "%xor_ln117_728 = xor i7 %trunc_ln117_49, i7 %or_ln117_50" [src/enc.c:117]   --->   Operation 455 'xor' 'xor_ln117_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_876)   --->   "%trunc_ln117_51 = trunc i8 %skey_load_12" [src/enc.c:117]   --->   Operation 456 'trunc' 'trunc_ln117_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_876)   --->   "%xor_ln117_729 = xor i6 %trunc_ln117_48, i6 %or_ln117_49" [src/enc.c:117]   --->   Operation 457 'xor' 'xor_ln117_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%trunc_ln117_52 = trunc i8 %skey_load_12" [src/enc.c:117]   --->   Operation 458 'trunc' 'trunc_ln117_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%xor_ln117_730 = xor i5 %trunc_ln117_47, i5 %or_ln117_48" [src/enc.c:117]   --->   Operation 459 'xor' 'xor_ln117_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%trunc_ln117_53 = trunc i8 %skey_load_12" [src/enc.c:117]   --->   Operation 460 'trunc' 'trunc_ln117_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%xor_ln117_731 = xor i4 %trunc_ln117_46, i4 %or_ln117_47" [src/enc.c:117]   --->   Operation 461 'xor' 'xor_ln117_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%trunc_ln117_54 = trunc i8 %skey_load_12" [src/enc.c:117]   --->   Operation 462 'trunc' 'trunc_ln117_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%xor_ln117_732 = xor i3 %trunc_ln117_45, i3 %or_ln117_46" [src/enc.c:117]   --->   Operation 463 'xor' 'xor_ln117_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%trunc_ln117_55 = trunc i8 %skey_load_12" [src/enc.c:117]   --->   Operation 464 'trunc' 'trunc_ln117_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%xor_ln117_733 = xor i2 %trunc_ln117_44, i2 %or_ln117_45" [src/enc.c:117]   --->   Operation 465 'xor' 'xor_ln117_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_12)   --->   "%xor_ln117_734 = xor i8 %xor_ln117_727, i8 %skey_load_12" [src/enc.c:117]   --->   Operation 466 'xor' 'xor_ln117_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%or_ln117_51 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_107, i1 %tmp_29" [src/enc.c:117]   --->   Operation 467 'bitconcatenate' 'or_ln117_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%or_ln117_52 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_92, i1 %tmp_23" [src/enc.c:117]   --->   Operation 468 'bitconcatenate' 'or_ln117_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%or_ln117_53 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_106, i1 %tmp_29" [src/enc.c:117]   --->   Operation 469 'bitconcatenate' 'or_ln117_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%or_ln117_54 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_87, i1 %tmp_23" [src/enc.c:117]   --->   Operation 470 'bitconcatenate' 'or_ln117_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%or_ln117_55 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_105, i1 %tmp_29" [src/enc.c:117]   --->   Operation 471 'bitconcatenate' 'or_ln117_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%or_ln117_57 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_104, i1 %tmp_29" [src/enc.c:117]   --->   Operation 472 'bitconcatenate' 'or_ln117_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln117_59 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_103, i1 %tmp_29" [src/enc.c:117]   --->   Operation 473 'bitconcatenate' 'or_ln117_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln117_61 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_102, i1 %tmp_29" [src/enc.c:117]   --->   Operation 474 'bitconcatenate' 'or_ln117_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_12)   --->   "%xor_ln117_735 = xor i8 %x_assign_5, i8 %or_ln127_s" [src/enc.c:117]   --->   Operation 475 'xor' 'xor_ln117_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln117_63 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_67, i1 %tmp_21" [src/enc.c:117]   --->   Operation 476 'bitconcatenate' 'or_ln117_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_875)   --->   "%xor_ln117_736 = xor i7 %or_ln117_62, i7 %or_ln117_61" [src/enc.c:117]   --->   Operation 477 'xor' 'xor_ln117_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln117_64 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_60, i1 %tmp_21" [src/enc.c:117]   --->   Operation 478 'bitconcatenate' 'or_ln117_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_876)   --->   "%xor_ln117_737 = xor i6 %or_ln117_60, i6 %or_ln117_59" [src/enc.c:117]   --->   Operation 479 'xor' 'xor_ln117_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%or_ln117_65 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_71, i1 %tmp_21" [src/enc.c:117]   --->   Operation 480 'bitconcatenate' 'or_ln117_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%xor_ln117_738 = xor i5 %or_ln117_58, i5 %or_ln117_57" [src/enc.c:117]   --->   Operation 481 'xor' 'xor_ln117_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%or_ln117_66 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_70, i1 %tmp_21" [src/enc.c:117]   --->   Operation 482 'bitconcatenate' 'or_ln117_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%xor_ln117_739 = xor i4 %or_ln117_56, i4 %or_ln117_55" [src/enc.c:117]   --->   Operation 483 'xor' 'xor_ln117_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%or_ln117_67 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_69, i1 %tmp_21" [src/enc.c:117]   --->   Operation 484 'bitconcatenate' 'or_ln117_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%xor_ln117_740 = xor i3 %or_ln117_54, i3 %or_ln117_53" [src/enc.c:117]   --->   Operation 485 'xor' 'xor_ln117_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%or_ln117_68 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_68, i1 %tmp_21" [src/enc.c:117]   --->   Operation 486 'bitconcatenate' 'or_ln117_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%xor_ln117_741 = xor i2 %or_ln117_52, i2 %or_ln117_51" [src/enc.c:117]   --->   Operation 487 'xor' 'xor_ln117_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_12)   --->   "%xor_ln117_742 = xor i8 %xor_ln117_735, i8 %or_ln127_9" [src/enc.c:117]   --->   Operation 488 'xor' 'xor_ln117_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%xor_ln117_743 = xor i2 %xor_ln117_733, i2 %trunc_ln117_55" [src/enc.c:117]   --->   Operation 489 'xor' 'xor_ln117_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_880)   --->   "%xor_ln117_744 = xor i2 %xor_ln117_741, i2 %or_ln117_68" [src/enc.c:117]   --->   Operation 490 'xor' 'xor_ln117_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%xor_ln117_745 = xor i3 %xor_ln117_732, i3 %trunc_ln117_54" [src/enc.c:117]   --->   Operation 491 'xor' 'xor_ln117_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_879)   --->   "%xor_ln117_746 = xor i3 %xor_ln117_740, i3 %or_ln117_67" [src/enc.c:117]   --->   Operation 492 'xor' 'xor_ln117_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%xor_ln117_747 = xor i4 %xor_ln117_731, i4 %trunc_ln117_53" [src/enc.c:117]   --->   Operation 493 'xor' 'xor_ln117_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_878)   --->   "%xor_ln117_748 = xor i4 %xor_ln117_739, i4 %or_ln117_66" [src/enc.c:117]   --->   Operation 494 'xor' 'xor_ln117_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%xor_ln117_749 = xor i5 %xor_ln117_730, i5 %trunc_ln117_52" [src/enc.c:117]   --->   Operation 495 'xor' 'xor_ln117_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_877)   --->   "%xor_ln117_750 = xor i5 %xor_ln117_738, i5 %or_ln117_65" [src/enc.c:117]   --->   Operation 496 'xor' 'xor_ln117_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_876)   --->   "%xor_ln117_751 = xor i6 %xor_ln117_729, i6 %trunc_ln117_51" [src/enc.c:117]   --->   Operation 497 'xor' 'xor_ln117_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_876)   --->   "%xor_ln117_752 = xor i6 %xor_ln117_737, i6 %or_ln117_64" [src/enc.c:117]   --->   Operation 498 'xor' 'xor_ln117_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_875)   --->   "%xor_ln117_753 = xor i7 %xor_ln117_728, i7 %trunc_ln117_50" [src/enc.c:117]   --->   Operation 499 'xor' 'xor_ln117_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_875)   --->   "%xor_ln117_754 = xor i7 %xor_ln117_736, i7 %or_ln117_63" [src/enc.c:117]   --->   Operation 500 'xor' 'xor_ln117_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 501 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_12 = xor i8 %xor_ln117_742, i8 %xor_ln117_734" [src/enc.c:117]   --->   Operation 501 'xor' 'xor_ln117_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%or_ln117_77 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_57, i1 %tmp_17" [src/enc.c:117]   --->   Operation 502 'bitconcatenate' 'or_ln117_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%trunc_ln117_66 = trunc i8 %skey_load_14" [src/enc.c:117]   --->   Operation 503 'trunc' 'trunc_ln117_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%or_ln117_78 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_56, i1 %tmp_17" [src/enc.c:117]   --->   Operation 504 'bitconcatenate' 'or_ln117_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%trunc_ln117_67 = trunc i8 %skey_load_14" [src/enc.c:117]   --->   Operation 505 'trunc' 'trunc_ln117_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_935)   --->   "%trunc_ln117_68 = trunc i8 %skey_load_14" [src/enc.c:117]   --->   Operation 506 'trunc' 'trunc_ln117_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_14)   --->   "%xor_ln117_779 = xor i8 %skey_load_14, i8 %x_assign_3" [src/enc.c:117]   --->   Operation 507 'xor' 'xor_ln117_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_935)   --->   "%trunc_ln117_69 = trunc i8 %z_6" [src/enc.c:117]   --->   Operation 508 'trunc' 'trunc_ln117_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_935)   --->   "%xor_ln117_780 = xor i1 %trunc_ln117_68, i1 %tmp_17" [src/enc.c:117]   --->   Operation 509 'xor' 'xor_ln117_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%trunc_ln117_70 = trunc i8 %z_6" [src/enc.c:117]   --->   Operation 510 'trunc' 'trunc_ln117_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%xor_ln117_781 = xor i7 %trunc_ln117_67, i7 %or_ln117_78" [src/enc.c:117]   --->   Operation 511 'xor' 'xor_ln117_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%trunc_ln117_71 = trunc i8 %z_6" [src/enc.c:117]   --->   Operation 512 'trunc' 'trunc_ln117_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%xor_ln117_782 = xor i6 %trunc_ln117_66, i6 %or_ln117_77" [src/enc.c:117]   --->   Operation 513 'xor' 'xor_ln117_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_14)   --->   "%xor_ln117_783 = xor i8 %xor_ln117_779, i8 %z_6" [src/enc.c:117]   --->   Operation 514 'xor' 'xor_ln117_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%or_ln117_79 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_111, i1 %tmp_31" [src/enc.c:117]   --->   Operation 515 'bitconcatenate' 'or_ln117_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%or_ln117_80 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_110, i1 %tmp_31" [src/enc.c:117]   --->   Operation 516 'bitconcatenate' 'or_ln117_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_14)   --->   "%xor_ln117_784 = xor i8 %x_assign_9, i8 %or_ln127_s" [src/enc.c:117]   --->   Operation 517 'xor' 'xor_ln117_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_935)   --->   "%xor_ln117_785 = xor i1 %tmp_31, i1 %tmp_29" [src/enc.c:117]   --->   Operation 518 'xor' 'xor_ln117_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%xor_ln117_786 = xor i7 %or_ln117_80, i7 %or_ln117_61" [src/enc.c:117]   --->   Operation 519 'xor' 'xor_ln117_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%xor_ln117_787 = xor i6 %or_ln117_79, i6 %or_ln117_59" [src/enc.c:117]   --->   Operation 520 'xor' 'xor_ln117_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_14)   --->   "%xor_ln117_788 = xor i8 %xor_ln117_784, i8 %or_ln127_9" [src/enc.c:117]   --->   Operation 521 'xor' 'xor_ln117_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%xor_ln117_789 = xor i6 %xor_ln117_782, i6 %trunc_ln117_71" [src/enc.c:117]   --->   Operation 522 'xor' 'xor_ln117_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_937)   --->   "%xor_ln117_790 = xor i6 %xor_ln117_787, i6 %or_ln117_64" [src/enc.c:117]   --->   Operation 523 'xor' 'xor_ln117_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%xor_ln117_791 = xor i7 %xor_ln117_781, i7 %trunc_ln117_70" [src/enc.c:117]   --->   Operation 524 'xor' 'xor_ln117_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_936)   --->   "%xor_ln117_792 = xor i7 %xor_ln117_786, i7 %or_ln117_63" [src/enc.c:117]   --->   Operation 525 'xor' 'xor_ln117_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_935)   --->   "%xor_ln117_793 = xor i1 %xor_ln117_780, i1 %trunc_ln117_69" [src/enc.c:117]   --->   Operation 526 'xor' 'xor_ln117_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_935)   --->   "%xor_ln117_794 = xor i1 %xor_ln117_785, i1 %tmp_21" [src/enc.c:117]   --->   Operation 527 'xor' 'xor_ln117_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 528 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_14 = xor i8 %xor_ln117_788, i8 %xor_ln117_783" [src/enc.c:117]   --->   Operation 528 'xor' 'xor_ln117_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 529 [1/1] (0.99ns)   --->   "%xor_ln117_25 = xor i8 %xor_ln117_13, i8 133" [src/enc.c:117]   --->   Operation 529 'xor' 'xor_ln117_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 530 [1/1] (0.99ns)   --->   "%xor_ln117_27 = xor i8 %xor_ln117_15, i8 33" [src/enc.c:117]   --->   Operation 530 'xor' 'xor_ln117_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i8 %xor_ln117_25" [src/enc.c:167->src/enc.c:188]   --->   Operation 531 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%clefia_s0_addr_6 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_1" [src/enc.c:167->src/enc.c:188]   --->   Operation 532 'getelementptr' 'clefia_s0_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 533 [2/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s0_addr_6" [src/enc.c:167->src/enc.c:188]   --->   Operation 533 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i8 %xor_ln117_27" [src/enc.c:169->src/enc.c:188]   --->   Operation 534 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 535 [1/1] (0.00ns)   --->   "%clefia_s0_addr_7 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_1" [src/enc.c:169->src/enc.c:188]   --->   Operation 535 'getelementptr' 'clefia_s0_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 536 [2/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s0_addr_7" [src/enc.c:169->src/enc.c:188]   --->   Operation 536 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 537 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_875 = xor i7 %xor_ln117_754, i7 %xor_ln117_753" [src/enc.c:117]   --->   Operation 537 'xor' 'xor_ln117_875' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 538 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_876 = xor i6 %xor_ln117_752, i6 %xor_ln117_751" [src/enc.c:117]   --->   Operation 538 'xor' 'xor_ln117_876' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_877 = xor i5 %xor_ln117_750, i5 %xor_ln117_749" [src/enc.c:117]   --->   Operation 539 'xor' 'xor_ln117_877' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 540 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_878 = xor i4 %xor_ln117_748, i4 %xor_ln117_747" [src/enc.c:117]   --->   Operation 540 'xor' 'xor_ln117_878' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 541 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_879 = xor i3 %xor_ln117_746, i3 %xor_ln117_745" [src/enc.c:117]   --->   Operation 541 'xor' 'xor_ln117_879' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 542 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_880 = xor i2 %xor_ln117_744, i2 %xor_ln117_743" [src/enc.c:117]   --->   Operation 542 'xor' 'xor_ln117_880' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 543 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_935 = xor i1 %xor_ln117_794, i1 %xor_ln117_793" [src/enc.c:117]   --->   Operation 543 'xor' 'xor_ln117_935' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 544 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_936 = xor i7 %xor_ln117_792, i7 %xor_ln117_791" [src/enc.c:117]   --->   Operation 544 'xor' 'xor_ln117_936' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 545 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_937 = xor i6 %xor_ln117_790, i6 %xor_ln117_789" [src/enc.c:117]   --->   Operation 545 'xor' 'xor_ln117_937' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.99>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%skey_addr_4 = getelementptr i8 %skey, i64 0, i64 4" [src/enc.c:110]   --->   Operation 546 'getelementptr' 'skey_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 547 [2/2] (2.32ns)   --->   "%skey_load_4 = load i5 %skey_addr_4" [src/enc.c:110]   --->   Operation 547 'load' 'skey_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 548 [1/1] (0.99ns)   --->   "%xor_ln117_24 = xor i8 %xor_ln117_12, i8 250" [src/enc.c:117]   --->   Operation 548 'xor' 'xor_ln117_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 549 [1/1] (0.99ns)   --->   "%xor_ln117_26 = xor i8 %xor_ln117_14, i8 69" [src/enc.c:117]   --->   Operation 549 'xor' 'xor_ln117_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i8 %xor_ln117_24" [src/enc.c:166->src/enc.c:188]   --->   Operation 550 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "%clefia_s1_addr_6 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_1" [src/enc.c:166->src/enc.c:188]   --->   Operation 551 'getelementptr' 'clefia_s1_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 552 [2/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s1_addr_6" [src/enc.c:166->src/enc.c:188]   --->   Operation 552 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 553 [1/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s0_addr_6" [src/enc.c:167->src/enc.c:188]   --->   Operation 553 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i8 %xor_ln117_26" [src/enc.c:168->src/enc.c:188]   --->   Operation 554 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 555 [1/1] (0.00ns)   --->   "%clefia_s1_addr_7 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_1" [src/enc.c:168->src/enc.c:188]   --->   Operation 555 'getelementptr' 'clefia_s1_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 556 [2/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s1_addr_7" [src/enc.c:168->src/enc.c:188]   --->   Operation 556 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 557 [1/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s0_addr_7" [src/enc.c:169->src/enc.c:188]   --->   Operation 557 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_28)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_13, i32 7" [src/enc.c:124]   --->   Operation 558 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_28)   --->   "%xor_ln125_28 = xor i8 %z_13, i8 14" [src/enc.c:125]   --->   Operation 559 'xor' 'xor_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 560 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_28 = select i1 %tmp_56, i8 %xor_ln125_28, i8 %z_13" [src/enc.c:124]   --->   Operation 560 'select' 'select_ln124_28' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln127_152 = trunc i8 %select_ln124_28" [src/enc.c:127]   --->   Operation 561 'trunc' 'trunc_ln127_152' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_28, i32 7" [src/enc.c:127]   --->   Operation 562 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 563 [1/1] (0.00ns)   --->   "%x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_152, i1 %tmp_57" [src/enc.c:127]   --->   Operation 563 'bitconcatenate' 'x_assign_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_28, i32 6" [src/enc.c:124]   --->   Operation 564 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%xor_ln125_29 = xor i8 %x_assign_16, i8 14" [src/enc.c:125]   --->   Operation 565 'xor' 'xor_ln125_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 566 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_29 = select i1 %tmp_58, i8 %xor_ln125_29, i8 %x_assign_16" [src/enc.c:124]   --->   Operation 566 'select' 'select_ln124_29' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln127_153 = trunc i8 %select_ln124_29" [src/enc.c:127]   --->   Operation 567 'trunc' 'trunc_ln127_153' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_29, i32 7" [src/enc.c:127]   --->   Operation 568 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_153, i1 %tmp_59" [src/enc.c:127]   --->   Operation 569 'bitconcatenate' 'x_assign_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_30)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_29, i32 6" [src/enc.c:124]   --->   Operation 570 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_30)   --->   "%xor_ln125_30 = xor i8 %x_assign_17, i8 14" [src/enc.c:125]   --->   Operation 571 'xor' 'xor_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_30 = select i1 %tmp_60, i8 %xor_ln125_30, i8 %x_assign_17" [src/enc.c:124]   --->   Operation 572 'select' 'select_ln124_30' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln127_154 = trunc i8 %select_ln124_30" [src/enc.c:127]   --->   Operation 573 'trunc' 'trunc_ln127_154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_30, i32 7" [src/enc.c:127]   --->   Operation 574 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_32)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_15, i32 7" [src/enc.c:124]   --->   Operation 575 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_32)   --->   "%xor_ln125_32 = xor i8 %z_15, i8 14" [src/enc.c:125]   --->   Operation 576 'xor' 'xor_ln125_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 577 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_32 = select i1 %tmp_64, i8 %xor_ln125_32, i8 %z_15" [src/enc.c:124]   --->   Operation 577 'select' 'select_ln124_32' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln127_158 = trunc i8 %select_ln124_32" [src/enc.c:127]   --->   Operation 578 'trunc' 'trunc_ln127_158' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_32, i32 7" [src/enc.c:127]   --->   Operation 579 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_158, i1 %tmp_65" [src/enc.c:127]   --->   Operation 580 'bitconcatenate' 'x_assign_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_33)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_32, i32 6" [src/enc.c:124]   --->   Operation 581 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_33)   --->   "%xor_ln125_33 = xor i8 %x_assign_19, i8 14" [src/enc.c:125]   --->   Operation 582 'xor' 'xor_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 583 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_33 = select i1 %tmp_66, i8 %xor_ln125_33, i8 %x_assign_19" [src/enc.c:124]   --->   Operation 583 'select' 'select_ln124_33' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln127_160 = trunc i8 %select_ln124_33" [src/enc.c:127]   --->   Operation 584 'trunc' 'trunc_ln127_160' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_33, i32 7" [src/enc.c:127]   --->   Operation 585 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 586 [1/1] (0.00ns)   --->   "%x_assign_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_160, i1 %tmp_67" [src/enc.c:127]   --->   Operation 586 'bitconcatenate' 'x_assign_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_34)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_33, i32 6" [src/enc.c:124]   --->   Operation 587 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_34)   --->   "%xor_ln125_34 = xor i8 %x_assign_20, i8 14" [src/enc.c:125]   --->   Operation 588 'xor' 'xor_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 589 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_34 = select i1 %tmp_68, i8 %xor_ln125_34, i8 %x_assign_20" [src/enc.c:124]   --->   Operation 589 'select' 'select_ln124_34' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln127_161 = trunc i8 %select_ln124_34" [src/enc.c:127]   --->   Operation 590 'trunc' 'trunc_ln127_161' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_34, i32 7" [src/enc.c:127]   --->   Operation 591 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.99>
ST_16 : Operation 592 [1/2] (2.32ns)   --->   "%skey_load_4 = load i5 %skey_addr_4" [src/enc.c:110]   --->   Operation 592 'load' 'skey_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "%skey_addr_5 = getelementptr i8 %skey, i64 0, i64 5" [src/enc.c:110]   --->   Operation 593 'getelementptr' 'skey_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 594 [2/2] (2.32ns)   --->   "%skey_load_5 = load i5 %skey_addr_5" [src/enc.c:110]   --->   Operation 594 'load' 'skey_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 595 [1/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s1_addr_6" [src/enc.c:166->src/enc.c:188]   --->   Operation 595 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 596 [1/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s1_addr_7" [src/enc.c:168->src/enc.c:188]   --->   Operation 596 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%trunc_ln127_155 = trunc i8 %select_ln124_30" [src/enc.c:127]   --->   Operation 597 'trunc' 'trunc_ln127_155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%or_ln127_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_154, i1 %tmp_61" [src/enc.c:127]   --->   Operation 598 'bitconcatenate' 'or_ln127_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_31)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_14, i32 7" [src/enc.c:124]   --->   Operation 599 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_31)   --->   "%xor_ln125_31 = xor i8 %z_14, i8 14" [src/enc.c:125]   --->   Operation 600 'xor' 'xor_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 601 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_31 = select i1 %tmp_62, i8 %xor_ln125_31, i8 %z_14" [src/enc.c:124]   --->   Operation 601 'select' 'select_ln124_31' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln127_156 = trunc i8 %select_ln124_31" [src/enc.c:127]   --->   Operation 602 'trunc' 'trunc_ln127_156' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_31, i32 7" [src/enc.c:127]   --->   Operation 603 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%trunc_ln127_157 = trunc i8 %select_ln124_31" [src/enc.c:127]   --->   Operation 604 'trunc' 'trunc_ln127_157' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_156, i1 %tmp_63" [src/enc.c:127]   --->   Operation 605 'bitconcatenate' 'x_assign_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%trunc_ln127_159 = trunc i8 %select_ln124_32" [src/enc.c:127]   --->   Operation 606 'trunc' 'trunc_ln127_159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%trunc_ln127_162 = trunc i8 %select_ln124_34" [src/enc.c:127]   --->   Operation 607 'trunc' 'trunc_ln127_162' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%or_ln127_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_161, i1 %tmp_69" [src/enc.c:127]   --->   Operation 608 'bitconcatenate' 'or_ln127_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_35)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7" [src/enc.c:124]   --->   Operation 609 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_35)   --->   "%xor_ln125_35 = xor i8 %z_12, i8 14" [src/enc.c:125]   --->   Operation 610 'xor' 'xor_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 611 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_35 = select i1 %tmp_70, i8 %xor_ln125_35, i8 %z_12" [src/enc.c:124]   --->   Operation 611 'select' 'select_ln124_35' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln127_163 = trunc i8 %select_ln124_35" [src/enc.c:127]   --->   Operation 612 'trunc' 'trunc_ln127_163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_35, i32 7" [src/enc.c:127]   --->   Operation 613 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%x_assign_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_163, i1 %tmp_71" [src/enc.c:127]   --->   Operation 614 'bitconcatenate' 'x_assign_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_36)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_35, i32 6" [src/enc.c:124]   --->   Operation 615 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_36)   --->   "%xor_ln125_36 = xor i8 %x_assign_21, i8 14" [src/enc.c:125]   --->   Operation 616 'xor' 'xor_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 617 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_36 = select i1 %tmp_72, i8 %xor_ln125_36, i8 %x_assign_21" [src/enc.c:124]   --->   Operation 617 'select' 'select_ln124_36' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln127_164 = trunc i8 %select_ln124_36" [src/enc.c:127]   --->   Operation 618 'trunc' 'trunc_ln127_164' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_36, i32 7" [src/enc.c:127]   --->   Operation 619 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%x_assign_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_164, i1 %tmp_73" [src/enc.c:127]   --->   Operation 620 'bitconcatenate' 'x_assign_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_37)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_36, i32 6" [src/enc.c:124]   --->   Operation 621 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_37)   --->   "%xor_ln125_37 = xor i8 %x_assign_22, i8 14" [src/enc.c:125]   --->   Operation 622 'xor' 'xor_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 623 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_37 = select i1 %tmp_74, i8 %xor_ln125_37, i8 %x_assign_22" [src/enc.c:124]   --->   Operation 623 'select' 'select_ln124_37' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln127_165 = trunc i8 %select_ln124_37" [src/enc.c:127]   --->   Operation 624 'trunc' 'trunc_ln127_165' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_37, i32 7" [src/enc.c:127]   --->   Operation 625 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_38)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_31, i32 6" [src/enc.c:124]   --->   Operation 626 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_38)   --->   "%xor_ln125_38 = xor i8 %x_assign_18, i8 14" [src/enc.c:125]   --->   Operation 627 'xor' 'xor_ln125_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 628 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_38 = select i1 %tmp_76, i8 %xor_ln125_38, i8 %x_assign_18" [src/enc.c:124]   --->   Operation 628 'select' 'select_ln124_38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln127_166 = trunc i8 %select_ln124_38" [src/enc.c:127]   --->   Operation 629 'trunc' 'trunc_ln127_166' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_38, i32 7" [src/enc.c:127]   --->   Operation 630 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 631 [1/1] (0.00ns)   --->   "%x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_166, i1 %tmp_77" [src/enc.c:127]   --->   Operation 631 'bitconcatenate' 'x_assign_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_39)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_38, i32 6" [src/enc.c:124]   --->   Operation 632 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_39)   --->   "%xor_ln125_39 = xor i8 %x_assign_23, i8 14" [src/enc.c:125]   --->   Operation 633 'xor' 'xor_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 634 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_39 = select i1 %tmp_78, i8 %xor_ln125_39, i8 %x_assign_23" [src/enc.c:124]   --->   Operation 634 'select' 'select_ln124_39' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln127_167 = trunc i8 %select_ln124_39" [src/enc.c:127]   --->   Operation 635 'trunc' 'trunc_ln127_167' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_39, i32 7" [src/enc.c:127]   --->   Operation 636 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%or_ln117_103 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_159, i1 %tmp_65" [src/enc.c:117]   --->   Operation 637 'bitconcatenate' 'or_ln117_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%trunc_ln117_88 = trunc i8 %z_12" [src/enc.c:117]   --->   Operation 638 'trunc' 'trunc_ln117_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_28)   --->   "%xor_ln117_847 = xor i8 %z_12, i8 %x_assign_19" [src/enc.c:117]   --->   Operation 639 'xor' 'xor_ln117_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%trunc_ln117_89 = trunc i8 %skey_load" [src/enc.c:117]   --->   Operation 640 'trunc' 'trunc_ln117_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%xor_ln117_848 = xor i4 %trunc_ln117_88, i4 %or_ln117_103" [src/enc.c:117]   --->   Operation 641 'xor' 'xor_ln117_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_28)   --->   "%xor_ln117_849 = xor i8 %xor_ln117_847, i8 %skey_load" [src/enc.c:117]   --->   Operation 642 'xor' 'xor_ln117_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%or_ln117_104 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_162, i1 %tmp_69" [src/enc.c:117]   --->   Operation 643 'bitconcatenate' 'or_ln117_104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%or_ln117_105 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_157, i1 %tmp_63" [src/enc.c:117]   --->   Operation 644 'bitconcatenate' 'or_ln117_105' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_28)   --->   "%xor_ln117_850 = xor i8 %x_assign_18, i8 %or_ln127_12" [src/enc.c:117]   --->   Operation 645 'xor' 'xor_ln117_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%or_ln117_106 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_155, i1 %tmp_61" [src/enc.c:117]   --->   Operation 646 'bitconcatenate' 'or_ln117_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%xor_ln117_851 = xor i4 %or_ln117_105, i4 %or_ln117_104" [src/enc.c:117]   --->   Operation 647 'xor' 'xor_ln117_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_28)   --->   "%xor_ln117_852 = xor i8 %xor_ln117_850, i8 %or_ln127_11" [src/enc.c:117]   --->   Operation 648 'xor' 'xor_ln117_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%xor_ln117_853 = xor i4 %xor_ln117_848, i4 %trunc_ln117_89" [src/enc.c:117]   --->   Operation 649 'xor' 'xor_ln117_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1087)   --->   "%xor_ln117_854 = xor i4 %xor_ln117_851, i4 %or_ln117_106" [src/enc.c:117]   --->   Operation 650 'xor' 'xor_ln117_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 651 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_28 = xor i8 %xor_ln117_852, i8 %xor_ln117_849" [src/enc.c:117]   --->   Operation 651 'xor' 'xor_ln117_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_30)   --->   "%xor_ln117_859 = xor i8 %skey_load_2, i8 %x_assign_16" [src/enc.c:117]   --->   Operation 652 'xor' 'xor_ln117_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_30)   --->   "%xor_ln117_860 = xor i8 %xor_ln117_859, i8 %z_14" [src/enc.c:117]   --->   Operation 653 'xor' 'xor_ln117_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_30)   --->   "%xor_ln117_861 = xor i8 %x_assign_21, i8 %or_ln127_12" [src/enc.c:117]   --->   Operation 654 'xor' 'xor_ln117_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_30)   --->   "%xor_ln117_862 = xor i8 %xor_ln117_861, i8 %or_ln127_11" [src/enc.c:117]   --->   Operation 655 'xor' 'xor_ln117_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 656 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_30 = xor i8 %xor_ln117_862, i8 %xor_ln117_860" [src/enc.c:117]   --->   Operation 656 'xor' 'xor_ln117_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 657 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1087 = xor i4 %xor_ln117_854, i4 %xor_ln117_853" [src/enc.c:117]   --->   Operation 657 'xor' 'xor_ln117_1087' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 658 [1/1] (0.00ns)   --->   "%rk_addr_4 = getelementptr i8 %rk, i64 0, i64 4" [src/enc.c:110]   --->   Operation 658 'getelementptr' 'rk_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 659 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_4, i8 %rk_addr_4" [src/enc.c:110]   --->   Operation 659 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 660 [1/2] (2.32ns)   --->   "%skey_load_5 = load i5 %skey_addr_5" [src/enc.c:110]   --->   Operation 660 'load' 'skey_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 661 [1/1] (0.00ns)   --->   "%skey_addr_6 = getelementptr i8 %skey, i64 0, i64 6" [src/enc.c:110]   --->   Operation 661 'getelementptr' 'skey_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 662 [2/2] (2.32ns)   --->   "%skey_load_6 = load i5 %skey_addr_6" [src/enc.c:110]   --->   Operation 662 'load' 'skey_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 663 [1/1] (0.99ns)   --->   "%xor_ln117 = xor i8 %skey_load, i8 245" [src/enc.c:117]   --->   Operation 663 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 664 [1/1] (0.99ns)   --->   "%xor_ln117_1 = xor i8 %skey_load_1, i8 107" [src/enc.c:117]   --->   Operation 664 'xor' 'xor_ln117_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 665 [1/1] (0.99ns)   --->   "%xor_ln117_2 = xor i8 %skey_load_2, i8 122" [src/enc.c:117]   --->   Operation 665 'xor' 'xor_ln117_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 666 [1/1] (0.99ns)   --->   "%xor_ln117_3 = xor i8 %skey_load_3, i8 235" [src/enc.c:117]   --->   Operation 666 'xor' 'xor_ln117_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i8 %xor_ln117" [src/enc.c:143->src/enc.c:187]   --->   Operation 667 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 668 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143" [src/enc.c:143->src/enc.c:187]   --->   Operation 668 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 669 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [src/enc.c:143->src/enc.c:187]   --->   Operation 669 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i8 %xor_ln117_1" [src/enc.c:144->src/enc.c:187]   --->   Operation 670 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 671 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144" [src/enc.c:144->src/enc.c:187]   --->   Operation 671 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 672 [2/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s1_addr" [src/enc.c:144->src/enc.c:187]   --->   Operation 672 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %xor_ln117_2" [src/enc.c:145->src/enc.c:187]   --->   Operation 673 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145" [src/enc.c:145->src/enc.c:187]   --->   Operation 674 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 675 [2/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s0_addr_1" [src/enc.c:145->src/enc.c:187]   --->   Operation 675 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i8 %xor_ln117_3" [src/enc.c:146->src/enc.c:187]   --->   Operation 676 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146" [src/enc.c:146->src/enc.c:187]   --->   Operation 677 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 678 [2/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s1_addr_1" [src/enc.c:146->src/enc.c:187]   --->   Operation 678 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%or_ln127_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_165, i1 %tmp_75" [src/enc.c:127]   --->   Operation 679 'bitconcatenate' 'or_ln127_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 680 [1/1] (0.00ns)   --->   "%or_ln127_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_167, i1 %tmp_79" [src/enc.c:127]   --->   Operation 680 'bitconcatenate' 'or_ln127_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_29)   --->   "%xor_ln117_855 = xor i8 %z_13, i8 %x_assign_19" [src/enc.c:117]   --->   Operation 681 'xor' 'xor_ln117_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_29)   --->   "%xor_ln117_856 = xor i8 %xor_ln117_855, i8 %skey_load_1" [src/enc.c:117]   --->   Operation 682 'xor' 'xor_ln117_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_29)   --->   "%xor_ln117_857 = xor i8 %x_assign_18, i8 %or_ln127_14" [src/enc.c:117]   --->   Operation 683 'xor' 'xor_ln117_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_29)   --->   "%xor_ln117_858 = xor i8 %xor_ln117_857, i8 %or_ln127_13" [src/enc.c:117]   --->   Operation 684 'xor' 'xor_ln117_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 685 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_29 = xor i8 %xor_ln117_858, i8 %xor_ln117_856" [src/enc.c:117]   --->   Operation 685 'xor' 'xor_ln117_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_31)   --->   "%xor_ln117_863 = xor i8 %skey_load_3, i8 %x_assign_16" [src/enc.c:117]   --->   Operation 686 'xor' 'xor_ln117_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_31)   --->   "%xor_ln117_864 = xor i8 %xor_ln117_863, i8 %z_15" [src/enc.c:117]   --->   Operation 687 'xor' 'xor_ln117_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_31)   --->   "%xor_ln117_865 = xor i8 %x_assign_21, i8 %or_ln127_14" [src/enc.c:117]   --->   Operation 688 'xor' 'xor_ln117_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_31)   --->   "%xor_ln117_866 = xor i8 %xor_ln117_865, i8 %or_ln127_13" [src/enc.c:117]   --->   Operation 689 'xor' 'xor_ln117_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 690 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_31 = xor i8 %xor_ln117_866, i8 %xor_ln117_864" [src/enc.c:117]   --->   Operation 690 'xor' 'xor_ln117_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 691 [1/1] (0.99ns)   --->   "%xor_ln117_41 = xor i8 %xor_ln117_29, i8 122" [src/enc.c:117]   --->   Operation 691 'xor' 'xor_ln117_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 692 [1/1] (0.99ns)   --->   "%xor_ln117_43 = xor i8 %xor_ln117_31, i8 196" [src/enc.c:117]   --->   Operation 692 'xor' 'xor_ln117_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i8 %xor_ln117_41" [src/enc.c:167->src/enc.c:188]   --->   Operation 693 'zext' 'zext_ln167_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 694 [1/1] (0.00ns)   --->   "%clefia_s0_addr_10 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_2" [src/enc.c:167->src/enc.c:188]   --->   Operation 694 'getelementptr' 'clefia_s0_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 695 [2/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s0_addr_10" [src/enc.c:167->src/enc.c:188]   --->   Operation 695 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i8 %xor_ln117_43" [src/enc.c:169->src/enc.c:188]   --->   Operation 696 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 697 [1/1] (0.00ns)   --->   "%clefia_s0_addr_11 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_2" [src/enc.c:169->src/enc.c:188]   --->   Operation 697 'getelementptr' 'clefia_s0_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 698 [2/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_11" [src/enc.c:169->src/enc.c:188]   --->   Operation 698 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 699 [1/1] (0.00ns)   --->   "%rk_addr_5 = getelementptr i8 %rk, i64 0, i64 5" [src/enc.c:110]   --->   Operation 699 'getelementptr' 'rk_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 700 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_5, i8 %rk_addr_5" [src/enc.c:110]   --->   Operation 700 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 18 <SV = 17> <Delay = 6.99>
ST_18 : Operation 701 [1/2] (2.32ns)   --->   "%skey_load_6 = load i5 %skey_addr_6" [src/enc.c:110]   --->   Operation 701 'load' 'skey_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 702 [1/1] (0.00ns)   --->   "%skey_addr_7 = getelementptr i8 %skey, i64 0, i64 7" [src/enc.c:110]   --->   Operation 702 'getelementptr' 'skey_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 703 [2/2] (2.32ns)   --->   "%skey_load_7 = load i5 %skey_addr_7" [src/enc.c:110]   --->   Operation 703 'load' 'skey_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 704 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [src/enc.c:143->src/enc.c:187]   --->   Operation 704 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 705 [1/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s1_addr" [src/enc.c:144->src/enc.c:187]   --->   Operation 705 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 706 [1/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s0_addr_1" [src/enc.c:145->src/enc.c:187]   --->   Operation 706 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 707 [1/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s1_addr_1" [src/enc.c:146->src/enc.c:187]   --->   Operation 707 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7" [src/enc.c:124]   --->   Operation 708 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%xor_ln125 = xor i8 %z_1, i8 14" [src/enc.c:125]   --->   Operation 709 'xor' 'xor_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 710 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %tmp, i8 %xor_ln125, i8 %z_1" [src/enc.c:124]   --->   Operation 710 'select' 'select_ln124' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i8 %select_ln124" [src/enc.c:127]   --->   Operation 711 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124, i32 7" [src/enc.c:127]   --->   Operation 712 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i8 %select_ln124" [src/enc.c:127]   --->   Operation 713 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln127_2 = trunc i8 %select_ln124" [src/enc.c:127]   --->   Operation 714 'trunc' 'trunc_ln127_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln127_3 = trunc i8 %select_ln124" [src/enc.c:127]   --->   Operation 715 'trunc' 'trunc_ln127_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln127_4 = trunc i8 %select_ln124" [src/enc.c:127]   --->   Operation 716 'trunc' 'trunc_ln127_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln127_5 = trunc i8 %select_ln124" [src/enc.c:127]   --->   Operation 717 'trunc' 'trunc_ln127_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%trunc_ln127_6 = trunc i8 %select_ln124" [src/enc.c:127]   --->   Operation 718 'trunc' 'trunc_ln127_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 719 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127, i1 %tmp_1" [src/enc.c:127]   --->   Operation 719 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7" [src/enc.c:124]   --->   Operation 720 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%xor_ln125_1 = xor i8 %z_2, i8 14" [src/enc.c:125]   --->   Operation 721 'xor' 'xor_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 722 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_1 = select i1 %tmp_2, i8 %xor_ln125_1, i8 %z_2" [src/enc.c:124]   --->   Operation 722 'select' 'select_ln124_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln127_7 = trunc i8 %select_ln124_1" [src/enc.c:127]   --->   Operation 723 'trunc' 'trunc_ln127_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_1, i32 7" [src/enc.c:127]   --->   Operation 724 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln127_8 = trunc i8 %select_ln124_1" [src/enc.c:127]   --->   Operation 725 'trunc' 'trunc_ln127_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln127_9 = trunc i8 %select_ln124_1" [src/enc.c:127]   --->   Operation 726 'trunc' 'trunc_ln127_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln127_10 = trunc i8 %select_ln124_1" [src/enc.c:127]   --->   Operation 727 'trunc' 'trunc_ln127_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln127_11 = trunc i8 %select_ln124_1" [src/enc.c:127]   --->   Operation 728 'trunc' 'trunc_ln127_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%trunc_ln127_12 = trunc i8 %select_ln124_1" [src/enc.c:127]   --->   Operation 729 'trunc' 'trunc_ln127_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%trunc_ln127_13 = trunc i8 %select_ln124_1" [src/enc.c:127]   --->   Operation 730 'trunc' 'trunc_ln127_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 731 [1/1] (0.00ns)   --->   "%x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_7, i1 %tmp_3" [src/enc.c:127]   --->   Operation 731 'bitconcatenate' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_1, i32 6" [src/enc.c:124]   --->   Operation 732 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%xor_ln125_2 = xor i8 %x_assign_6, i8 14" [src/enc.c:125]   --->   Operation 733 'xor' 'xor_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 734 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_2 = select i1 %tmp_4, i8 %xor_ln125_2, i8 %x_assign_6" [src/enc.c:124]   --->   Operation 734 'select' 'select_ln124_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln127_14 = trunc i8 %select_ln124_2" [src/enc.c:127]   --->   Operation 735 'trunc' 'trunc_ln127_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_2, i32 7" [src/enc.c:127]   --->   Operation 736 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln127_15 = trunc i8 %select_ln124_2" [src/enc.c:127]   --->   Operation 737 'trunc' 'trunc_ln127_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln127_16 = trunc i8 %select_ln124_2" [src/enc.c:127]   --->   Operation 738 'trunc' 'trunc_ln127_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln127_17 = trunc i8 %select_ln124_2" [src/enc.c:127]   --->   Operation 739 'trunc' 'trunc_ln127_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln127_18 = trunc i8 %select_ln124_2" [src/enc.c:127]   --->   Operation 740 'trunc' 'trunc_ln127_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln127_19 = trunc i8 %select_ln124_2" [src/enc.c:127]   --->   Operation 741 'trunc' 'trunc_ln127_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln127_20 = trunc i8 %select_ln124_2" [src/enc.c:127]   --->   Operation 742 'trunc' 'trunc_ln127_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 743 [1/1] (0.00ns)   --->   "%or_ln127_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_14, i1 %tmp_5" [src/enc.c:127]   --->   Operation 743 'bitconcatenate' 'or_ln127_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7" [src/enc.c:124]   --->   Operation 744 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%xor_ln125_3 = xor i8 %z_3, i8 14" [src/enc.c:125]   --->   Operation 745 'xor' 'xor_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 746 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_3 = select i1 %tmp_6, i8 %xor_ln125_3, i8 %z_3" [src/enc.c:124]   --->   Operation 746 'select' 'select_ln124_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln127_21 = trunc i8 %select_ln124_3" [src/enc.c:127]   --->   Operation 747 'trunc' 'trunc_ln127_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_3, i32 7" [src/enc.c:127]   --->   Operation 748 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln127_22 = trunc i8 %select_ln124_3" [src/enc.c:127]   --->   Operation 749 'trunc' 'trunc_ln127_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln127_23 = trunc i8 %select_ln124_3" [src/enc.c:127]   --->   Operation 750 'trunc' 'trunc_ln127_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln127_24 = trunc i8 %select_ln124_3" [src/enc.c:127]   --->   Operation 751 'trunc' 'trunc_ln127_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln127_25 = trunc i8 %select_ln124_3" [src/enc.c:127]   --->   Operation 752 'trunc' 'trunc_ln127_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln127_26 = trunc i8 %select_ln124_3" [src/enc.c:127]   --->   Operation 753 'trunc' 'trunc_ln127_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%trunc_ln127_27 = trunc i8 %select_ln124_3" [src/enc.c:127]   --->   Operation 754 'trunc' 'trunc_ln127_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 755 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_21, i1 %tmp_7" [src/enc.c:127]   --->   Operation 755 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_4)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_3, i32 6" [src/enc.c:124]   --->   Operation 756 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_4)   --->   "%xor_ln125_4 = xor i8 %x_assign_1, i8 14" [src/enc.c:125]   --->   Operation 757 'xor' 'xor_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 758 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_4 = select i1 %tmp_8, i8 %xor_ln125_4, i8 %x_assign_1" [src/enc.c:124]   --->   Operation 758 'select' 'select_ln124_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln127_28 = trunc i8 %select_ln124_4" [src/enc.c:127]   --->   Operation 759 'trunc' 'trunc_ln127_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_4, i32 7" [src/enc.c:127]   --->   Operation 760 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln127_29 = trunc i8 %select_ln124_4" [src/enc.c:127]   --->   Operation 761 'trunc' 'trunc_ln127_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln127_30 = trunc i8 %select_ln124_4" [src/enc.c:127]   --->   Operation 762 'trunc' 'trunc_ln127_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln127_31 = trunc i8 %select_ln124_4" [src/enc.c:127]   --->   Operation 763 'trunc' 'trunc_ln127_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln127_32 = trunc i8 %select_ln124_4" [src/enc.c:127]   --->   Operation 764 'trunc' 'trunc_ln127_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln127_33 = trunc i8 %select_ln124_4" [src/enc.c:127]   --->   Operation 765 'trunc' 'trunc_ln127_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln127_34 = trunc i8 %select_ln124_4" [src/enc.c:127]   --->   Operation 766 'trunc' 'trunc_ln127_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 767 [1/1] (0.00ns)   --->   "%or_ln127_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_28, i1 %tmp_9" [src/enc.c:127]   --->   Operation 767 'bitconcatenate' 'or_ln127_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [src/enc.c:124]   --->   Operation 768 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%xor_ln125_5 = xor i8 %z, i8 14" [src/enc.c:125]   --->   Operation 769 'xor' 'xor_ln125_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 770 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_5 = select i1 %tmp_10, i8 %xor_ln125_5, i8 %z" [src/enc.c:124]   --->   Operation 770 'select' 'select_ln124_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln127_35 = trunc i8 %select_ln124_5" [src/enc.c:127]   --->   Operation 771 'trunc' 'trunc_ln127_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_5, i32 7" [src/enc.c:127]   --->   Operation 772 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln127_36 = trunc i8 %select_ln124_5" [src/enc.c:127]   --->   Operation 773 'trunc' 'trunc_ln127_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln127_37 = trunc i8 %select_ln124_5" [src/enc.c:127]   --->   Operation 774 'trunc' 'trunc_ln127_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln127_38 = trunc i8 %select_ln124_5" [src/enc.c:127]   --->   Operation 775 'trunc' 'trunc_ln127_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln127_39 = trunc i8 %select_ln124_5" [src/enc.c:127]   --->   Operation 776 'trunc' 'trunc_ln127_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%trunc_ln127_40 = trunc i8 %select_ln124_5" [src/enc.c:127]   --->   Operation 777 'trunc' 'trunc_ln127_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%trunc_ln127_41 = trunc i8 %select_ln124_5" [src/enc.c:127]   --->   Operation 778 'trunc' 'trunc_ln127_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 779 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_35, i1 %tmp_11" [src/enc.c:127]   --->   Operation 779 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_6)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_5, i32 6" [src/enc.c:124]   --->   Operation 780 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_6)   --->   "%xor_ln125_6 = xor i8 %x_assign_2, i8 14" [src/enc.c:125]   --->   Operation 781 'xor' 'xor_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 782 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_6 = select i1 %tmp_12, i8 %xor_ln125_6, i8 %x_assign_2" [src/enc.c:124]   --->   Operation 782 'select' 'select_ln124_6' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln127_42 = trunc i8 %select_ln124_6" [src/enc.c:127]   --->   Operation 783 'trunc' 'trunc_ln127_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_6, i32 7" [src/enc.c:127]   --->   Operation 784 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln127_43 = trunc i8 %select_ln124_6" [src/enc.c:127]   --->   Operation 785 'trunc' 'trunc_ln127_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln127_44 = trunc i8 %select_ln124_6" [src/enc.c:127]   --->   Operation 786 'trunc' 'trunc_ln127_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln127_45 = trunc i8 %select_ln124_6" [src/enc.c:127]   --->   Operation 787 'trunc' 'trunc_ln127_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln127_46 = trunc i8 %select_ln124_6" [src/enc.c:127]   --->   Operation 788 'trunc' 'trunc_ln127_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%trunc_ln127_47 = trunc i8 %select_ln124_6" [src/enc.c:127]   --->   Operation 789 'trunc' 'trunc_ln127_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 790 [1/1] (0.00ns)   --->   "%or_ln127_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_42, i1 %tmp_13" [src/enc.c:127]   --->   Operation 790 'bitconcatenate' 'or_ln127_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124, i32 6" [src/enc.c:124]   --->   Operation 791 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%xor_ln125_7 = xor i8 %x_assign_s, i8 14" [src/enc.c:125]   --->   Operation 792 'xor' 'xor_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 793 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_7 = select i1 %tmp_14, i8 %xor_ln125_7, i8 %x_assign_s" [src/enc.c:124]   --->   Operation 793 'select' 'select_ln124_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln127_48 = trunc i8 %select_ln124_7" [src/enc.c:127]   --->   Operation 794 'trunc' 'trunc_ln127_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_7, i32 7" [src/enc.c:127]   --->   Operation 795 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln127_49 = trunc i8 %select_ln124_7" [src/enc.c:127]   --->   Operation 796 'trunc' 'trunc_ln127_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln127_50 = trunc i8 %select_ln124_7" [src/enc.c:127]   --->   Operation 797 'trunc' 'trunc_ln127_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln127_51 = trunc i8 %select_ln124_7" [src/enc.c:127]   --->   Operation 798 'trunc' 'trunc_ln127_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln127_52 = trunc i8 %select_ln124_7" [src/enc.c:127]   --->   Operation 799 'trunc' 'trunc_ln127_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%trunc_ln127_53 = trunc i8 %select_ln124_7" [src/enc.c:127]   --->   Operation 800 'trunc' 'trunc_ln127_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 801 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_48, i1 %tmp_15" [src/enc.c:127]   --->   Operation 801 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_973)   --->   "%trunc_ln117 = trunc i8 %z" [src/enc.c:117]   --->   Operation 802 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%or_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_27, i1 %tmp_7" [src/enc.c:117]   --->   Operation 803 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%trunc_ln117_1 = trunc i8 %z" [src/enc.c:117]   --->   Operation 804 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 805 [1/1] (0.00ns)   --->   "%or_ln117_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_26, i1 %tmp_7" [src/enc.c:117]   --->   Operation 805 'bitconcatenate' 'or_ln117_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_971)   --->   "%trunc_ln117_2 = trunc i8 %z" [src/enc.c:117]   --->   Operation 806 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 807 [1/1] (0.00ns)   --->   "%or_ln117_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_25, i1 %tmp_7" [src/enc.c:117]   --->   Operation 807 'bitconcatenate' 'or_ln117_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_970)   --->   "%trunc_ln117_3 = trunc i8 %z" [src/enc.c:117]   --->   Operation 808 'trunc' 'trunc_ln117_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 809 [1/1] (0.00ns)   --->   "%or_ln117_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_24, i1 %tmp_7" [src/enc.c:117]   --->   Operation 809 'bitconcatenate' 'or_ln117_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_969)   --->   "%trunc_ln117_4 = trunc i8 %z" [src/enc.c:117]   --->   Operation 810 'trunc' 'trunc_ln117_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 811 [1/1] (0.00ns)   --->   "%or_ln117_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_23, i1 %tmp_7" [src/enc.c:117]   --->   Operation 811 'bitconcatenate' 'or_ln117_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_968)   --->   "%trunc_ln117_5 = trunc i8 %z" [src/enc.c:117]   --->   Operation 812 'trunc' 'trunc_ln117_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 813 [1/1] (0.00ns)   --->   "%or_ln117_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_22, i1 %tmp_7" [src/enc.c:117]   --->   Operation 813 'bitconcatenate' 'or_ln117_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_967)   --->   "%trunc_ln117_6 = trunc i8 %z" [src/enc.c:117]   --->   Operation 814 'trunc' 'trunc_ln117_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_4)   --->   "%xor_ln117_183 = xor i8 %z, i8 %x_assign_1" [src/enc.c:117]   --->   Operation 815 'xor' 'xor_ln117_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_967)   --->   "%trunc_ln117_7 = trunc i8 %skey_load_4" [src/enc.c:117]   --->   Operation 816 'trunc' 'trunc_ln117_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_967)   --->   "%xor_ln117_208 = xor i7 %trunc_ln117_6, i7 %or_ln117_5" [src/enc.c:117]   --->   Operation 817 'xor' 'xor_ln117_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_968)   --->   "%trunc_ln117_8 = trunc i8 %skey_load_4" [src/enc.c:117]   --->   Operation 818 'trunc' 'trunc_ln117_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_968)   --->   "%xor_ln117_209 = xor i6 %trunc_ln117_5, i6 %or_ln117_4" [src/enc.c:117]   --->   Operation 819 'xor' 'xor_ln117_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_969)   --->   "%trunc_ln117_9 = trunc i8 %skey_load_4" [src/enc.c:117]   --->   Operation 820 'trunc' 'trunc_ln117_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_969)   --->   "%xor_ln117_210 = xor i5 %trunc_ln117_4, i5 %or_ln117_3" [src/enc.c:117]   --->   Operation 821 'xor' 'xor_ln117_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_970)   --->   "%trunc_ln117_10 = trunc i8 %skey_load_4" [src/enc.c:117]   --->   Operation 822 'trunc' 'trunc_ln117_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_970)   --->   "%xor_ln117_211 = xor i4 %trunc_ln117_3, i4 %or_ln117_2" [src/enc.c:117]   --->   Operation 823 'xor' 'xor_ln117_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_971)   --->   "%trunc_ln117_11 = trunc i8 %skey_load_4" [src/enc.c:117]   --->   Operation 824 'trunc' 'trunc_ln117_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_971)   --->   "%xor_ln117_212 = xor i3 %trunc_ln117_2, i3 %or_ln117_1" [src/enc.c:117]   --->   Operation 825 'xor' 'xor_ln117_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%trunc_ln117_12 = trunc i8 %skey_load_4" [src/enc.c:117]   --->   Operation 826 'trunc' 'trunc_ln117_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%xor_ln117_213 = xor i2 %trunc_ln117_1, i2 %or_ln1" [src/enc.c:117]   --->   Operation 827 'xor' 'xor_ln117_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_973)   --->   "%trunc_ln117_13 = trunc i8 %skey_load_4" [src/enc.c:117]   --->   Operation 828 'trunc' 'trunc_ln117_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_973)   --->   "%xor_ln117_214 = xor i1 %trunc_ln117, i1 %tmp_7" [src/enc.c:117]   --->   Operation 829 'xor' 'xor_ln117_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_4)   --->   "%xor_ln117_215 = xor i8 %xor_ln117_183, i8 %skey_load_4" [src/enc.c:117]   --->   Operation 830 'xor' 'xor_ln117_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 831 [1/1] (0.00ns)   --->   "%or_ln117_6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_34, i1 %tmp_9" [src/enc.c:117]   --->   Operation 831 'bitconcatenate' 'or_ln117_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%or_ln117_7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_6, i1 %tmp_1" [src/enc.c:117]   --->   Operation 832 'bitconcatenate' 'or_ln117_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 833 [1/1] (0.00ns)   --->   "%or_ln117_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_33, i1 %tmp_9" [src/enc.c:117]   --->   Operation 833 'bitconcatenate' 'or_ln117_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln117_9 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_1, i1 %tmp_1" [src/enc.c:117]   --->   Operation 834 'bitconcatenate' 'or_ln117_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 835 [1/1] (0.00ns)   --->   "%or_ln117_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_32, i1 %tmp_9" [src/enc.c:117]   --->   Operation 835 'bitconcatenate' 'or_ln117_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 836 [1/1] (0.00ns)   --->   "%or_ln117_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_2, i1 %tmp_1" [src/enc.c:117]   --->   Operation 836 'bitconcatenate' 'or_ln117_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 837 [1/1] (0.00ns)   --->   "%or_ln117_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_31, i1 %tmp_9" [src/enc.c:117]   --->   Operation 837 'bitconcatenate' 'or_ln117_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 838 [1/1] (0.00ns)   --->   "%or_ln117_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_3, i1 %tmp_1" [src/enc.c:117]   --->   Operation 838 'bitconcatenate' 'or_ln117_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 839 [1/1] (0.00ns)   --->   "%or_ln117_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_30, i1 %tmp_9" [src/enc.c:117]   --->   Operation 839 'bitconcatenate' 'or_ln117_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 840 [1/1] (0.00ns)   --->   "%or_ln117_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_4, i1 %tmp_1" [src/enc.c:117]   --->   Operation 840 'bitconcatenate' 'or_ln117_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 841 [1/1] (0.00ns)   --->   "%or_ln117_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_29, i1 %tmp_9" [src/enc.c:117]   --->   Operation 841 'bitconcatenate' 'or_ln117_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 842 [1/1] (0.00ns)   --->   "%or_ln117_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_5, i1 %tmp_1" [src/enc.c:117]   --->   Operation 842 'bitconcatenate' 'or_ln117_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_4)   --->   "%xor_ln117_216 = xor i8 %x_assign_s, i8 %or_ln127_4" [src/enc.c:117]   --->   Operation 843 'xor' 'xor_ln117_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 844 [1/1] (0.00ns)   --->   "%or_ln117_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_20, i1 %tmp_5" [src/enc.c:117]   --->   Operation 844 'bitconcatenate' 'or_ln117_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_967)   --->   "%xor_ln117_217 = xor i7 %or_ln117_16, i7 %or_ln117_15" [src/enc.c:117]   --->   Operation 845 'xor' 'xor_ln117_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 846 [1/1] (0.00ns)   --->   "%or_ln117_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_19, i1 %tmp_5" [src/enc.c:117]   --->   Operation 846 'bitconcatenate' 'or_ln117_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_968)   --->   "%xor_ln117_218 = xor i6 %or_ln117_14, i6 %or_ln117_13" [src/enc.c:117]   --->   Operation 847 'xor' 'xor_ln117_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 848 [1/1] (0.00ns)   --->   "%or_ln117_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_18, i1 %tmp_5" [src/enc.c:117]   --->   Operation 848 'bitconcatenate' 'or_ln117_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_969)   --->   "%xor_ln117_219 = xor i5 %or_ln117_12, i5 %or_ln117_11" [src/enc.c:117]   --->   Operation 849 'xor' 'xor_ln117_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 850 [1/1] (0.00ns)   --->   "%or_ln117_20 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_17, i1 %tmp_5" [src/enc.c:117]   --->   Operation 850 'bitconcatenate' 'or_ln117_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_970)   --->   "%xor_ln117_220 = xor i4 %or_ln117_10, i4 %or_ln117_s" [src/enc.c:117]   --->   Operation 851 'xor' 'xor_ln117_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 852 [1/1] (0.00ns)   --->   "%or_ln117_21 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_16, i1 %tmp_5" [src/enc.c:117]   --->   Operation 852 'bitconcatenate' 'or_ln117_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_971)   --->   "%xor_ln117_221 = xor i3 %or_ln117_9, i3 %or_ln117_8" [src/enc.c:117]   --->   Operation 853 'xor' 'xor_ln117_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln117_22 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_15, i1 %tmp_5" [src/enc.c:117]   --->   Operation 854 'bitconcatenate' 'or_ln117_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%xor_ln117_222 = xor i2 %or_ln117_7, i2 %or_ln117_6" [src/enc.c:117]   --->   Operation 855 'xor' 'xor_ln117_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_973)   --->   "%xor_ln117_223 = xor i1 %tmp_1, i1 %tmp_9" [src/enc.c:117]   --->   Operation 856 'xor' 'xor_ln117_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_4)   --->   "%xor_ln117_256 = xor i8 %xor_ln117_216, i8 %or_ln127_2" [src/enc.c:117]   --->   Operation 857 'xor' 'xor_ln117_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_973)   --->   "%xor_ln117_257 = xor i1 %xor_ln117_214, i1 %trunc_ln117_13" [src/enc.c:117]   --->   Operation 858 'xor' 'xor_ln117_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_973)   --->   "%xor_ln117_258 = xor i1 %xor_ln117_223, i1 %tmp_5" [src/enc.c:117]   --->   Operation 859 'xor' 'xor_ln117_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%xor_ln117_259 = xor i2 %xor_ln117_213, i2 %trunc_ln117_12" [src/enc.c:117]   --->   Operation 860 'xor' 'xor_ln117_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_972)   --->   "%xor_ln117_260 = xor i2 %xor_ln117_222, i2 %or_ln117_22" [src/enc.c:117]   --->   Operation 861 'xor' 'xor_ln117_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_971)   --->   "%xor_ln117_261 = xor i3 %xor_ln117_212, i3 %trunc_ln117_11" [src/enc.c:117]   --->   Operation 862 'xor' 'xor_ln117_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_971)   --->   "%xor_ln117_262 = xor i3 %xor_ln117_221, i3 %or_ln117_21" [src/enc.c:117]   --->   Operation 863 'xor' 'xor_ln117_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_970)   --->   "%xor_ln117_263 = xor i4 %xor_ln117_211, i4 %trunc_ln117_10" [src/enc.c:117]   --->   Operation 864 'xor' 'xor_ln117_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_970)   --->   "%xor_ln117_264 = xor i4 %xor_ln117_220, i4 %or_ln117_20" [src/enc.c:117]   --->   Operation 865 'xor' 'xor_ln117_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_969)   --->   "%xor_ln117_265 = xor i5 %xor_ln117_210, i5 %trunc_ln117_9" [src/enc.c:117]   --->   Operation 866 'xor' 'xor_ln117_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_969)   --->   "%xor_ln117_266 = xor i5 %xor_ln117_219, i5 %or_ln117_19" [src/enc.c:117]   --->   Operation 867 'xor' 'xor_ln117_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_968)   --->   "%xor_ln117_267 = xor i6 %xor_ln117_209, i6 %trunc_ln117_8" [src/enc.c:117]   --->   Operation 868 'xor' 'xor_ln117_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_968)   --->   "%xor_ln117_268 = xor i6 %xor_ln117_218, i6 %or_ln117_18" [src/enc.c:117]   --->   Operation 869 'xor' 'xor_ln117_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_967)   --->   "%xor_ln117_269 = xor i7 %xor_ln117_208, i7 %trunc_ln117_7" [src/enc.c:117]   --->   Operation 870 'xor' 'xor_ln117_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_967)   --->   "%xor_ln117_270 = xor i7 %xor_ln117_217, i7 %or_ln117_17" [src/enc.c:117]   --->   Operation 871 'xor' 'xor_ln117_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 872 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_4 = xor i8 %xor_ln117_256, i8 %xor_ln117_215" [src/enc.c:117]   --->   Operation 872 'xor' 'xor_ln117_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%or_ln117_23 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_13, i1 %tmp_3" [src/enc.c:117]   --->   Operation 873 'bitconcatenate' 'or_ln117_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%trunc_ln117_14 = trunc i8 %z_1" [src/enc.c:117]   --->   Operation 874 'trunc' 'trunc_ln117_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%or_ln117_24 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_12, i1 %tmp_3" [src/enc.c:117]   --->   Operation 875 'bitconcatenate' 'or_ln117_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%trunc_ln117_15 = trunc i8 %z_1" [src/enc.c:117]   --->   Operation 876 'trunc' 'trunc_ln117_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 877 [1/1] (0.00ns)   --->   "%or_ln117_25 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_8, i1 %tmp_3" [src/enc.c:117]   --->   Operation 877 'bitconcatenate' 'or_ln117_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1008)   --->   "%trunc_ln117_16 = trunc i8 %z_1" [src/enc.c:117]   --->   Operation 878 'trunc' 'trunc_ln117_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln117_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_9, i1 %tmp_3" [src/enc.c:117]   --->   Operation 879 'bitconcatenate' 'or_ln117_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1007)   --->   "%trunc_ln117_17 = trunc i8 %z_1" [src/enc.c:117]   --->   Operation 880 'trunc' 'trunc_ln117_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 881 [1/1] (0.00ns)   --->   "%or_ln117_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_10, i1 %tmp_3" [src/enc.c:117]   --->   Operation 881 'bitconcatenate' 'or_ln117_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1006)   --->   "%trunc_ln117_18 = trunc i8 %z_1" [src/enc.c:117]   --->   Operation 882 'trunc' 'trunc_ln117_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 883 [1/1] (0.00ns)   --->   "%or_ln117_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_11, i1 %tmp_3" [src/enc.c:117]   --->   Operation 883 'bitconcatenate' 'or_ln117_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1005)   --->   "%trunc_ln117_19 = trunc i8 %z_1" [src/enc.c:117]   --->   Operation 884 'trunc' 'trunc_ln117_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_5)   --->   "%xor_ln117_271 = xor i8 %z_1, i8 %x_assign_6" [src/enc.c:117]   --->   Operation 885 'xor' 'xor_ln117_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1005)   --->   "%trunc_ln117_20 = trunc i8 %skey_load_5" [src/enc.c:117]   --->   Operation 886 'trunc' 'trunc_ln117_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1005)   --->   "%xor_ln117_304 = xor i7 %trunc_ln117_19, i7 %or_ln117_28" [src/enc.c:117]   --->   Operation 887 'xor' 'xor_ln117_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1006)   --->   "%trunc_ln117_21 = trunc i8 %skey_load_5" [src/enc.c:117]   --->   Operation 888 'trunc' 'trunc_ln117_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1006)   --->   "%xor_ln117_305 = xor i6 %trunc_ln117_18, i6 %or_ln117_27" [src/enc.c:117]   --->   Operation 889 'xor' 'xor_ln117_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1007)   --->   "%trunc_ln117_22 = trunc i8 %skey_load_5" [src/enc.c:117]   --->   Operation 890 'trunc' 'trunc_ln117_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1007)   --->   "%xor_ln117_306 = xor i5 %trunc_ln117_17, i5 %or_ln117_26" [src/enc.c:117]   --->   Operation 891 'xor' 'xor_ln117_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1008)   --->   "%trunc_ln117_23 = trunc i8 %skey_load_5" [src/enc.c:117]   --->   Operation 892 'trunc' 'trunc_ln117_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1008)   --->   "%xor_ln117_307 = xor i4 %trunc_ln117_16, i4 %or_ln117_25" [src/enc.c:117]   --->   Operation 893 'xor' 'xor_ln117_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%trunc_ln117_24 = trunc i8 %skey_load_5" [src/enc.c:117]   --->   Operation 894 'trunc' 'trunc_ln117_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%xor_ln117_308 = xor i3 %trunc_ln117_15, i3 %or_ln117_24" [src/enc.c:117]   --->   Operation 895 'xor' 'xor_ln117_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%trunc_ln117_25 = trunc i8 %skey_load_5" [src/enc.c:117]   --->   Operation 896 'trunc' 'trunc_ln117_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%xor_ln117_309 = xor i2 %trunc_ln117_14, i2 %or_ln117_23" [src/enc.c:117]   --->   Operation 897 'xor' 'xor_ln117_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_5)   --->   "%xor_ln117_310 = xor i8 %xor_ln117_271, i8 %skey_load_5" [src/enc.c:117]   --->   Operation 898 'xor' 'xor_ln117_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%or_ln117_29 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_41, i1 %tmp_11" [src/enc.c:117]   --->   Operation 899 'bitconcatenate' 'or_ln117_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%or_ln117_30 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_40, i1 %tmp_11" [src/enc.c:117]   --->   Operation 900 'bitconcatenate' 'or_ln117_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 901 [1/1] (0.00ns)   --->   "%or_ln117_31 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_36, i1 %tmp_11" [src/enc.c:117]   --->   Operation 901 'bitconcatenate' 'or_ln117_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 902 [1/1] (0.00ns)   --->   "%or_ln117_32 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_37, i1 %tmp_11" [src/enc.c:117]   --->   Operation 902 'bitconcatenate' 'or_ln117_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 903 [1/1] (0.00ns)   --->   "%or_ln117_33 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_38, i1 %tmp_11" [src/enc.c:117]   --->   Operation 903 'bitconcatenate' 'or_ln117_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 904 [1/1] (0.00ns)   --->   "%or_ln117_34 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_39, i1 %tmp_11" [src/enc.c:117]   --->   Operation 904 'bitconcatenate' 'or_ln117_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_5)   --->   "%xor_ln117_311 = xor i8 %x_assign_2, i8 %or_ln127_4" [src/enc.c:117]   --->   Operation 905 'xor' 'xor_ln117_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1005)   --->   "%xor_ln117_312 = xor i7 %or_ln117_34, i7 %or_ln117_15" [src/enc.c:117]   --->   Operation 906 'xor' 'xor_ln117_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1006)   --->   "%xor_ln117_313 = xor i6 %or_ln117_33, i6 %or_ln117_13" [src/enc.c:117]   --->   Operation 907 'xor' 'xor_ln117_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1007)   --->   "%xor_ln117_314 = xor i5 %or_ln117_32, i5 %or_ln117_11" [src/enc.c:117]   --->   Operation 908 'xor' 'xor_ln117_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1008)   --->   "%xor_ln117_315 = xor i4 %or_ln117_31, i4 %or_ln117_s" [src/enc.c:117]   --->   Operation 909 'xor' 'xor_ln117_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%xor_ln117_316 = xor i3 %or_ln117_30, i3 %or_ln117_8" [src/enc.c:117]   --->   Operation 910 'xor' 'xor_ln117_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%xor_ln117_317 = xor i2 %or_ln117_29, i2 %or_ln117_6" [src/enc.c:117]   --->   Operation 911 'xor' 'xor_ln117_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_5)   --->   "%xor_ln117_318 = xor i8 %xor_ln117_311, i8 %or_ln127_2" [src/enc.c:117]   --->   Operation 912 'xor' 'xor_ln117_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%xor_ln117_319 = xor i2 %xor_ln117_309, i2 %trunc_ln117_25" [src/enc.c:117]   --->   Operation 913 'xor' 'xor_ln117_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1010)   --->   "%xor_ln117_352 = xor i2 %xor_ln117_317, i2 %or_ln117_22" [src/enc.c:117]   --->   Operation 914 'xor' 'xor_ln117_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%xor_ln117_353 = xor i3 %xor_ln117_308, i3 %trunc_ln117_24" [src/enc.c:117]   --->   Operation 915 'xor' 'xor_ln117_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1009)   --->   "%xor_ln117_354 = xor i3 %xor_ln117_316, i3 %or_ln117_21" [src/enc.c:117]   --->   Operation 916 'xor' 'xor_ln117_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1008)   --->   "%xor_ln117_355 = xor i4 %xor_ln117_307, i4 %trunc_ln117_23" [src/enc.c:117]   --->   Operation 917 'xor' 'xor_ln117_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1008)   --->   "%xor_ln117_356 = xor i4 %xor_ln117_315, i4 %or_ln117_20" [src/enc.c:117]   --->   Operation 918 'xor' 'xor_ln117_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1007)   --->   "%xor_ln117_357 = xor i5 %xor_ln117_306, i5 %trunc_ln117_22" [src/enc.c:117]   --->   Operation 919 'xor' 'xor_ln117_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1007)   --->   "%xor_ln117_358 = xor i5 %xor_ln117_314, i5 %or_ln117_19" [src/enc.c:117]   --->   Operation 920 'xor' 'xor_ln117_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1006)   --->   "%xor_ln117_359 = xor i6 %xor_ln117_305, i6 %trunc_ln117_21" [src/enc.c:117]   --->   Operation 921 'xor' 'xor_ln117_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1006)   --->   "%xor_ln117_360 = xor i6 %xor_ln117_313, i6 %or_ln117_18" [src/enc.c:117]   --->   Operation 922 'xor' 'xor_ln117_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1005)   --->   "%xor_ln117_361 = xor i7 %xor_ln117_304, i7 %trunc_ln117_20" [src/enc.c:117]   --->   Operation 923 'xor' 'xor_ln117_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1005)   --->   "%xor_ln117_362 = xor i7 %xor_ln117_312, i7 %or_ln117_17" [src/enc.c:117]   --->   Operation 924 'xor' 'xor_ln117_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 925 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_5 = xor i8 %xor_ln117_318, i8 %xor_ln117_310" [src/enc.c:117]   --->   Operation 925 'xor' 'xor_ln117_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 926 [1/1] (0.00ns)   --->   "%or_ln117_35 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_43, i1 %tmp_13" [src/enc.c:117]   --->   Operation 926 'bitconcatenate' 'or_ln117_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1047)   --->   "%trunc_ln117_26 = trunc i8 %z_2" [src/enc.c:117]   --->   Operation 927 'trunc' 'trunc_ln117_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 928 [1/1] (0.00ns)   --->   "%or_ln117_36 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_44, i1 %tmp_13" [src/enc.c:117]   --->   Operation 928 'bitconcatenate' 'or_ln117_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1045)   --->   "%trunc_ln117_27 = trunc i8 %z_2" [src/enc.c:117]   --->   Operation 929 'trunc' 'trunc_ln117_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 930 [1/1] (0.00ns)   --->   "%or_ln117_37 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_45, i1 %tmp_13" [src/enc.c:117]   --->   Operation 930 'bitconcatenate' 'or_ln117_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1043)   --->   "%trunc_ln117_28 = trunc i8 %z_2" [src/enc.c:117]   --->   Operation 931 'trunc' 'trunc_ln117_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 932 [1/1] (0.00ns)   --->   "%or_ln117_38 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_46, i1 %tmp_13" [src/enc.c:117]   --->   Operation 932 'bitconcatenate' 'or_ln117_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1041)   --->   "%trunc_ln117_29 = trunc i8 %z_2" [src/enc.c:117]   --->   Operation 933 'trunc' 'trunc_ln117_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%or_ln117_39 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_47, i1 %tmp_13" [src/enc.c:117]   --->   Operation 934 'bitconcatenate' 'or_ln117_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%trunc_ln117_30 = trunc i8 %z_2" [src/enc.c:117]   --->   Operation 935 'trunc' 'trunc_ln117_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_6)   --->   "%xor_ln117_363 = xor i8 %z_2, i8 %or_ln127_6" [src/enc.c:117]   --->   Operation 936 'xor' 'xor_ln117_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%trunc_ln117_31 = trunc i8 %skey_load_6" [src/enc.c:117]   --->   Operation 937 'trunc' 'trunc_ln117_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%xor_ln117_364 = xor i3 %trunc_ln117_30, i3 %or_ln117_39" [src/enc.c:117]   --->   Operation 938 'xor' 'xor_ln117_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1041)   --->   "%trunc_ln117_32 = trunc i8 %skey_load_6" [src/enc.c:117]   --->   Operation 939 'trunc' 'trunc_ln117_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1041)   --->   "%xor_ln117_365 = xor i4 %trunc_ln117_29, i4 %or_ln117_38" [src/enc.c:117]   --->   Operation 940 'xor' 'xor_ln117_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1043)   --->   "%trunc_ln117_33 = trunc i8 %skey_load_6" [src/enc.c:117]   --->   Operation 941 'trunc' 'trunc_ln117_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1043)   --->   "%xor_ln117_366 = xor i5 %trunc_ln117_28, i5 %or_ln117_37" [src/enc.c:117]   --->   Operation 942 'xor' 'xor_ln117_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1045)   --->   "%trunc_ln117_34 = trunc i8 %skey_load_6" [src/enc.c:117]   --->   Operation 943 'trunc' 'trunc_ln117_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1045)   --->   "%xor_ln117_367 = xor i6 %trunc_ln117_27, i6 %or_ln117_36" [src/enc.c:117]   --->   Operation 944 'xor' 'xor_ln117_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1047)   --->   "%trunc_ln117_35 = trunc i8 %skey_load_6" [src/enc.c:117]   --->   Operation 945 'trunc' 'trunc_ln117_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1047)   --->   "%xor_ln117_400 = xor i7 %trunc_ln117_26, i7 %or_ln117_35" [src/enc.c:117]   --->   Operation 946 'xor' 'xor_ln117_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_6)   --->   "%xor_ln117_401 = xor i8 %xor_ln117_363, i8 %skey_load_6" [src/enc.c:117]   --->   Operation 947 'xor' 'xor_ln117_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 948 [1/1] (0.00ns)   --->   "%or_ln117_40 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_52, i1 %tmp_15" [src/enc.c:117]   --->   Operation 948 'bitconcatenate' 'or_ln117_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 949 [1/1] (0.00ns)   --->   "%or_ln117_41 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_51, i1 %tmp_15" [src/enc.c:117]   --->   Operation 949 'bitconcatenate' 'or_ln117_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 950 [1/1] (0.00ns)   --->   "%or_ln117_42 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_50, i1 %tmp_15" [src/enc.c:117]   --->   Operation 950 'bitconcatenate' 'or_ln117_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 951 [1/1] (0.00ns)   --->   "%or_ln117_43 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_49, i1 %tmp_15" [src/enc.c:117]   --->   Operation 951 'bitconcatenate' 'or_ln117_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%or_ln117_44 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_53, i1 %tmp_15" [src/enc.c:117]   --->   Operation 952 'bitconcatenate' 'or_ln117_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_6)   --->   "%xor_ln117_402 = xor i8 %x_assign_s, i8 %or_ln" [src/enc.c:117]   --->   Operation 953 'xor' 'xor_ln117_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%xor_ln117_403 = xor i3 %or_ln117_9, i3 %or_ln117_44" [src/enc.c:117]   --->   Operation 954 'xor' 'xor_ln117_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1041)   --->   "%xor_ln117_404 = xor i4 %or_ln117_10, i4 %or_ln117_43" [src/enc.c:117]   --->   Operation 955 'xor' 'xor_ln117_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1043)   --->   "%xor_ln117_405 = xor i5 %or_ln117_12, i5 %or_ln117_42" [src/enc.c:117]   --->   Operation 956 'xor' 'xor_ln117_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1045)   --->   "%xor_ln117_406 = xor i6 %or_ln117_14, i6 %or_ln117_41" [src/enc.c:117]   --->   Operation 957 'xor' 'xor_ln117_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1047)   --->   "%xor_ln117_407 = xor i7 %or_ln117_16, i7 %or_ln117_40" [src/enc.c:117]   --->   Operation 958 'xor' 'xor_ln117_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_6)   --->   "%xor_ln117_684 = xor i8 %xor_ln117_402, i8 %x_assign_1" [src/enc.c:117]   --->   Operation 959 'xor' 'xor_ln117_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1047)   --->   "%xor_ln117_685 = xor i7 %xor_ln117_400, i7 %trunc_ln117_35" [src/enc.c:117]   --->   Operation 960 'xor' 'xor_ln117_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1047)   --->   "%xor_ln117_686 = xor i7 %xor_ln117_407, i7 %or_ln117_5" [src/enc.c:117]   --->   Operation 961 'xor' 'xor_ln117_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1045)   --->   "%xor_ln117_687 = xor i6 %xor_ln117_367, i6 %trunc_ln117_34" [src/enc.c:117]   --->   Operation 962 'xor' 'xor_ln117_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1045)   --->   "%xor_ln117_692 = xor i6 %xor_ln117_406, i6 %or_ln117_4" [src/enc.c:117]   --->   Operation 963 'xor' 'xor_ln117_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1043)   --->   "%xor_ln117_693 = xor i5 %xor_ln117_366, i5 %trunc_ln117_33" [src/enc.c:117]   --->   Operation 964 'xor' 'xor_ln117_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1043)   --->   "%xor_ln117_694 = xor i5 %xor_ln117_405, i5 %or_ln117_3" [src/enc.c:117]   --->   Operation 965 'xor' 'xor_ln117_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1041)   --->   "%xor_ln117_695 = xor i4 %xor_ln117_365, i4 %trunc_ln117_32" [src/enc.c:117]   --->   Operation 966 'xor' 'xor_ln117_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1041)   --->   "%xor_ln117_704 = xor i4 %xor_ln117_404, i4 %or_ln117_2" [src/enc.c:117]   --->   Operation 967 'xor' 'xor_ln117_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%xor_ln117_705 = xor i3 %xor_ln117_364, i3 %trunc_ln117_31" [src/enc.c:117]   --->   Operation 968 'xor' 'xor_ln117_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1039)   --->   "%xor_ln117_706 = xor i3 %xor_ln117_403, i3 %or_ln117_1" [src/enc.c:117]   --->   Operation 969 'xor' 'xor_ln117_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 970 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_6 = xor i8 %xor_ln117_684, i8 %xor_ln117_401" [src/enc.c:117]   --->   Operation 970 'xor' 'xor_ln117_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 971 [1/1] (0.99ns)   --->   "%xor_ln117_40 = xor i8 %xor_ln117_28, i8 31" [src/enc.c:117]   --->   Operation 971 'xor' 'xor_ln117_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 972 [1/1] (0.99ns)   --->   "%xor_ln117_42 = xor i8 %xor_ln117_30, i8 186" [src/enc.c:117]   --->   Operation 972 'xor' 'xor_ln117_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i8 %xor_ln117_40" [src/enc.c:166->src/enc.c:188]   --->   Operation 973 'zext' 'zext_ln166_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 974 [1/1] (0.00ns)   --->   "%clefia_s1_addr_10 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_2" [src/enc.c:166->src/enc.c:188]   --->   Operation 974 'getelementptr' 'clefia_s1_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 975 [2/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s1_addr_10" [src/enc.c:166->src/enc.c:188]   --->   Operation 975 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 976 [1/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s0_addr_10" [src/enc.c:167->src/enc.c:188]   --->   Operation 976 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i8 %xor_ln117_42" [src/enc.c:168->src/enc.c:188]   --->   Operation 977 'zext' 'zext_ln168_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 978 [1/1] (0.00ns)   --->   "%clefia_s1_addr_11 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_2" [src/enc.c:168->src/enc.c:188]   --->   Operation 978 'getelementptr' 'clefia_s1_addr_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 979 [2/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr_11" [src/enc.c:168->src/enc.c:188]   --->   Operation 979 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 980 [1/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_11" [src/enc.c:169->src/enc.c:188]   --->   Operation 980 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_48)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_21, i32 7" [src/enc.c:124]   --->   Operation 981 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_48)   --->   "%xor_ln125_48 = xor i8 %z_21, i8 14" [src/enc.c:125]   --->   Operation 982 'xor' 'xor_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 983 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_48 = select i1 %tmp_96, i8 %xor_ln125_48, i8 %z_21" [src/enc.c:124]   --->   Operation 983 'select' 'select_ln124_48' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln127_216 = trunc i8 %select_ln124_48" [src/enc.c:127]   --->   Operation 984 'trunc' 'trunc_ln127_216' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_48, i32 7" [src/enc.c:127]   --->   Operation 985 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln127_217 = trunc i8 %select_ln124_48" [src/enc.c:127]   --->   Operation 986 'trunc' 'trunc_ln127_217' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln127_218 = trunc i8 %select_ln124_48" [src/enc.c:127]   --->   Operation 987 'trunc' 'trunc_ln127_218' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln127_219 = trunc i8 %select_ln124_48" [src/enc.c:127]   --->   Operation 988 'trunc' 'trunc_ln127_219' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln127_220 = trunc i8 %select_ln124_48" [src/enc.c:127]   --->   Operation 989 'trunc' 'trunc_ln127_220' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 990 [1/1] (0.00ns)   --->   "%x_assign_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_216, i1 %tmp_97" [src/enc.c:127]   --->   Operation 990 'bitconcatenate' 'x_assign_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_49)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_48, i32 6" [src/enc.c:124]   --->   Operation 991 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_49)   --->   "%xor_ln125_49 = xor i8 %x_assign_28, i8 14" [src/enc.c:125]   --->   Operation 992 'xor' 'xor_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 993 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_49 = select i1 %tmp_98, i8 %xor_ln125_49, i8 %x_assign_28" [src/enc.c:124]   --->   Operation 993 'select' 'select_ln124_49' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln127_222 = trunc i8 %select_ln124_49" [src/enc.c:127]   --->   Operation 994 'trunc' 'trunc_ln127_222' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_49, i32 7" [src/enc.c:127]   --->   Operation 995 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 996 [1/1] (0.00ns)   --->   "%x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_222, i1 %tmp_99" [src/enc.c:127]   --->   Operation 996 'bitconcatenate' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_50)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_49, i32 6" [src/enc.c:124]   --->   Operation 997 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_50)   --->   "%xor_ln125_50 = xor i8 %x_assign_29, i8 14" [src/enc.c:125]   --->   Operation 998 'xor' 'xor_ln125_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 999 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_50 = select i1 %tmp_100, i8 %xor_ln125_50, i8 %x_assign_29" [src/enc.c:124]   --->   Operation 999 'select' 'select_ln124_50' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln127_223 = trunc i8 %select_ln124_50" [src/enc.c:127]   --->   Operation 1000 'trunc' 'trunc_ln127_223' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_50, i32 7" [src/enc.c:127]   --->   Operation 1001 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln127_224 = trunc i8 %select_ln124_50" [src/enc.c:127]   --->   Operation 1002 'trunc' 'trunc_ln127_224' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln127_225 = trunc i8 %select_ln124_50" [src/enc.c:127]   --->   Operation 1003 'trunc' 'trunc_ln127_225' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln127_226 = trunc i8 %select_ln124_50" [src/enc.c:127]   --->   Operation 1004 'trunc' 'trunc_ln127_226' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln127_227 = trunc i8 %select_ln124_50" [src/enc.c:127]   --->   Operation 1005 'trunc' 'trunc_ln127_227' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln127_228 = trunc i8 %select_ln124_50" [src/enc.c:127]   --->   Operation 1006 'trunc' 'trunc_ln127_228' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_52)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7" [src/enc.c:124]   --->   Operation 1007 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_52)   --->   "%xor_ln125_52 = xor i8 %z_23, i8 14" [src/enc.c:125]   --->   Operation 1008 'xor' 'xor_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1009 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_52 = select i1 %tmp_104, i8 %xor_ln125_52, i8 %z_23" [src/enc.c:124]   --->   Operation 1009 'select' 'select_ln124_52' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln127_237 = trunc i8 %select_ln124_52" [src/enc.c:127]   --->   Operation 1010 'trunc' 'trunc_ln127_237' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_52, i32 7" [src/enc.c:127]   --->   Operation 1011 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln127_238 = trunc i8 %select_ln124_52" [src/enc.c:127]   --->   Operation 1012 'trunc' 'trunc_ln127_238' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln127_239 = trunc i8 %select_ln124_52" [src/enc.c:127]   --->   Operation 1013 'trunc' 'trunc_ln127_239' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln127_240 = trunc i8 %select_ln124_52" [src/enc.c:127]   --->   Operation 1014 'trunc' 'trunc_ln127_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln127_241 = trunc i8 %select_ln124_52" [src/enc.c:127]   --->   Operation 1015 'trunc' 'trunc_ln127_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln127_242 = trunc i8 %select_ln124_52" [src/enc.c:127]   --->   Operation 1016 'trunc' 'trunc_ln127_242' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln127_243 = trunc i8 %select_ln124_52" [src/enc.c:127]   --->   Operation 1017 'trunc' 'trunc_ln127_243' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1018 [1/1] (0.00ns)   --->   "%x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_237, i1 %tmp_105" [src/enc.c:127]   --->   Operation 1018 'bitconcatenate' 'x_assign_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_53)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_52, i32 6" [src/enc.c:124]   --->   Operation 1019 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_53)   --->   "%xor_ln125_53 = xor i8 %x_assign_31, i8 14" [src/enc.c:125]   --->   Operation 1020 'xor' 'xor_ln125_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1021 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_53 = select i1 %tmp_106, i8 %xor_ln125_53, i8 %x_assign_31" [src/enc.c:124]   --->   Operation 1021 'select' 'select_ln124_53' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln127_244 = trunc i8 %select_ln124_53" [src/enc.c:127]   --->   Operation 1022 'trunc' 'trunc_ln127_244' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_53, i32 7" [src/enc.c:127]   --->   Operation 1023 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1024 [1/1] (0.00ns)   --->   "%x_assign_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_244, i1 %tmp_107" [src/enc.c:127]   --->   Operation 1024 'bitconcatenate' 'x_assign_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_54)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_53, i32 6" [src/enc.c:124]   --->   Operation 1025 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_54)   --->   "%xor_ln125_54 = xor i8 %x_assign_32, i8 14" [src/enc.c:125]   --->   Operation 1026 'xor' 'xor_ln125_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1027 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_54 = select i1 %tmp_108, i8 %xor_ln125_54, i8 %x_assign_32" [src/enc.c:124]   --->   Operation 1027 'select' 'select_ln124_54' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln127_245 = trunc i8 %select_ln124_54" [src/enc.c:127]   --->   Operation 1028 'trunc' 'trunc_ln127_245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_54, i32 7" [src/enc.c:127]   --->   Operation 1029 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln127_246 = trunc i8 %select_ln124_54" [src/enc.c:127]   --->   Operation 1030 'trunc' 'trunc_ln127_246' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln127_247 = trunc i8 %select_ln124_54" [src/enc.c:127]   --->   Operation 1031 'trunc' 'trunc_ln127_247' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln127_248 = trunc i8 %select_ln124_54" [src/enc.c:127]   --->   Operation 1032 'trunc' 'trunc_ln127_248' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln127_249 = trunc i8 %select_ln124_54" [src/enc.c:127]   --->   Operation 1033 'trunc' 'trunc_ln127_249' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1034 [1/1] (0.00ns)   --->   "%trunc_ln127_250 = trunc i8 %select_ln124_54" [src/enc.c:127]   --->   Operation 1034 'trunc' 'trunc_ln127_250' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1035 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_967 = xor i7 %xor_ln117_270, i7 %xor_ln117_269" [src/enc.c:117]   --->   Operation 1035 'xor' 'xor_ln117_967' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1036 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_968 = xor i6 %xor_ln117_268, i6 %xor_ln117_267" [src/enc.c:117]   --->   Operation 1036 'xor' 'xor_ln117_968' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1037 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_969 = xor i5 %xor_ln117_266, i5 %xor_ln117_265" [src/enc.c:117]   --->   Operation 1037 'xor' 'xor_ln117_969' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1038 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_970 = xor i4 %xor_ln117_264, i4 %xor_ln117_263" [src/enc.c:117]   --->   Operation 1038 'xor' 'xor_ln117_970' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1039 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_971 = xor i3 %xor_ln117_262, i3 %xor_ln117_261" [src/enc.c:117]   --->   Operation 1039 'xor' 'xor_ln117_971' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1040 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_972 = xor i2 %xor_ln117_260, i2 %xor_ln117_259" [src/enc.c:117]   --->   Operation 1040 'xor' 'xor_ln117_972' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1041 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_973 = xor i1 %xor_ln117_258, i1 %xor_ln117_257" [src/enc.c:117]   --->   Operation 1041 'xor' 'xor_ln117_973' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1042 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1005 = xor i7 %xor_ln117_362, i7 %xor_ln117_361" [src/enc.c:117]   --->   Operation 1042 'xor' 'xor_ln117_1005' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1043 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1006 = xor i6 %xor_ln117_360, i6 %xor_ln117_359" [src/enc.c:117]   --->   Operation 1043 'xor' 'xor_ln117_1006' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1044 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1007 = xor i5 %xor_ln117_358, i5 %xor_ln117_357" [src/enc.c:117]   --->   Operation 1044 'xor' 'xor_ln117_1007' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1045 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1008 = xor i4 %xor_ln117_356, i4 %xor_ln117_355" [src/enc.c:117]   --->   Operation 1045 'xor' 'xor_ln117_1008' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1046 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1009 = xor i3 %xor_ln117_354, i3 %xor_ln117_353" [src/enc.c:117]   --->   Operation 1046 'xor' 'xor_ln117_1009' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1047 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1010 = xor i2 %xor_ln117_352, i2 %xor_ln117_319" [src/enc.c:117]   --->   Operation 1047 'xor' 'xor_ln117_1010' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1048 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1039 = xor i3 %xor_ln117_706, i3 %xor_ln117_705" [src/enc.c:117]   --->   Operation 1048 'xor' 'xor_ln117_1039' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1049 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1041 = xor i4 %xor_ln117_704, i4 %xor_ln117_695" [src/enc.c:117]   --->   Operation 1049 'xor' 'xor_ln117_1041' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1050 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1043 = xor i5 %xor_ln117_694, i5 %xor_ln117_693" [src/enc.c:117]   --->   Operation 1050 'xor' 'xor_ln117_1043' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1051 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1045 = xor i6 %xor_ln117_692, i6 %xor_ln117_687" [src/enc.c:117]   --->   Operation 1051 'xor' 'xor_ln117_1045' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1052 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1047 = xor i7 %xor_ln117_686, i7 %xor_ln117_685" [src/enc.c:117]   --->   Operation 1052 'xor' 'xor_ln117_1047' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1053 [1/1] (0.00ns)   --->   "%rk_addr_6 = getelementptr i8 %rk, i64 0, i64 6" [src/enc.c:110]   --->   Operation 1053 'getelementptr' 'rk_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1054 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_6, i8 %rk_addr_6" [src/enc.c:110]   --->   Operation 1054 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 19 <SV = 18> <Delay = 6.99>
ST_19 : Operation 1055 [1/2] (2.32ns)   --->   "%skey_load_7 = load i5 %skey_addr_7" [src/enc.c:110]   --->   Operation 1055 'load' 'skey_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1073)   --->   "%trunc_ln117_36 = trunc i8 %skey_load_7" [src/enc.c:117]   --->   Operation 1056 'trunc' 'trunc_ln117_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1071)   --->   "%trunc_ln117_37 = trunc i8 %skey_load_7" [src/enc.c:117]   --->   Operation 1057 'trunc' 'trunc_ln117_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1069)   --->   "%trunc_ln117_38 = trunc i8 %skey_load_7" [src/enc.c:117]   --->   Operation 1058 'trunc' 'trunc_ln117_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1067)   --->   "%trunc_ln117_39 = trunc i8 %skey_load_7" [src/enc.c:117]   --->   Operation 1059 'trunc' 'trunc_ln117_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_7)   --->   "%xor_ln117_707 = xor i8 %skey_load_7, i8 %x_assign_6" [src/enc.c:117]   --->   Operation 1060 'xor' 'xor_ln117_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1067)   --->   "%trunc_ln117_40 = trunc i8 %z_3" [src/enc.c:117]   --->   Operation 1061 'trunc' 'trunc_ln117_40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1067)   --->   "%xor_ln117_708 = xor i4 %trunc_ln117_39, i4 %or_ln117_25" [src/enc.c:117]   --->   Operation 1062 'xor' 'xor_ln117_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1069)   --->   "%trunc_ln117_41 = trunc i8 %z_3" [src/enc.c:117]   --->   Operation 1063 'trunc' 'trunc_ln117_41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1069)   --->   "%xor_ln117_709 = xor i5 %trunc_ln117_38, i5 %or_ln117_26" [src/enc.c:117]   --->   Operation 1064 'xor' 'xor_ln117_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1071)   --->   "%trunc_ln117_42 = trunc i8 %z_3" [src/enc.c:117]   --->   Operation 1065 'trunc' 'trunc_ln117_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1071)   --->   "%xor_ln117_710 = xor i6 %trunc_ln117_37, i6 %or_ln117_27" [src/enc.c:117]   --->   Operation 1066 'xor' 'xor_ln117_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1073)   --->   "%trunc_ln117_43 = trunc i8 %z_3" [src/enc.c:117]   --->   Operation 1067 'trunc' 'trunc_ln117_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1073)   --->   "%xor_ln117_711 = xor i7 %trunc_ln117_36, i7 %or_ln117_28" [src/enc.c:117]   --->   Operation 1068 'xor' 'xor_ln117_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_7)   --->   "%xor_ln117_712 = xor i8 %xor_ln117_707, i8 %z_3" [src/enc.c:117]   --->   Operation 1069 'xor' 'xor_ln117_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_7)   --->   "%xor_ln117_713 = xor i8 %x_assign_2, i8 %or_ln" [src/enc.c:117]   --->   Operation 1070 'xor' 'xor_ln117_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1067)   --->   "%xor_ln117_714 = xor i4 %or_ln117_31, i4 %or_ln117_43" [src/enc.c:117]   --->   Operation 1071 'xor' 'xor_ln117_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1069)   --->   "%xor_ln117_715 = xor i5 %or_ln117_32, i5 %or_ln117_42" [src/enc.c:117]   --->   Operation 1072 'xor' 'xor_ln117_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1071)   --->   "%xor_ln117_716 = xor i6 %or_ln117_33, i6 %or_ln117_41" [src/enc.c:117]   --->   Operation 1073 'xor' 'xor_ln117_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1073)   --->   "%xor_ln117_717 = xor i7 %or_ln117_34, i7 %or_ln117_40" [src/enc.c:117]   --->   Operation 1074 'xor' 'xor_ln117_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_7)   --->   "%xor_ln117_718 = xor i8 %xor_ln117_713, i8 %or_ln127_6" [src/enc.c:117]   --->   Operation 1075 'xor' 'xor_ln117_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1073)   --->   "%xor_ln117_719 = xor i7 %xor_ln117_711, i7 %trunc_ln117_43" [src/enc.c:117]   --->   Operation 1076 'xor' 'xor_ln117_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1073)   --->   "%xor_ln117_720 = xor i7 %xor_ln117_717, i7 %or_ln117_35" [src/enc.c:117]   --->   Operation 1077 'xor' 'xor_ln117_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1071)   --->   "%xor_ln117_721 = xor i6 %xor_ln117_710, i6 %trunc_ln117_42" [src/enc.c:117]   --->   Operation 1078 'xor' 'xor_ln117_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1071)   --->   "%xor_ln117_722 = xor i6 %xor_ln117_716, i6 %or_ln117_36" [src/enc.c:117]   --->   Operation 1079 'xor' 'xor_ln117_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1069)   --->   "%xor_ln117_723 = xor i5 %xor_ln117_709, i5 %trunc_ln117_41" [src/enc.c:117]   --->   Operation 1080 'xor' 'xor_ln117_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1069)   --->   "%xor_ln117_724 = xor i5 %xor_ln117_715, i5 %or_ln117_37" [src/enc.c:117]   --->   Operation 1081 'xor' 'xor_ln117_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1067)   --->   "%xor_ln117_725 = xor i4 %xor_ln117_708, i4 %trunc_ln117_40" [src/enc.c:117]   --->   Operation 1082 'xor' 'xor_ln117_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1067)   --->   "%xor_ln117_726 = xor i4 %xor_ln117_714, i4 %or_ln117_38" [src/enc.c:117]   --->   Operation 1083 'xor' 'xor_ln117_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1084 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_7 = xor i8 %xor_ln117_718, i8 %xor_ln117_712" [src/enc.c:117]   --->   Operation 1084 'xor' 'xor_ln117_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1085 [1/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s1_addr_10" [src/enc.c:166->src/enc.c:188]   --->   Operation 1085 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1086 [1/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr_11" [src/enc.c:168->src/enc.c:188]   --->   Operation 1086 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%trunc_ln127_221 = trunc i8 %select_ln124_48" [src/enc.c:127]   --->   Operation 1087 'trunc' 'trunc_ln127_221' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%trunc_ln127_229 = trunc i8 %select_ln124_50" [src/enc.c:127]   --->   Operation 1088 'trunc' 'trunc_ln127_229' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1089 [1/1] (0.00ns)   --->   "%or_ln127_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_223, i1 %tmp_101" [src/enc.c:127]   --->   Operation 1089 'bitconcatenate' 'or_ln127_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_51)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7" [src/enc.c:124]   --->   Operation 1090 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_51)   --->   "%xor_ln125_51 = xor i8 %z_22, i8 14" [src/enc.c:125]   --->   Operation 1091 'xor' 'xor_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1092 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_51 = select i1 %tmp_102, i8 %xor_ln125_51, i8 %z_22" [src/enc.c:124]   --->   Operation 1092 'select' 'select_ln124_51' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln127_230 = trunc i8 %select_ln124_51" [src/enc.c:127]   --->   Operation 1093 'trunc' 'trunc_ln127_230' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_51, i32 7" [src/enc.c:127]   --->   Operation 1094 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln127_231 = trunc i8 %select_ln124_51" [src/enc.c:127]   --->   Operation 1095 'trunc' 'trunc_ln127_231' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln127_232 = trunc i8 %select_ln124_51" [src/enc.c:127]   --->   Operation 1096 'trunc' 'trunc_ln127_232' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln127_233 = trunc i8 %select_ln124_51" [src/enc.c:127]   --->   Operation 1097 'trunc' 'trunc_ln127_233' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln127_234 = trunc i8 %select_ln124_51" [src/enc.c:127]   --->   Operation 1098 'trunc' 'trunc_ln127_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln127_235 = trunc i8 %select_ln124_51" [src/enc.c:127]   --->   Operation 1099 'trunc' 'trunc_ln127_235' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln127_236 = trunc i8 %select_ln124_51" [src/enc.c:127]   --->   Operation 1100 'trunc' 'trunc_ln127_236' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1101 [1/1] (0.00ns)   --->   "%x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_230, i1 %tmp_103" [src/enc.c:127]   --->   Operation 1101 'bitconcatenate' 'x_assign_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%trunc_ln127_251 = trunc i8 %select_ln124_54" [src/enc.c:127]   --->   Operation 1102 'trunc' 'trunc_ln127_251' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1103 [1/1] (0.00ns)   --->   "%or_ln127_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_245, i1 %tmp_109" [src/enc.c:127]   --->   Operation 1103 'bitconcatenate' 'or_ln127_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_55)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_20, i32 7" [src/enc.c:124]   --->   Operation 1104 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_55)   --->   "%xor_ln125_55 = xor i8 %z_20, i8 14" [src/enc.c:125]   --->   Operation 1105 'xor' 'xor_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1106 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_55 = select i1 %tmp_110, i8 %xor_ln125_55, i8 %z_20" [src/enc.c:124]   --->   Operation 1106 'select' 'select_ln124_55' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln127_252 = trunc i8 %select_ln124_55" [src/enc.c:127]   --->   Operation 1107 'trunc' 'trunc_ln127_252' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_55, i32 7" [src/enc.c:127]   --->   Operation 1108 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln127_253 = trunc i8 %select_ln124_55" [src/enc.c:127]   --->   Operation 1109 'trunc' 'trunc_ln127_253' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln127_254 = trunc i8 %select_ln124_55" [src/enc.c:127]   --->   Operation 1110 'trunc' 'trunc_ln127_254' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln127_255 = trunc i8 %select_ln124_55" [src/enc.c:127]   --->   Operation 1111 'trunc' 'trunc_ln127_255' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln127_256 = trunc i8 %select_ln124_55" [src/enc.c:127]   --->   Operation 1112 'trunc' 'trunc_ln127_256' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%trunc_ln127_257 = trunc i8 %select_ln124_55" [src/enc.c:127]   --->   Operation 1113 'trunc' 'trunc_ln127_257' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1114 [1/1] (0.00ns)   --->   "%x_assign_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_252, i1 %tmp_111" [src/enc.c:127]   --->   Operation 1114 'bitconcatenate' 'x_assign_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_56)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_55, i32 6" [src/enc.c:124]   --->   Operation 1115 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_56)   --->   "%xor_ln125_56 = xor i8 %x_assign_33, i8 14" [src/enc.c:125]   --->   Operation 1116 'xor' 'xor_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1117 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_56 = select i1 %tmp_112, i8 %xor_ln125_56, i8 %x_assign_33" [src/enc.c:124]   --->   Operation 1117 'select' 'select_ln124_56' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln127_258 = trunc i8 %select_ln124_56" [src/enc.c:127]   --->   Operation 1118 'trunc' 'trunc_ln127_258' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_56, i32 7" [src/enc.c:127]   --->   Operation 1119 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1120 [1/1] (0.00ns)   --->   "%x_assign_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_258, i1 %tmp_113" [src/enc.c:127]   --->   Operation 1120 'bitconcatenate' 'x_assign_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_57)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_56, i32 6" [src/enc.c:124]   --->   Operation 1121 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_57)   --->   "%xor_ln125_57 = xor i8 %x_assign_34, i8 14" [src/enc.c:125]   --->   Operation 1122 'xor' 'xor_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1123 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_57 = select i1 %tmp_114, i8 %xor_ln125_57, i8 %x_assign_34" [src/enc.c:124]   --->   Operation 1123 'select' 'select_ln124_57' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln127_259 = trunc i8 %select_ln124_57" [src/enc.c:127]   --->   Operation 1124 'trunc' 'trunc_ln127_259' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_57, i32 7" [src/enc.c:127]   --->   Operation 1125 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln127_260 = trunc i8 %select_ln124_57" [src/enc.c:127]   --->   Operation 1126 'trunc' 'trunc_ln127_260' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln127_261 = trunc i8 %select_ln124_57" [src/enc.c:127]   --->   Operation 1127 'trunc' 'trunc_ln127_261' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln127_262 = trunc i8 %select_ln124_57" [src/enc.c:127]   --->   Operation 1128 'trunc' 'trunc_ln127_262' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln127_263 = trunc i8 %select_ln124_57" [src/enc.c:127]   --->   Operation 1129 'trunc' 'trunc_ln127_263' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_58)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_51, i32 6" [src/enc.c:124]   --->   Operation 1130 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_58)   --->   "%xor_ln125_58 = xor i8 %x_assign_30, i8 14" [src/enc.c:125]   --->   Operation 1131 'xor' 'xor_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1132 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_58 = select i1 %tmp_116, i8 %xor_ln125_58, i8 %x_assign_30" [src/enc.c:124]   --->   Operation 1132 'select' 'select_ln124_58' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln127_266 = trunc i8 %select_ln124_58" [src/enc.c:127]   --->   Operation 1133 'trunc' 'trunc_ln127_266' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_58, i32 7" [src/enc.c:127]   --->   Operation 1134 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1135 [1/1] (0.00ns)   --->   "%x_assign_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_266, i1 %tmp_117" [src/enc.c:127]   --->   Operation 1135 'bitconcatenate' 'x_assign_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_59)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_58, i32 6" [src/enc.c:124]   --->   Operation 1136 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_59)   --->   "%xor_ln125_59 = xor i8 %x_assign_35, i8 14" [src/enc.c:125]   --->   Operation 1137 'xor' 'xor_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1138 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_59 = select i1 %tmp_118, i8 %xor_ln125_59, i8 %x_assign_35" [src/enc.c:124]   --->   Operation 1138 'select' 'select_ln124_59' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln127_267 = trunc i8 %select_ln124_59" [src/enc.c:127]   --->   Operation 1139 'trunc' 'trunc_ln127_267' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_59, i32 7" [src/enc.c:127]   --->   Operation 1140 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln127_268 = trunc i8 %select_ln124_59" [src/enc.c:127]   --->   Operation 1141 'trunc' 'trunc_ln127_268' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln127_269 = trunc i8 %select_ln124_59" [src/enc.c:127]   --->   Operation 1142 'trunc' 'trunc_ln127_269' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln127_270 = trunc i8 %select_ln124_59" [src/enc.c:127]   --->   Operation 1143 'trunc' 'trunc_ln127_270' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln127_271 = trunc i8 %select_ln124_59" [src/enc.c:127]   --->   Operation 1144 'trunc' 'trunc_ln127_271' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1145 [1/1] (0.00ns)   --->   "%or_ln117_147 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_228, i1 %tmp_101" [src/enc.c:117]   --->   Operation 1145 'bitconcatenate' 'or_ln117_147' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1146 [1/1] (0.00ns)   --->   "%or_ln117_148 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_243, i1 %tmp_105" [src/enc.c:117]   --->   Operation 1146 'bitconcatenate' 'or_ln117_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1147 [1/1] (0.00ns)   --->   "%or_ln117_149 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_227, i1 %tmp_101" [src/enc.c:117]   --->   Operation 1147 'bitconcatenate' 'or_ln117_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1148 [1/1] (0.00ns)   --->   "%or_ln117_150 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_242, i1 %tmp_105" [src/enc.c:117]   --->   Operation 1148 'bitconcatenate' 'or_ln117_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1149 [1/1] (0.00ns)   --->   "%or_ln117_151 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_226, i1 %tmp_101" [src/enc.c:117]   --->   Operation 1149 'bitconcatenate' 'or_ln117_151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1150 [1/1] (0.00ns)   --->   "%or_ln117_152 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_241, i1 %tmp_105" [src/enc.c:117]   --->   Operation 1150 'bitconcatenate' 'or_ln117_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1151 [1/1] (0.00ns)   --->   "%or_ln117_153 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_225, i1 %tmp_101" [src/enc.c:117]   --->   Operation 1151 'bitconcatenate' 'or_ln117_153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1152 [1/1] (0.00ns)   --->   "%or_ln117_154 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_240, i1 %tmp_105" [src/enc.c:117]   --->   Operation 1152 'bitconcatenate' 'or_ln117_154' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1153 [1/1] (0.00ns)   --->   "%or_ln117_155 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_224, i1 %tmp_101" [src/enc.c:117]   --->   Operation 1153 'bitconcatenate' 'or_ln117_155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1154 [1/1] (0.00ns)   --->   "%or_ln117_156 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_239, i1 %tmp_105" [src/enc.c:117]   --->   Operation 1154 'bitconcatenate' 'or_ln117_156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%or_ln117_157 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_229, i1 %tmp_101" [src/enc.c:117]   --->   Operation 1155 'bitconcatenate' 'or_ln117_157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1156 [1/1] (0.00ns)   --->   "%or_ln117_158 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_238, i1 %tmp_105" [src/enc.c:117]   --->   Operation 1156 'bitconcatenate' 'or_ln117_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_44)   --->   "%xor_ln117_958 = xor i8 %x_assign_31, i8 %or_ln127_19" [src/enc.c:117]   --->   Operation 1157 'xor' 'xor_ln117_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1165)   --->   "%trunc_ln117_105 = trunc i8 %z_20" [src/enc.c:117]   --->   Operation 1158 'trunc' 'trunc_ln117_105' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1165)   --->   "%xor_ln117_959 = xor i1 %tmp_105, i1 %tmp_101" [src/enc.c:117]   --->   Operation 1159 'xor' 'xor_ln117_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%trunc_ln117_106 = trunc i8 %z_20" [src/enc.c:117]   --->   Operation 1160 'trunc' 'trunc_ln117_106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%xor_ln117_960 = xor i2 %or_ln117_158, i2 %or_ln117_157" [src/enc.c:117]   --->   Operation 1161 'xor' 'xor_ln117_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1167)   --->   "%trunc_ln117_107 = trunc i8 %z_20" [src/enc.c:117]   --->   Operation 1162 'trunc' 'trunc_ln117_107' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1167)   --->   "%xor_ln117_961 = xor i3 %or_ln117_156, i3 %or_ln117_155" [src/enc.c:117]   --->   Operation 1163 'xor' 'xor_ln117_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1168)   --->   "%trunc_ln117_108 = trunc i8 %z_20" [src/enc.c:117]   --->   Operation 1164 'trunc' 'trunc_ln117_108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1168)   --->   "%xor_ln117_962 = xor i4 %or_ln117_154, i4 %or_ln117_153" [src/enc.c:117]   --->   Operation 1165 'xor' 'xor_ln117_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1169)   --->   "%trunc_ln117_109 = trunc i8 %z_20" [src/enc.c:117]   --->   Operation 1166 'trunc' 'trunc_ln117_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1169)   --->   "%xor_ln117_963 = xor i5 %or_ln117_152, i5 %or_ln117_151" [src/enc.c:117]   --->   Operation 1167 'xor' 'xor_ln117_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1170)   --->   "%trunc_ln117_110 = trunc i8 %z_20" [src/enc.c:117]   --->   Operation 1168 'trunc' 'trunc_ln117_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1170)   --->   "%xor_ln117_964 = xor i6 %or_ln117_150, i6 %or_ln117_149" [src/enc.c:117]   --->   Operation 1169 'xor' 'xor_ln117_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1171)   --->   "%trunc_ln117_111 = trunc i8 %z_20" [src/enc.c:117]   --->   Operation 1170 'trunc' 'trunc_ln117_111' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1171)   --->   "%xor_ln117_965 = xor i7 %or_ln117_148, i7 %or_ln117_147" [src/enc.c:117]   --->   Operation 1171 'xor' 'xor_ln117_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_44)   --->   "%xor_ln117_966 = xor i8 %xor_ln117_958, i8 %z_20" [src/enc.c:117]   --->   Operation 1172 'xor' 'xor_ln117_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln117_159 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_250, i1 %tmp_109" [src/enc.c:117]   --->   Operation 1173 'bitconcatenate' 'or_ln117_159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1174 [1/1] (0.00ns)   --->   "%or_ln117_160 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_249, i1 %tmp_109" [src/enc.c:117]   --->   Operation 1174 'bitconcatenate' 'or_ln117_160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1175 [1/1] (0.00ns)   --->   "%or_ln117_161 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_248, i1 %tmp_109" [src/enc.c:117]   --->   Operation 1175 'bitconcatenate' 'or_ln117_161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1176 [1/1] (0.00ns)   --->   "%or_ln117_162 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_247, i1 %tmp_109" [src/enc.c:117]   --->   Operation 1176 'bitconcatenate' 'or_ln117_162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1177 [1/1] (0.00ns)   --->   "%or_ln117_163 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_246, i1 %tmp_109" [src/enc.c:117]   --->   Operation 1177 'bitconcatenate' 'or_ln117_163' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%or_ln117_164 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_251, i1 %tmp_109" [src/enc.c:117]   --->   Operation 1178 'bitconcatenate' 'or_ln117_164' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_44)   --->   "%xor_ln117_974 = xor i8 %xor_ln117_4, i8 %or_ln127_20" [src/enc.c:117]   --->   Operation 1179 'xor' 'xor_ln117_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1165)   --->   "%xor_ln117_975 = xor i1 %xor_ln117_973, i1 %tmp_109" [src/enc.c:117]   --->   Operation 1180 'xor' 'xor_ln117_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1181 [1/1] (0.00ns)   --->   "%or_ln117_165 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_236, i1 %tmp_103" [src/enc.c:117]   --->   Operation 1181 'bitconcatenate' 'or_ln117_165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%xor_ln117_976 = xor i2 %xor_ln117_972, i2 %or_ln117_164" [src/enc.c:117]   --->   Operation 1182 'xor' 'xor_ln117_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1183 [1/1] (0.00ns)   --->   "%or_ln117_166 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_235, i1 %tmp_103" [src/enc.c:117]   --->   Operation 1183 'bitconcatenate' 'or_ln117_166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1167)   --->   "%xor_ln117_977 = xor i3 %xor_ln117_971, i3 %or_ln117_163" [src/enc.c:117]   --->   Operation 1184 'xor' 'xor_ln117_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1185 [1/1] (0.00ns)   --->   "%or_ln117_167 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_234, i1 %tmp_103" [src/enc.c:117]   --->   Operation 1185 'bitconcatenate' 'or_ln117_167' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1168)   --->   "%xor_ln117_978 = xor i4 %xor_ln117_970, i4 %or_ln117_162" [src/enc.c:117]   --->   Operation 1186 'xor' 'xor_ln117_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1187 [1/1] (0.00ns)   --->   "%or_ln117_168 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_233, i1 %tmp_103" [src/enc.c:117]   --->   Operation 1187 'bitconcatenate' 'or_ln117_168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1169)   --->   "%xor_ln117_979 = xor i5 %xor_ln117_969, i5 %or_ln117_161" [src/enc.c:117]   --->   Operation 1188 'xor' 'xor_ln117_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1189 [1/1] (0.00ns)   --->   "%or_ln117_169 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_232, i1 %tmp_103" [src/enc.c:117]   --->   Operation 1189 'bitconcatenate' 'or_ln117_169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1170)   --->   "%xor_ln117_980 = xor i6 %xor_ln117_968, i6 %or_ln117_160" [src/enc.c:117]   --->   Operation 1190 'xor' 'xor_ln117_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1191 [1/1] (0.00ns)   --->   "%or_ln117_170 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_231, i1 %tmp_103" [src/enc.c:117]   --->   Operation 1191 'bitconcatenate' 'or_ln117_170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1171)   --->   "%xor_ln117_981 = xor i7 %xor_ln117_967, i7 %or_ln117_159" [src/enc.c:117]   --->   Operation 1192 'xor' 'xor_ln117_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_44)   --->   "%xor_ln117_982 = xor i8 %xor_ln117_974, i8 %x_assign_30" [src/enc.c:117]   --->   Operation 1193 'xor' 'xor_ln117_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1171)   --->   "%xor_ln117_983 = xor i7 %xor_ln117_965, i7 %trunc_ln117_111" [src/enc.c:117]   --->   Operation 1194 'xor' 'xor_ln117_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1171)   --->   "%xor_ln117_984 = xor i7 %xor_ln117_981, i7 %or_ln117_170" [src/enc.c:117]   --->   Operation 1195 'xor' 'xor_ln117_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1170)   --->   "%xor_ln117_985 = xor i6 %xor_ln117_964, i6 %trunc_ln117_110" [src/enc.c:117]   --->   Operation 1196 'xor' 'xor_ln117_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1170)   --->   "%xor_ln117_986 = xor i6 %xor_ln117_980, i6 %or_ln117_169" [src/enc.c:117]   --->   Operation 1197 'xor' 'xor_ln117_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1169)   --->   "%xor_ln117_987 = xor i5 %xor_ln117_963, i5 %trunc_ln117_109" [src/enc.c:117]   --->   Operation 1198 'xor' 'xor_ln117_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1169)   --->   "%xor_ln117_988 = xor i5 %xor_ln117_979, i5 %or_ln117_168" [src/enc.c:117]   --->   Operation 1199 'xor' 'xor_ln117_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1168)   --->   "%xor_ln117_989 = xor i4 %xor_ln117_962, i4 %trunc_ln117_108" [src/enc.c:117]   --->   Operation 1200 'xor' 'xor_ln117_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1168)   --->   "%xor_ln117_990 = xor i4 %xor_ln117_978, i4 %or_ln117_167" [src/enc.c:117]   --->   Operation 1201 'xor' 'xor_ln117_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1167)   --->   "%xor_ln117_991 = xor i3 %xor_ln117_961, i3 %trunc_ln117_107" [src/enc.c:117]   --->   Operation 1202 'xor' 'xor_ln117_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1167)   --->   "%xor_ln117_992 = xor i3 %xor_ln117_977, i3 %or_ln117_166" [src/enc.c:117]   --->   Operation 1203 'xor' 'xor_ln117_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%xor_ln117_993 = xor i2 %xor_ln117_960, i2 %trunc_ln117_106" [src/enc.c:117]   --->   Operation 1204 'xor' 'xor_ln117_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1166)   --->   "%xor_ln117_994 = xor i2 %xor_ln117_976, i2 %or_ln117_165" [src/enc.c:117]   --->   Operation 1205 'xor' 'xor_ln117_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1165)   --->   "%xor_ln117_995 = xor i1 %xor_ln117_959, i1 %trunc_ln117_105" [src/enc.c:117]   --->   Operation 1206 'xor' 'xor_ln117_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1165)   --->   "%xor_ln117_996 = xor i1 %xor_ln117_975, i1 %tmp_103" [src/enc.c:117]   --->   Operation 1207 'xor' 'xor_ln117_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1208 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_44 = xor i8 %xor_ln117_982, i8 %xor_ln117_966" [src/enc.c:117]   --->   Operation 1208 'xor' 'xor_ln117_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1209 [1/1] (0.00ns)   --->   "%or_ln117_183 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_220, i1 %tmp_97" [src/enc.c:117]   --->   Operation 1209 'bitconcatenate' 'or_ln117_183' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1210 [1/1] (0.00ns)   --->   "%or_ln117_184 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_219, i1 %tmp_97" [src/enc.c:117]   --->   Operation 1210 'bitconcatenate' 'or_ln117_184' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1211 [1/1] (0.00ns)   --->   "%or_ln117_185 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_218, i1 %tmp_97" [src/enc.c:117]   --->   Operation 1211 'bitconcatenate' 'or_ln117_185' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1212 [1/1] (0.00ns)   --->   "%or_ln117_186 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_217, i1 %tmp_97" [src/enc.c:117]   --->   Operation 1212 'bitconcatenate' 'or_ln117_186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%or_ln117_187 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_221, i1 %tmp_97" [src/enc.c:117]   --->   Operation 1213 'bitconcatenate' 'or_ln117_187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_46)   --->   "%xor_ln117_1031 = xor i8 %x_assign_28, i8 %or_ln127_19" [src/enc.c:117]   --->   Operation 1214 'xor' 'xor_ln117_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%trunc_ln117_118 = trunc i8 %z_22" [src/enc.c:117]   --->   Operation 1215 'trunc' 'trunc_ln117_118' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%xor_ln117_1032 = xor i3 %or_ln117_187, i3 %or_ln117_155" [src/enc.c:117]   --->   Operation 1216 'xor' 'xor_ln117_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1237)   --->   "%trunc_ln117_119 = trunc i8 %z_22" [src/enc.c:117]   --->   Operation 1217 'trunc' 'trunc_ln117_119' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1237)   --->   "%xor_ln117_1033 = xor i4 %or_ln117_186, i4 %or_ln117_153" [src/enc.c:117]   --->   Operation 1218 'xor' 'xor_ln117_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1238)   --->   "%trunc_ln117_120 = trunc i8 %z_22" [src/enc.c:117]   --->   Operation 1219 'trunc' 'trunc_ln117_120' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1238)   --->   "%xor_ln117_1034 = xor i5 %or_ln117_185, i5 %or_ln117_151" [src/enc.c:117]   --->   Operation 1220 'xor' 'xor_ln117_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1239)   --->   "%trunc_ln117_121 = trunc i8 %z_22" [src/enc.c:117]   --->   Operation 1221 'trunc' 'trunc_ln117_121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1239)   --->   "%xor_ln117_1035 = xor i6 %or_ln117_184, i6 %or_ln117_149" [src/enc.c:117]   --->   Operation 1222 'xor' 'xor_ln117_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1240)   --->   "%trunc_ln117_122 = trunc i8 %z_22" [src/enc.c:117]   --->   Operation 1223 'trunc' 'trunc_ln117_122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1240)   --->   "%xor_ln117_1036 = xor i7 %or_ln117_183, i7 %or_ln117_147" [src/enc.c:117]   --->   Operation 1224 'xor' 'xor_ln117_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_46)   --->   "%xor_ln117_1037 = xor i8 %xor_ln117_1031, i8 %z_22" [src/enc.c:117]   --->   Operation 1225 'xor' 'xor_ln117_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1226 [1/1] (0.00ns)   --->   "%or_ln117_188 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_256, i1 %tmp_111" [src/enc.c:117]   --->   Operation 1226 'bitconcatenate' 'or_ln117_188' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1227 [1/1] (0.00ns)   --->   "%or_ln117_189 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_255, i1 %tmp_111" [src/enc.c:117]   --->   Operation 1227 'bitconcatenate' 'or_ln117_189' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1228 [1/1] (0.00ns)   --->   "%or_ln117_190 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_254, i1 %tmp_111" [src/enc.c:117]   --->   Operation 1228 'bitconcatenate' 'or_ln117_190' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1229 [1/1] (0.00ns)   --->   "%or_ln117_191 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_253, i1 %tmp_111" [src/enc.c:117]   --->   Operation 1229 'bitconcatenate' 'or_ln117_191' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%or_ln117_192 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_257, i1 %tmp_111" [src/enc.c:117]   --->   Operation 1230 'bitconcatenate' 'or_ln117_192' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_46)   --->   "%xor_ln117_1038 = xor i8 %x_assign_33, i8 %or_ln127_20" [src/enc.c:117]   --->   Operation 1231 'xor' 'xor_ln117_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%xor_ln117_1040 = xor i3 %or_ln117_192, i3 %or_ln117_163" [src/enc.c:117]   --->   Operation 1232 'xor' 'xor_ln117_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1237)   --->   "%xor_ln117_1042 = xor i4 %or_ln117_191, i4 %or_ln117_162" [src/enc.c:117]   --->   Operation 1233 'xor' 'xor_ln117_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1238)   --->   "%xor_ln117_1044 = xor i5 %or_ln117_190, i5 %or_ln117_161" [src/enc.c:117]   --->   Operation 1234 'xor' 'xor_ln117_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1239)   --->   "%xor_ln117_1046 = xor i6 %or_ln117_189, i6 %or_ln117_160" [src/enc.c:117]   --->   Operation 1235 'xor' 'xor_ln117_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1240)   --->   "%xor_ln117_1048 = xor i7 %or_ln117_188, i7 %or_ln117_159" [src/enc.c:117]   --->   Operation 1236 'xor' 'xor_ln117_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_46)   --->   "%xor_ln117_1049 = xor i8 %xor_ln117_1038, i8 %xor_ln117_6" [src/enc.c:117]   --->   Operation 1237 'xor' 'xor_ln117_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1240)   --->   "%xor_ln117_1050 = xor i7 %xor_ln117_1036, i7 %trunc_ln117_122" [src/enc.c:117]   --->   Operation 1238 'xor' 'xor_ln117_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1240)   --->   "%xor_ln117_1051 = xor i7 %xor_ln117_1048, i7 %xor_ln117_1047" [src/enc.c:117]   --->   Operation 1239 'xor' 'xor_ln117_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1239)   --->   "%xor_ln117_1052 = xor i6 %xor_ln117_1035, i6 %trunc_ln117_121" [src/enc.c:117]   --->   Operation 1240 'xor' 'xor_ln117_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1239)   --->   "%xor_ln117_1053 = xor i6 %xor_ln117_1046, i6 %xor_ln117_1045" [src/enc.c:117]   --->   Operation 1241 'xor' 'xor_ln117_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1238)   --->   "%xor_ln117_1054 = xor i5 %xor_ln117_1034, i5 %trunc_ln117_120" [src/enc.c:117]   --->   Operation 1242 'xor' 'xor_ln117_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1238)   --->   "%xor_ln117_1055 = xor i5 %xor_ln117_1044, i5 %xor_ln117_1043" [src/enc.c:117]   --->   Operation 1243 'xor' 'xor_ln117_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1237)   --->   "%xor_ln117_1056 = xor i4 %xor_ln117_1033, i4 %trunc_ln117_119" [src/enc.c:117]   --->   Operation 1244 'xor' 'xor_ln117_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1237)   --->   "%xor_ln117_1057 = xor i4 %xor_ln117_1042, i4 %xor_ln117_1041" [src/enc.c:117]   --->   Operation 1245 'xor' 'xor_ln117_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%xor_ln117_1058 = xor i3 %xor_ln117_1032, i3 %trunc_ln117_118" [src/enc.c:117]   --->   Operation 1246 'xor' 'xor_ln117_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1236)   --->   "%xor_ln117_1059 = xor i3 %xor_ln117_1040, i3 %xor_ln117_1039" [src/enc.c:117]   --->   Operation 1247 'xor' 'xor_ln117_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1248 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_46 = xor i8 %xor_ln117_1049, i8 %xor_ln117_1037" [src/enc.c:117]   --->   Operation 1248 'xor' 'xor_ln117_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1249 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1067 = xor i4 %xor_ln117_726, i4 %xor_ln117_725" [src/enc.c:117]   --->   Operation 1249 'xor' 'xor_ln117_1067' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1250 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1069 = xor i5 %xor_ln117_724, i5 %xor_ln117_723" [src/enc.c:117]   --->   Operation 1250 'xor' 'xor_ln117_1069' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1251 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1071 = xor i6 %xor_ln117_722, i6 %xor_ln117_721" [src/enc.c:117]   --->   Operation 1251 'xor' 'xor_ln117_1071' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1252 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1073 = xor i7 %xor_ln117_720, i7 %xor_ln117_719" [src/enc.c:117]   --->   Operation 1252 'xor' 'xor_ln117_1073' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1253 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1165 = xor i1 %xor_ln117_996, i1 %xor_ln117_995" [src/enc.c:117]   --->   Operation 1253 'xor' 'xor_ln117_1165' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1254 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1166 = xor i2 %xor_ln117_994, i2 %xor_ln117_993" [src/enc.c:117]   --->   Operation 1254 'xor' 'xor_ln117_1166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1255 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1167 = xor i3 %xor_ln117_992, i3 %xor_ln117_991" [src/enc.c:117]   --->   Operation 1255 'xor' 'xor_ln117_1167' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1256 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1168 = xor i4 %xor_ln117_990, i4 %xor_ln117_989" [src/enc.c:117]   --->   Operation 1256 'xor' 'xor_ln117_1168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1257 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1169 = xor i5 %xor_ln117_988, i5 %xor_ln117_987" [src/enc.c:117]   --->   Operation 1257 'xor' 'xor_ln117_1169' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1258 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1170 = xor i6 %xor_ln117_986, i6 %xor_ln117_985" [src/enc.c:117]   --->   Operation 1258 'xor' 'xor_ln117_1170' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1259 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1171 = xor i7 %xor_ln117_984, i7 %xor_ln117_983" [src/enc.c:117]   --->   Operation 1259 'xor' 'xor_ln117_1171' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1260 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1236 = xor i3 %xor_ln117_1059, i3 %xor_ln117_1058" [src/enc.c:117]   --->   Operation 1260 'xor' 'xor_ln117_1236' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1261 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1237 = xor i4 %xor_ln117_1057, i4 %xor_ln117_1056" [src/enc.c:117]   --->   Operation 1261 'xor' 'xor_ln117_1237' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1262 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1238 = xor i5 %xor_ln117_1055, i5 %xor_ln117_1054" [src/enc.c:117]   --->   Operation 1262 'xor' 'xor_ln117_1238' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1263 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1239 = xor i6 %xor_ln117_1053, i6 %xor_ln117_1052" [src/enc.c:117]   --->   Operation 1263 'xor' 'xor_ln117_1239' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1264 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1240 = xor i7 %xor_ln117_1051, i7 %xor_ln117_1050" [src/enc.c:117]   --->   Operation 1264 'xor' 'xor_ln117_1240' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1265 [1/1] (0.00ns)   --->   "%rk_addr_7 = getelementptr i8 %rk, i64 0, i64 7" [src/enc.c:110]   --->   Operation 1265 'getelementptr' 'rk_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1266 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_7, i8 %rk_addr_7" [src/enc.c:110]   --->   Operation 1266 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 20 <SV = 19> <Delay = 5.23>
ST_20 : Operation 1267 [1/1] (0.99ns)   --->   "%xor_ln117_16 = xor i8 %xor_ln117_4, i8 150" [src/enc.c:117]   --->   Operation 1267 'xor' 'xor_ln117_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1268 [1/1] (0.99ns)   --->   "%xor_ln117_17 = xor i8 %xor_ln117_5, i8 164" [src/enc.c:117]   --->   Operation 1268 'xor' 'xor_ln117_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1269 [1/1] (0.99ns)   --->   "%xor_ln117_18 = xor i8 %xor_ln117_6, i8 189" [src/enc.c:117]   --->   Operation 1269 'xor' 'xor_ln117_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1270 [1/1] (0.99ns)   --->   "%xor_ln117_19 = xor i8 %xor_ln117_7, i8 117" [src/enc.c:117]   --->   Operation 1270 'xor' 'xor_ln117_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i8 %xor_ln117_16" [src/enc.c:143->src/enc.c:187]   --->   Operation 1271 'zext' 'zext_ln143_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1272 [1/1] (0.00ns)   --->   "%clefia_s0_addr_4 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_1" [src/enc.c:143->src/enc.c:187]   --->   Operation 1272 'getelementptr' 'clefia_s0_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1273 [2/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s0_addr_4" [src/enc.c:143->src/enc.c:187]   --->   Operation 1273 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i8 %xor_ln117_17" [src/enc.c:144->src/enc.c:187]   --->   Operation 1274 'zext' 'zext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1275 [1/1] (0.00ns)   --->   "%clefia_s1_addr_4 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_1" [src/enc.c:144->src/enc.c:187]   --->   Operation 1275 'getelementptr' 'clefia_s1_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1276 [2/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s1_addr_4" [src/enc.c:144->src/enc.c:187]   --->   Operation 1276 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i8 %xor_ln117_18" [src/enc.c:145->src/enc.c:187]   --->   Operation 1277 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1278 [1/1] (0.00ns)   --->   "%clefia_s0_addr_5 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_1" [src/enc.c:145->src/enc.c:187]   --->   Operation 1278 'getelementptr' 'clefia_s0_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1279 [2/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr_5" [src/enc.c:145->src/enc.c:187]   --->   Operation 1279 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i8 %xor_ln117_19" [src/enc.c:146->src/enc.c:187]   --->   Operation 1280 'zext' 'zext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1281 [1/1] (0.00ns)   --->   "%clefia_s1_addr_5 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_1" [src/enc.c:146->src/enc.c:187]   --->   Operation 1281 'getelementptr' 'clefia_s1_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1282 [2/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_5" [src/enc.c:146->src/enc.c:187]   --->   Operation 1282 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%trunc_ln127_264 = trunc i8 %select_ln124_57" [src/enc.c:127]   --->   Operation 1283 'trunc' 'trunc_ln127_264' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%trunc_ln127_265 = trunc i8 %select_ln124_57" [src/enc.c:127]   --->   Operation 1284 'trunc' 'trunc_ln127_265' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1285 [1/1] (0.00ns)   --->   "%or_ln127_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_259, i1 %tmp_115" [src/enc.c:127]   --->   Operation 1285 'bitconcatenate' 'or_ln127_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%trunc_ln127_272 = trunc i8 %select_ln124_59" [src/enc.c:127]   --->   Operation 1286 'trunc' 'trunc_ln127_272' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%trunc_ln127_273 = trunc i8 %select_ln124_59" [src/enc.c:127]   --->   Operation 1287 'trunc' 'trunc_ln127_273' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1288 [1/1] (0.00ns)   --->   "%or_ln127_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_267, i1 %tmp_119" [src/enc.c:127]   --->   Operation 1288 'bitconcatenate' 'or_ln127_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1289 [1/1] (0.00ns)   --->   "%or_ln117_171 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_263, i1 %tmp_115" [src/enc.c:117]   --->   Operation 1289 'bitconcatenate' 'or_ln117_171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1290 [1/1] (0.00ns)   --->   "%or_ln117_172 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_262, i1 %tmp_115" [src/enc.c:117]   --->   Operation 1290 'bitconcatenate' 'or_ln117_172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1291 [1/1] (0.00ns)   --->   "%or_ln117_173 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_261, i1 %tmp_115" [src/enc.c:117]   --->   Operation 1291 'bitconcatenate' 'or_ln117_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1292 [1/1] (0.00ns)   --->   "%or_ln117_174 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_260, i1 %tmp_115" [src/enc.c:117]   --->   Operation 1292 'bitconcatenate' 'or_ln117_174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%or_ln117_175 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_265, i1 %tmp_115" [src/enc.c:117]   --->   Operation 1293 'bitconcatenate' 'or_ln117_175' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%or_ln117_176 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_264, i1 %tmp_115" [src/enc.c:117]   --->   Operation 1294 'bitconcatenate' 'or_ln117_176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_45)   --->   "%xor_ln117_997 = xor i8 %x_assign_31, i8 %or_ln127_21" [src/enc.c:117]   --->   Operation 1295 'xor' 'xor_ln117_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%trunc_ln117_112 = trunc i8 %z_21" [src/enc.c:117]   --->   Operation 1296 'trunc' 'trunc_ln117_112' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%xor_ln117_998 = xor i2 %or_ln117_158, i2 %or_ln117_176" [src/enc.c:117]   --->   Operation 1297 'xor' 'xor_ln117_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%trunc_ln117_113 = trunc i8 %z_21" [src/enc.c:117]   --->   Operation 1298 'trunc' 'trunc_ln117_113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%xor_ln117_999 = xor i3 %or_ln117_156, i3 %or_ln117_175" [src/enc.c:117]   --->   Operation 1299 'xor' 'xor_ln117_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1205)   --->   "%trunc_ln117_114 = trunc i8 %z_21" [src/enc.c:117]   --->   Operation 1300 'trunc' 'trunc_ln117_114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1205)   --->   "%xor_ln117_1000 = xor i4 %or_ln117_154, i4 %or_ln117_174" [src/enc.c:117]   --->   Operation 1301 'xor' 'xor_ln117_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1206)   --->   "%trunc_ln117_115 = trunc i8 %z_21" [src/enc.c:117]   --->   Operation 1302 'trunc' 'trunc_ln117_115' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1206)   --->   "%xor_ln117_1001 = xor i5 %or_ln117_152, i5 %or_ln117_173" [src/enc.c:117]   --->   Operation 1303 'xor' 'xor_ln117_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1207)   --->   "%trunc_ln117_116 = trunc i8 %z_21" [src/enc.c:117]   --->   Operation 1304 'trunc' 'trunc_ln117_116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1207)   --->   "%xor_ln117_1002 = xor i6 %or_ln117_150, i6 %or_ln117_172" [src/enc.c:117]   --->   Operation 1305 'xor' 'xor_ln117_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1208)   --->   "%trunc_ln117_117 = trunc i8 %z_21" [src/enc.c:117]   --->   Operation 1306 'trunc' 'trunc_ln117_117' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1208)   --->   "%xor_ln117_1003 = xor i7 %or_ln117_148, i7 %or_ln117_171" [src/enc.c:117]   --->   Operation 1307 'xor' 'xor_ln117_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_45)   --->   "%xor_ln117_1004 = xor i8 %xor_ln117_997, i8 %z_21" [src/enc.c:117]   --->   Operation 1308 'xor' 'xor_ln117_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1309 [1/1] (0.00ns)   --->   "%or_ln117_177 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_271, i1 %tmp_119" [src/enc.c:117]   --->   Operation 1309 'bitconcatenate' 'or_ln117_177' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1310 [1/1] (0.00ns)   --->   "%or_ln117_178 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_270, i1 %tmp_119" [src/enc.c:117]   --->   Operation 1310 'bitconcatenate' 'or_ln117_178' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1311 [1/1] (0.00ns)   --->   "%or_ln117_179 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_269, i1 %tmp_119" [src/enc.c:117]   --->   Operation 1311 'bitconcatenate' 'or_ln117_179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1312 [1/1] (0.00ns)   --->   "%or_ln117_180 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_268, i1 %tmp_119" [src/enc.c:117]   --->   Operation 1312 'bitconcatenate' 'or_ln117_180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%or_ln117_181 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_273, i1 %tmp_119" [src/enc.c:117]   --->   Operation 1313 'bitconcatenate' 'or_ln117_181' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%or_ln117_182 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_272, i1 %tmp_119" [src/enc.c:117]   --->   Operation 1314 'bitconcatenate' 'or_ln117_182' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_45)   --->   "%xor_ln117_1011 = xor i8 %xor_ln117_5, i8 %or_ln127_22" [src/enc.c:117]   --->   Operation 1315 'xor' 'xor_ln117_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%xor_ln117_1012 = xor i2 %xor_ln117_1010, i2 %or_ln117_182" [src/enc.c:117]   --->   Operation 1316 'xor' 'xor_ln117_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%xor_ln117_1013 = xor i3 %xor_ln117_1009, i3 %or_ln117_181" [src/enc.c:117]   --->   Operation 1317 'xor' 'xor_ln117_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1205)   --->   "%xor_ln117_1014 = xor i4 %xor_ln117_1008, i4 %or_ln117_180" [src/enc.c:117]   --->   Operation 1318 'xor' 'xor_ln117_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1206)   --->   "%xor_ln117_1015 = xor i5 %xor_ln117_1007, i5 %or_ln117_179" [src/enc.c:117]   --->   Operation 1319 'xor' 'xor_ln117_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1207)   --->   "%xor_ln117_1016 = xor i6 %xor_ln117_1006, i6 %or_ln117_178" [src/enc.c:117]   --->   Operation 1320 'xor' 'xor_ln117_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1208)   --->   "%xor_ln117_1017 = xor i7 %xor_ln117_1005, i7 %or_ln117_177" [src/enc.c:117]   --->   Operation 1321 'xor' 'xor_ln117_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_45)   --->   "%xor_ln117_1018 = xor i8 %xor_ln117_1011, i8 %x_assign_30" [src/enc.c:117]   --->   Operation 1322 'xor' 'xor_ln117_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1208)   --->   "%xor_ln117_1019 = xor i7 %xor_ln117_1003, i7 %trunc_ln117_117" [src/enc.c:117]   --->   Operation 1323 'xor' 'xor_ln117_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1208)   --->   "%xor_ln117_1020 = xor i7 %xor_ln117_1017, i7 %or_ln117_170" [src/enc.c:117]   --->   Operation 1324 'xor' 'xor_ln117_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1207)   --->   "%xor_ln117_1021 = xor i6 %xor_ln117_1002, i6 %trunc_ln117_116" [src/enc.c:117]   --->   Operation 1325 'xor' 'xor_ln117_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1207)   --->   "%xor_ln117_1022 = xor i6 %xor_ln117_1016, i6 %or_ln117_169" [src/enc.c:117]   --->   Operation 1326 'xor' 'xor_ln117_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1206)   --->   "%xor_ln117_1023 = xor i5 %xor_ln117_1001, i5 %trunc_ln117_115" [src/enc.c:117]   --->   Operation 1327 'xor' 'xor_ln117_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1206)   --->   "%xor_ln117_1024 = xor i5 %xor_ln117_1015, i5 %or_ln117_168" [src/enc.c:117]   --->   Operation 1328 'xor' 'xor_ln117_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1205)   --->   "%xor_ln117_1025 = xor i4 %xor_ln117_1000, i4 %trunc_ln117_114" [src/enc.c:117]   --->   Operation 1329 'xor' 'xor_ln117_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1205)   --->   "%xor_ln117_1026 = xor i4 %xor_ln117_1014, i4 %or_ln117_167" [src/enc.c:117]   --->   Operation 1330 'xor' 'xor_ln117_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%xor_ln117_1027 = xor i3 %xor_ln117_999, i3 %trunc_ln117_113" [src/enc.c:117]   --->   Operation 1331 'xor' 'xor_ln117_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1204)   --->   "%xor_ln117_1028 = xor i3 %xor_ln117_1013, i3 %or_ln117_166" [src/enc.c:117]   --->   Operation 1332 'xor' 'xor_ln117_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%xor_ln117_1029 = xor i2 %xor_ln117_998, i2 %trunc_ln117_112" [src/enc.c:117]   --->   Operation 1333 'xor' 'xor_ln117_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1203)   --->   "%xor_ln117_1030 = xor i2 %xor_ln117_1012, i2 %or_ln117_165" [src/enc.c:117]   --->   Operation 1334 'xor' 'xor_ln117_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1335 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_45 = xor i8 %xor_ln117_1018, i8 %xor_ln117_1004" [src/enc.c:117]   --->   Operation 1335 'xor' 'xor_ln117_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_47)   --->   "%xor_ln117_1060 = xor i8 %x_assign_28, i8 %or_ln127_21" [src/enc.c:117]   --->   Operation 1336 'xor' 'xor_ln117_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1265)   --->   "%trunc_ln117_123 = trunc i8 %z_23" [src/enc.c:117]   --->   Operation 1337 'trunc' 'trunc_ln117_123' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1265)   --->   "%xor_ln117_1061 = xor i4 %or_ln117_186, i4 %or_ln117_174" [src/enc.c:117]   --->   Operation 1338 'xor' 'xor_ln117_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1267)   --->   "%trunc_ln117_124 = trunc i8 %z_23" [src/enc.c:117]   --->   Operation 1339 'trunc' 'trunc_ln117_124' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1267)   --->   "%xor_ln117_1062 = xor i5 %or_ln117_185, i5 %or_ln117_173" [src/enc.c:117]   --->   Operation 1340 'xor' 'xor_ln117_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1269)   --->   "%trunc_ln117_125 = trunc i8 %z_23" [src/enc.c:117]   --->   Operation 1341 'trunc' 'trunc_ln117_125' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1269)   --->   "%xor_ln117_1063 = xor i6 %or_ln117_184, i6 %or_ln117_172" [src/enc.c:117]   --->   Operation 1342 'xor' 'xor_ln117_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1271)   --->   "%trunc_ln117_126 = trunc i8 %z_23" [src/enc.c:117]   --->   Operation 1343 'trunc' 'trunc_ln117_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1271)   --->   "%xor_ln117_1064 = xor i7 %or_ln117_183, i7 %or_ln117_171" [src/enc.c:117]   --->   Operation 1344 'xor' 'xor_ln117_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_47)   --->   "%xor_ln117_1065 = xor i8 %xor_ln117_1060, i8 %z_23" [src/enc.c:117]   --->   Operation 1345 'xor' 'xor_ln117_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_47)   --->   "%xor_ln117_1066 = xor i8 %x_assign_33, i8 %or_ln127_22" [src/enc.c:117]   --->   Operation 1346 'xor' 'xor_ln117_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1265)   --->   "%xor_ln117_1068 = xor i4 %or_ln117_191, i4 %or_ln117_180" [src/enc.c:117]   --->   Operation 1347 'xor' 'xor_ln117_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1267)   --->   "%xor_ln117_1070 = xor i5 %or_ln117_190, i5 %or_ln117_179" [src/enc.c:117]   --->   Operation 1348 'xor' 'xor_ln117_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1269)   --->   "%xor_ln117_1072 = xor i6 %or_ln117_189, i6 %or_ln117_178" [src/enc.c:117]   --->   Operation 1349 'xor' 'xor_ln117_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1271)   --->   "%xor_ln117_1074 = xor i7 %or_ln117_188, i7 %or_ln117_177" [src/enc.c:117]   --->   Operation 1350 'xor' 'xor_ln117_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_47)   --->   "%xor_ln117_1075 = xor i8 %xor_ln117_1066, i8 %xor_ln117_7" [src/enc.c:117]   --->   Operation 1351 'xor' 'xor_ln117_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1271)   --->   "%xor_ln117_1076 = xor i7 %xor_ln117_1064, i7 %trunc_ln117_126" [src/enc.c:117]   --->   Operation 1352 'xor' 'xor_ln117_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1271)   --->   "%xor_ln117_1077 = xor i7 %xor_ln117_1074, i7 %xor_ln117_1073" [src/enc.c:117]   --->   Operation 1353 'xor' 'xor_ln117_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1269)   --->   "%xor_ln117_1078 = xor i6 %xor_ln117_1063, i6 %trunc_ln117_125" [src/enc.c:117]   --->   Operation 1354 'xor' 'xor_ln117_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1269)   --->   "%xor_ln117_1079 = xor i6 %xor_ln117_1072, i6 %xor_ln117_1071" [src/enc.c:117]   --->   Operation 1355 'xor' 'xor_ln117_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1267)   --->   "%xor_ln117_1080 = xor i5 %xor_ln117_1062, i5 %trunc_ln117_124" [src/enc.c:117]   --->   Operation 1356 'xor' 'xor_ln117_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1267)   --->   "%xor_ln117_1081 = xor i5 %xor_ln117_1070, i5 %xor_ln117_1069" [src/enc.c:117]   --->   Operation 1357 'xor' 'xor_ln117_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1265)   --->   "%xor_ln117_1082 = xor i4 %xor_ln117_1061, i4 %trunc_ln117_123" [src/enc.c:117]   --->   Operation 1358 'xor' 'xor_ln117_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1265)   --->   "%xor_ln117_1083 = xor i4 %xor_ln117_1068, i4 %xor_ln117_1067" [src/enc.c:117]   --->   Operation 1359 'xor' 'xor_ln117_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1360 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_47 = xor i8 %xor_ln117_1075, i8 %xor_ln117_1065" [src/enc.c:117]   --->   Operation 1360 'xor' 'xor_ln117_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1361 [1/1] (0.99ns)   --->   "%xor_ln117_57 = xor i8 %xor_ln117_45, i8 157" [src/enc.c:117]   --->   Operation 1361 'xor' 'xor_ln117_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1362 [1/1] (0.99ns)   --->   "%xor_ln117_59 = xor i8 %xor_ln117_47, i8 98" [src/enc.c:117]   --->   Operation 1362 'xor' 'xor_ln117_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i8 %xor_ln117_57" [src/enc.c:167->src/enc.c:188]   --->   Operation 1363 'zext' 'zext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1364 [1/1] (0.00ns)   --->   "%clefia_s0_addr_14 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_3" [src/enc.c:167->src/enc.c:188]   --->   Operation 1364 'getelementptr' 'clefia_s0_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1365 [2/2] (3.25ns)   --->   "%z_29 = load i8 %clefia_s0_addr_14" [src/enc.c:167->src/enc.c:188]   --->   Operation 1365 'load' 'z_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln169_3 = zext i8 %xor_ln117_59" [src/enc.c:169->src/enc.c:188]   --->   Operation 1366 'zext' 'zext_ln169_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1367 [1/1] (0.00ns)   --->   "%clefia_s0_addr_15 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_3" [src/enc.c:169->src/enc.c:188]   --->   Operation 1367 'getelementptr' 'clefia_s0_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1368 [2/2] (3.25ns)   --->   "%z_31 = load i8 %clefia_s0_addr_15" [src/enc.c:169->src/enc.c:188]   --->   Operation 1368 'load' 'z_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1369 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1203 = xor i2 %xor_ln117_1030, i2 %xor_ln117_1029" [src/enc.c:117]   --->   Operation 1369 'xor' 'xor_ln117_1203' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1370 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1204 = xor i3 %xor_ln117_1028, i3 %xor_ln117_1027" [src/enc.c:117]   --->   Operation 1370 'xor' 'xor_ln117_1204' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1371 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1205 = xor i4 %xor_ln117_1026, i4 %xor_ln117_1025" [src/enc.c:117]   --->   Operation 1371 'xor' 'xor_ln117_1205' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1372 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1206 = xor i5 %xor_ln117_1024, i5 %xor_ln117_1023" [src/enc.c:117]   --->   Operation 1372 'xor' 'xor_ln117_1206' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1373 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1207 = xor i6 %xor_ln117_1022, i6 %xor_ln117_1021" [src/enc.c:117]   --->   Operation 1373 'xor' 'xor_ln117_1207' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1374 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1208 = xor i7 %xor_ln117_1020, i7 %xor_ln117_1019" [src/enc.c:117]   --->   Operation 1374 'xor' 'xor_ln117_1208' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1375 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1265 = xor i4 %xor_ln117_1083, i4 %xor_ln117_1082" [src/enc.c:117]   --->   Operation 1375 'xor' 'xor_ln117_1265' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1376 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1267 = xor i5 %xor_ln117_1081, i5 %xor_ln117_1080" [src/enc.c:117]   --->   Operation 1376 'xor' 'xor_ln117_1267' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1377 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1269 = xor i6 %xor_ln117_1079, i6 %xor_ln117_1078" [src/enc.c:117]   --->   Operation 1377 'xor' 'xor_ln117_1269' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1378 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1271 = xor i7 %xor_ln117_1077, i7 %xor_ln117_1076" [src/enc.c:117]   --->   Operation 1378 'xor' 'xor_ln117_1271' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.99>
ST_21 : Operation 1379 [1/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s0_addr_4" [src/enc.c:143->src/enc.c:187]   --->   Operation 1379 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1380 [1/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s1_addr_4" [src/enc.c:144->src/enc.c:187]   --->   Operation 1380 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1381 [1/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr_5" [src/enc.c:145->src/enc.c:187]   --->   Operation 1381 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1382 [1/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_5" [src/enc.c:146->src/enc.c:187]   --->   Operation 1382 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_20)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_9, i32 7" [src/enc.c:124]   --->   Operation 1383 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_20)   --->   "%xor_ln125_20 = xor i8 %z_9, i8 14" [src/enc.c:125]   --->   Operation 1384 'xor' 'xor_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1385 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_20 = select i1 %tmp_40, i8 %xor_ln125_20, i8 %z_9" [src/enc.c:124]   --->   Operation 1385 'select' 'select_ln124_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln127_126 = trunc i8 %select_ln124_20" [src/enc.c:127]   --->   Operation 1386 'trunc' 'trunc_ln127_126' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_20, i32 7" [src/enc.c:127]   --->   Operation 1387 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln127_127 = trunc i8 %select_ln124_20" [src/enc.c:127]   --->   Operation 1388 'trunc' 'trunc_ln127_127' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%trunc_ln127_128 = trunc i8 %select_ln124_20" [src/enc.c:127]   --->   Operation 1389 'trunc' 'trunc_ln127_128' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%trunc_ln127_129 = trunc i8 %select_ln124_20" [src/enc.c:127]   --->   Operation 1390 'trunc' 'trunc_ln127_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1391 [1/1] (0.00ns)   --->   "%x_assign_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_126, i1 %tmp_41" [src/enc.c:127]   --->   Operation 1391 'bitconcatenate' 'x_assign_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7" [src/enc.c:124]   --->   Operation 1392 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%xor_ln125_21 = xor i8 %z_10, i8 14" [src/enc.c:125]   --->   Operation 1393 'xor' 'xor_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1394 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_21 = select i1 %tmp_42, i8 %xor_ln125_21, i8 %z_10" [src/enc.c:124]   --->   Operation 1394 'select' 'select_ln124_21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln127_130 = trunc i8 %select_ln124_21" [src/enc.c:127]   --->   Operation 1395 'trunc' 'trunc_ln127_130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_21, i32 7" [src/enc.c:127]   --->   Operation 1396 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1397 [1/1] (0.00ns)   --->   "%trunc_ln127_131 = trunc i8 %select_ln124_21" [src/enc.c:127]   --->   Operation 1397 'trunc' 'trunc_ln127_131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%trunc_ln127_132 = trunc i8 %select_ln124_21" [src/enc.c:127]   --->   Operation 1398 'trunc' 'trunc_ln127_132' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1399 [1/1] (0.00ns)   --->   "%x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_130, i1 %tmp_43" [src/enc.c:127]   --->   Operation 1399 'bitconcatenate' 'x_assign_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_22)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_21, i32 6" [src/enc.c:124]   --->   Operation 1400 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_22)   --->   "%xor_ln125_22 = xor i8 %x_assign_13, i8 14" [src/enc.c:125]   --->   Operation 1401 'xor' 'xor_ln125_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1402 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_22 = select i1 %tmp_44, i8 %xor_ln125_22, i8 %x_assign_13" [src/enc.c:124]   --->   Operation 1402 'select' 'select_ln124_22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln127_133 = trunc i8 %select_ln124_22" [src/enc.c:127]   --->   Operation 1403 'trunc' 'trunc_ln127_133' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_22, i32 7" [src/enc.c:127]   --->   Operation 1404 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1405 [1/1] (0.00ns)   --->   "%trunc_ln127_134 = trunc i8 %select_ln124_22" [src/enc.c:127]   --->   Operation 1405 'trunc' 'trunc_ln127_134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln127_135 = trunc i8 %select_ln124_22" [src/enc.c:127]   --->   Operation 1406 'trunc' 'trunc_ln127_135' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%trunc_ln127_136 = trunc i8 %select_ln124_22" [src/enc.c:127]   --->   Operation 1407 'trunc' 'trunc_ln127_136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1408 [1/1] (0.00ns)   --->   "%or_ln127_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_133, i1 %tmp_45" [src/enc.c:127]   --->   Operation 1408 'bitconcatenate' 'or_ln127_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7" [src/enc.c:124]   --->   Operation 1409 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%xor_ln125_23 = xor i8 %z_11, i8 14" [src/enc.c:125]   --->   Operation 1410 'xor' 'xor_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1411 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_23 = select i1 %tmp_46, i8 %xor_ln125_23, i8 %z_11" [src/enc.c:124]   --->   Operation 1411 'select' 'select_ln124_23' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1412 [1/1] (0.00ns)   --->   "%trunc_ln127_137 = trunc i8 %select_ln124_23" [src/enc.c:127]   --->   Operation 1412 'trunc' 'trunc_ln127_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_23, i32 7" [src/enc.c:127]   --->   Operation 1413 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln127_138 = trunc i8 %select_ln124_23" [src/enc.c:127]   --->   Operation 1414 'trunc' 'trunc_ln127_138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%trunc_ln127_139 = trunc i8 %select_ln124_23" [src/enc.c:127]   --->   Operation 1415 'trunc' 'trunc_ln127_139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%trunc_ln127_140 = trunc i8 %select_ln124_23" [src/enc.c:127]   --->   Operation 1416 'trunc' 'trunc_ln127_140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1417 [1/1] (0.00ns)   --->   "%x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_137, i1 %tmp_47" [src/enc.c:127]   --->   Operation 1417 'bitconcatenate' 'x_assign_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_24)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_23, i32 6" [src/enc.c:124]   --->   Operation 1418 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_24)   --->   "%xor_ln125_24 = xor i8 %x_assign_14, i8 14" [src/enc.c:125]   --->   Operation 1419 'xor' 'xor_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1420 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_24 = select i1 %tmp_48, i8 %xor_ln125_24, i8 %x_assign_14" [src/enc.c:124]   --->   Operation 1420 'select' 'select_ln124_24' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1421 [1/1] (0.00ns)   --->   "%trunc_ln127_141 = trunc i8 %select_ln124_24" [src/enc.c:127]   --->   Operation 1421 'trunc' 'trunc_ln127_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_24, i32 7" [src/enc.c:127]   --->   Operation 1422 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln127_142 = trunc i8 %select_ln124_24" [src/enc.c:127]   --->   Operation 1423 'trunc' 'trunc_ln127_142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln127_143 = trunc i8 %select_ln124_24" [src/enc.c:127]   --->   Operation 1424 'trunc' 'trunc_ln127_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%trunc_ln127_144 = trunc i8 %select_ln124_24" [src/enc.c:127]   --->   Operation 1425 'trunc' 'trunc_ln127_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1426 [1/1] (0.00ns)   --->   "%or_ln127_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_141, i1 %tmp_49" [src/enc.c:127]   --->   Operation 1426 'bitconcatenate' 'or_ln127_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_8, i32 7" [src/enc.c:124]   --->   Operation 1427 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%xor_ln125_25 = xor i8 %z_8, i8 14" [src/enc.c:125]   --->   Operation 1428 'xor' 'xor_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1429 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_25 = select i1 %tmp_50, i8 %xor_ln125_25, i8 %z_8" [src/enc.c:124]   --->   Operation 1429 'select' 'select_ln124_25' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln127_145 = trunc i8 %select_ln124_25" [src/enc.c:127]   --->   Operation 1430 'trunc' 'trunc_ln127_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_25, i32 7" [src/enc.c:127]   --->   Operation 1431 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln127_146 = trunc i8 %select_ln124_25" [src/enc.c:127]   --->   Operation 1432 'trunc' 'trunc_ln127_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%trunc_ln127_147 = trunc i8 %select_ln124_25" [src/enc.c:127]   --->   Operation 1433 'trunc' 'trunc_ln127_147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1434 [1/1] (0.00ns)   --->   "%x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_145, i1 %tmp_51" [src/enc.c:127]   --->   Operation 1434 'bitconcatenate' 'x_assign_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_26)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_25, i32 6" [src/enc.c:124]   --->   Operation 1435 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_26)   --->   "%xor_ln125_26 = xor i8 %x_assign_15, i8 14" [src/enc.c:125]   --->   Operation 1436 'xor' 'xor_ln125_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1437 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_26 = select i1 %tmp_52, i8 %xor_ln125_26, i8 %x_assign_15" [src/enc.c:124]   --->   Operation 1437 'select' 'select_ln124_26' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln127_148 = trunc i8 %select_ln124_26" [src/enc.c:127]   --->   Operation 1438 'trunc' 'trunc_ln127_148' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_26, i32 7" [src/enc.c:127]   --->   Operation 1439 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln127_149 = trunc i8 %select_ln124_26" [src/enc.c:127]   --->   Operation 1440 'trunc' 'trunc_ln127_149' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1441 [1/1] (0.00ns)   --->   "%or_ln127_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_148, i1 %tmp_53" [src/enc.c:127]   --->   Operation 1441 'bitconcatenate' 'or_ln127_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_20, i32 6" [src/enc.c:124]   --->   Operation 1442 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%xor_ln125_27 = xor i8 %x_assign_12, i8 14" [src/enc.c:125]   --->   Operation 1443 'xor' 'xor_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1444 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_27 = select i1 %tmp_54, i8 %xor_ln125_27, i8 %x_assign_12" [src/enc.c:124]   --->   Operation 1444 'select' 'select_ln124_27' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1445 [1/1] (0.00ns)   --->   "%trunc_ln127_150 = trunc i8 %select_ln124_27" [src/enc.c:127]   --->   Operation 1445 'trunc' 'trunc_ln127_150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_27, i32 7" [src/enc.c:127]   --->   Operation 1446 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln127_151 = trunc i8 %select_ln124_27" [src/enc.c:127]   --->   Operation 1447 'trunc' 'trunc_ln127_151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1448 [1/1] (0.00ns)   --->   "%or_ln127_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_150, i1 %tmp_55" [src/enc.c:127]   --->   Operation 1448 'bitconcatenate' 'or_ln127_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%or_ln117_85 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_140, i1 %tmp_47" [src/enc.c:117]   --->   Operation 1449 'bitconcatenate' 'or_ln117_85' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%trunc_ln117_74 = trunc i8 %z_8" [src/enc.c:117]   --->   Operation 1450 'trunc' 'trunc_ln117_74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%or_ln117_86 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_139, i1 %tmp_47" [src/enc.c:117]   --->   Operation 1451 'bitconcatenate' 'or_ln117_86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%trunc_ln117_75 = trunc i8 %z_8" [src/enc.c:117]   --->   Operation 1452 'trunc' 'trunc_ln117_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1453 [1/1] (0.00ns)   --->   "%or_ln117_87 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_138, i1 %tmp_47" [src/enc.c:117]   --->   Operation 1453 'bitconcatenate' 'or_ln117_87' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1110)   --->   "%trunc_ln117_76 = trunc i8 %z_8" [src/enc.c:117]   --->   Operation 1454 'trunc' 'trunc_ln117_76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_20)   --->   "%xor_ln117_803 = xor i8 %z_8, i8 %x_assign_14" [src/enc.c:117]   --->   Operation 1455 'xor' 'xor_ln117_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1110)   --->   "%trunc_ln117_77 = trunc i8 %skey_load_8" [src/enc.c:117]   --->   Operation 1456 'trunc' 'trunc_ln117_77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1110)   --->   "%xor_ln117_804 = xor i7 %trunc_ln117_76, i7 %or_ln117_87" [src/enc.c:117]   --->   Operation 1457 'xor' 'xor_ln117_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%trunc_ln117_78 = trunc i8 %skey_load_8" [src/enc.c:117]   --->   Operation 1458 'trunc' 'trunc_ln117_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%xor_ln117_805 = xor i6 %trunc_ln117_75, i6 %or_ln117_86" [src/enc.c:117]   --->   Operation 1459 'xor' 'xor_ln117_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%trunc_ln117_79 = trunc i8 %skey_load_8" [src/enc.c:117]   --->   Operation 1460 'trunc' 'trunc_ln117_79' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%xor_ln117_806 = xor i5 %trunc_ln117_74, i5 %or_ln117_85" [src/enc.c:117]   --->   Operation 1461 'xor' 'xor_ln117_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_20)   --->   "%xor_ln117_807 = xor i8 %xor_ln117_803, i8 %skey_load_8" [src/enc.c:117]   --->   Operation 1462 'xor' 'xor_ln117_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%or_ln117_88 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_144, i1 %tmp_49" [src/enc.c:117]   --->   Operation 1463 'bitconcatenate' 'or_ln117_88' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%or_ln117_89 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_129, i1 %tmp_41" [src/enc.c:117]   --->   Operation 1464 'bitconcatenate' 'or_ln117_89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1465 [1/1] (0.00ns)   --->   "%or_ln117_90 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_143, i1 %tmp_49" [src/enc.c:117]   --->   Operation 1465 'bitconcatenate' 'or_ln117_90' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%or_ln117_91 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_128, i1 %tmp_41" [src/enc.c:117]   --->   Operation 1466 'bitconcatenate' 'or_ln117_91' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1467 [1/1] (0.00ns)   --->   "%or_ln117_92 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_142, i1 %tmp_49" [src/enc.c:117]   --->   Operation 1467 'bitconcatenate' 'or_ln117_92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1468 [1/1] (0.00ns)   --->   "%or_ln117_93 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_127, i1 %tmp_41" [src/enc.c:117]   --->   Operation 1468 'bitconcatenate' 'or_ln117_93' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_20)   --->   "%xor_ln117_808 = xor i8 %x_assign_12, i8 %or_ln127_7" [src/enc.c:117]   --->   Operation 1469 'xor' 'xor_ln117_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1470 [1/1] (0.00ns)   --->   "%or_ln117_94 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_135, i1 %tmp_45" [src/enc.c:117]   --->   Operation 1470 'bitconcatenate' 'or_ln117_94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1110)   --->   "%xor_ln117_809 = xor i7 %or_ln117_93, i7 %or_ln117_92" [src/enc.c:117]   --->   Operation 1471 'xor' 'xor_ln117_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1472 [1/1] (0.00ns)   --->   "%or_ln117_95 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_134, i1 %tmp_45" [src/enc.c:117]   --->   Operation 1472 'bitconcatenate' 'or_ln117_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%xor_ln117_810 = xor i6 %or_ln117_91, i6 %or_ln117_90" [src/enc.c:117]   --->   Operation 1473 'xor' 'xor_ln117_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%or_ln117_96 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_136, i1 %tmp_45" [src/enc.c:117]   --->   Operation 1474 'bitconcatenate' 'or_ln117_96' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%xor_ln117_811 = xor i5 %or_ln117_89, i5 %or_ln117_88" [src/enc.c:117]   --->   Operation 1475 'xor' 'xor_ln117_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_20)   --->   "%xor_ln117_812 = xor i8 %xor_ln117_808, i8 %or_ln127_5" [src/enc.c:117]   --->   Operation 1476 'xor' 'xor_ln117_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%xor_ln117_813 = xor i5 %xor_ln117_806, i5 %trunc_ln117_79" [src/enc.c:117]   --->   Operation 1477 'xor' 'xor_ln117_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1112)   --->   "%xor_ln117_814 = xor i5 %xor_ln117_811, i5 %or_ln117_96" [src/enc.c:117]   --->   Operation 1478 'xor' 'xor_ln117_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%xor_ln117_815 = xor i6 %xor_ln117_805, i6 %trunc_ln117_78" [src/enc.c:117]   --->   Operation 1479 'xor' 'xor_ln117_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1111)   --->   "%xor_ln117_816 = xor i6 %xor_ln117_810, i6 %or_ln117_95" [src/enc.c:117]   --->   Operation 1480 'xor' 'xor_ln117_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1110)   --->   "%xor_ln117_817 = xor i7 %xor_ln117_804, i7 %trunc_ln117_77" [src/enc.c:117]   --->   Operation 1481 'xor' 'xor_ln117_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1110)   --->   "%xor_ln117_818 = xor i7 %xor_ln117_809, i7 %or_ln117_94" [src/enc.c:117]   --->   Operation 1482 'xor' 'xor_ln117_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1483 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_20 = xor i8 %xor_ln117_812, i8 %xor_ln117_807" [src/enc.c:117]   --->   Operation 1483 'xor' 'xor_ln117_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%or_ln117_97 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_132, i1 %tmp_43" [src/enc.c:117]   --->   Operation 1484 'bitconcatenate' 'or_ln117_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%trunc_ln117_80 = trunc i8 %z_9" [src/enc.c:117]   --->   Operation 1485 'trunc' 'trunc_ln117_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1486 [1/1] (0.00ns)   --->   "%or_ln117_98 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_131, i1 %tmp_43" [src/enc.c:117]   --->   Operation 1486 'bitconcatenate' 'or_ln117_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1128)   --->   "%trunc_ln117_81 = trunc i8 %z_9" [src/enc.c:117]   --->   Operation 1487 'trunc' 'trunc_ln117_81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_21)   --->   "%xor_ln117_819 = xor i8 %z_9, i8 %x_assign_13" [src/enc.c:117]   --->   Operation 1488 'xor' 'xor_ln117_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1128)   --->   "%trunc_ln117_82 = trunc i8 %skey_load_9" [src/enc.c:117]   --->   Operation 1489 'trunc' 'trunc_ln117_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1128)   --->   "%xor_ln117_820 = xor i7 %trunc_ln117_81, i7 %or_ln117_98" [src/enc.c:117]   --->   Operation 1490 'xor' 'xor_ln117_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%trunc_ln117_83 = trunc i8 %skey_load_9" [src/enc.c:117]   --->   Operation 1491 'trunc' 'trunc_ln117_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%xor_ln117_821 = xor i6 %trunc_ln117_80, i6 %or_ln117_97" [src/enc.c:117]   --->   Operation 1492 'xor' 'xor_ln117_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_21)   --->   "%xor_ln117_822 = xor i8 %xor_ln117_819, i8 %skey_load_9" [src/enc.c:117]   --->   Operation 1493 'xor' 'xor_ln117_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%or_ln117_99 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_147, i1 %tmp_51" [src/enc.c:117]   --->   Operation 1494 'bitconcatenate' 'or_ln117_99' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1495 [1/1] (0.00ns)   --->   "%or_ln117_100 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_146, i1 %tmp_51" [src/enc.c:117]   --->   Operation 1495 'bitconcatenate' 'or_ln117_100' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_21)   --->   "%xor_ln117_823 = xor i8 %x_assign_15, i8 %or_ln127_7" [src/enc.c:117]   --->   Operation 1496 'xor' 'xor_ln117_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1128)   --->   "%xor_ln117_824 = xor i7 %or_ln117_100, i7 %or_ln117_92" [src/enc.c:117]   --->   Operation 1497 'xor' 'xor_ln117_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%xor_ln117_825 = xor i6 %or_ln117_99, i6 %or_ln117_90" [src/enc.c:117]   --->   Operation 1498 'xor' 'xor_ln117_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_21)   --->   "%xor_ln117_826 = xor i8 %xor_ln117_823, i8 %or_ln127_5" [src/enc.c:117]   --->   Operation 1499 'xor' 'xor_ln117_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%xor_ln117_827 = xor i6 %xor_ln117_821, i6 %trunc_ln117_83" [src/enc.c:117]   --->   Operation 1500 'xor' 'xor_ln117_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1129)   --->   "%xor_ln117_828 = xor i6 %xor_ln117_825, i6 %or_ln117_95" [src/enc.c:117]   --->   Operation 1501 'xor' 'xor_ln117_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1128)   --->   "%xor_ln117_829 = xor i7 %xor_ln117_820, i7 %trunc_ln117_82" [src/enc.c:117]   --->   Operation 1502 'xor' 'xor_ln117_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1128)   --->   "%xor_ln117_830 = xor i7 %xor_ln117_824, i7 %or_ln117_94" [src/enc.c:117]   --->   Operation 1503 'xor' 'xor_ln117_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1504 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_21 = xor i8 %xor_ln117_826, i8 %xor_ln117_822" [src/enc.c:117]   --->   Operation 1504 'xor' 'xor_ln117_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1505 [1/1] (0.00ns)   --->   "%or_ln117_101 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_149, i1 %tmp_53" [src/enc.c:117]   --->   Operation 1505 'bitconcatenate' 'or_ln117_101' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1142)   --->   "%trunc_ln117_84 = trunc i8 %z_10" [src/enc.c:117]   --->   Operation 1506 'trunc' 'trunc_ln117_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_22)   --->   "%xor_ln117_831 = xor i8 %z_10, i8 %or_ln127_8" [src/enc.c:117]   --->   Operation 1507 'xor' 'xor_ln117_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1142)   --->   "%trunc_ln117_85 = trunc i8 %skey_load_10" [src/enc.c:117]   --->   Operation 1508 'trunc' 'trunc_ln117_85' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1142)   --->   "%xor_ln117_832 = xor i7 %trunc_ln117_84, i7 %or_ln117_101" [src/enc.c:117]   --->   Operation 1509 'xor' 'xor_ln117_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_22)   --->   "%xor_ln117_833 = xor i8 %xor_ln117_831, i8 %skey_load_10" [src/enc.c:117]   --->   Operation 1510 'xor' 'xor_ln117_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1511 [1/1] (0.00ns)   --->   "%or_ln117_102 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_151, i1 %tmp_55" [src/enc.c:117]   --->   Operation 1511 'bitconcatenate' 'or_ln117_102' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_22)   --->   "%xor_ln117_834 = xor i8 %x_assign_12, i8 %or_ln127_10" [src/enc.c:117]   --->   Operation 1512 'xor' 'xor_ln117_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1142)   --->   "%xor_ln117_835 = xor i7 %or_ln117_93, i7 %or_ln117_102" [src/enc.c:117]   --->   Operation 1513 'xor' 'xor_ln117_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_22)   --->   "%xor_ln117_836 = xor i8 %xor_ln117_834, i8 %x_assign_14" [src/enc.c:117]   --->   Operation 1514 'xor' 'xor_ln117_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1142)   --->   "%xor_ln117_837 = xor i7 %xor_ln117_832, i7 %trunc_ln117_85" [src/enc.c:117]   --->   Operation 1515 'xor' 'xor_ln117_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1142)   --->   "%xor_ln117_838 = xor i7 %xor_ln117_835, i7 %or_ln117_87" [src/enc.c:117]   --->   Operation 1516 'xor' 'xor_ln117_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1517 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_22 = xor i8 %xor_ln117_836, i8 %xor_ln117_833" [src/enc.c:117]   --->   Operation 1517 'xor' 'xor_ln117_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1151)   --->   "%trunc_ln117_86 = trunc i8 %skey_load_11" [src/enc.c:117]   --->   Operation 1518 'trunc' 'trunc_ln117_86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_23)   --->   "%xor_ln117_839 = xor i8 %skey_load_11, i8 %x_assign_13" [src/enc.c:117]   --->   Operation 1519 'xor' 'xor_ln117_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1151)   --->   "%trunc_ln117_87 = trunc i8 %z_11" [src/enc.c:117]   --->   Operation 1520 'trunc' 'trunc_ln117_87' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1151)   --->   "%xor_ln117_840 = xor i7 %trunc_ln117_86, i7 %or_ln117_98" [src/enc.c:117]   --->   Operation 1521 'xor' 'xor_ln117_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_23)   --->   "%xor_ln117_841 = xor i8 %xor_ln117_839, i8 %z_11" [src/enc.c:117]   --->   Operation 1522 'xor' 'xor_ln117_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_23)   --->   "%xor_ln117_842 = xor i8 %x_assign_15, i8 %or_ln127_10" [src/enc.c:117]   --->   Operation 1523 'xor' 'xor_ln117_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1151)   --->   "%xor_ln117_843 = xor i7 %or_ln117_100, i7 %or_ln117_102" [src/enc.c:117]   --->   Operation 1524 'xor' 'xor_ln117_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_23)   --->   "%xor_ln117_844 = xor i8 %xor_ln117_842, i8 %or_ln127_8" [src/enc.c:117]   --->   Operation 1525 'xor' 'xor_ln117_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1151)   --->   "%xor_ln117_845 = xor i7 %xor_ln117_840, i7 %trunc_ln117_87" [src/enc.c:117]   --->   Operation 1526 'xor' 'xor_ln117_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1151)   --->   "%xor_ln117_846 = xor i7 %xor_ln117_843, i7 %or_ln117_101" [src/enc.c:117]   --->   Operation 1527 'xor' 'xor_ln117_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1528 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_23 = xor i8 %xor_ln117_844, i8 %xor_ln117_841" [src/enc.c:117]   --->   Operation 1528 'xor' 'xor_ln117_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1529 [1/1] (0.99ns)   --->   "%xor_ln117_56 = xor i8 %xor_ln117_44, i8 185" [src/enc.c:117]   --->   Operation 1529 'xor' 'xor_ln117_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1530 [1/1] (0.99ns)   --->   "%xor_ln117_58 = xor i8 %xor_ln117_46, i8 93" [src/enc.c:117]   --->   Operation 1530 'xor' 'xor_ln117_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln166_3 = zext i8 %xor_ln117_56" [src/enc.c:166->src/enc.c:188]   --->   Operation 1531 'zext' 'zext_ln166_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1532 [1/1] (0.00ns)   --->   "%clefia_s1_addr_14 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_3" [src/enc.c:166->src/enc.c:188]   --->   Operation 1532 'getelementptr' 'clefia_s1_addr_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1533 [2/2] (3.25ns)   --->   "%z_28 = load i8 %clefia_s1_addr_14" [src/enc.c:166->src/enc.c:188]   --->   Operation 1533 'load' 'z_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1534 [1/2] (3.25ns)   --->   "%z_29 = load i8 %clefia_s0_addr_14" [src/enc.c:167->src/enc.c:188]   --->   Operation 1534 'load' 'z_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i8 %xor_ln117_58" [src/enc.c:168->src/enc.c:188]   --->   Operation 1535 'zext' 'zext_ln168_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1536 [1/1] (0.00ns)   --->   "%clefia_s1_addr_15 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_3" [src/enc.c:168->src/enc.c:188]   --->   Operation 1536 'getelementptr' 'clefia_s1_addr_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1537 [2/2] (3.25ns)   --->   "%z_30 = load i8 %clefia_s1_addr_15" [src/enc.c:168->src/enc.c:188]   --->   Operation 1537 'load' 'z_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1538 [1/2] (3.25ns)   --->   "%z_31 = load i8 %clefia_s0_addr_15" [src/enc.c:169->src/enc.c:188]   --->   Operation 1538 'load' 'z_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_68)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_29, i32 7" [src/enc.c:124]   --->   Operation 1539 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_68)   --->   "%xor_ln125_68 = xor i8 %z_29, i8 14" [src/enc.c:125]   --->   Operation 1540 'xor' 'xor_ln125_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1541 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_68 = select i1 %tmp_136, i8 %xor_ln125_68, i8 %z_29" [src/enc.c:124]   --->   Operation 1541 'select' 'select_ln124_68' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln127_286 = trunc i8 %select_ln124_68" [src/enc.c:127]   --->   Operation 1542 'trunc' 'trunc_ln127_286' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_68, i32 7" [src/enc.c:127]   --->   Operation 1543 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln127_287 = trunc i8 %select_ln124_68" [src/enc.c:127]   --->   Operation 1544 'trunc' 'trunc_ln127_287' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1545 [1/1] (0.00ns)   --->   "%x_assign_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_286, i1 %tmp_137" [src/enc.c:127]   --->   Operation 1545 'bitconcatenate' 'x_assign_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_69)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_68, i32 6" [src/enc.c:124]   --->   Operation 1546 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_69)   --->   "%xor_ln125_69 = xor i8 %x_assign_40, i8 14" [src/enc.c:125]   --->   Operation 1547 'xor' 'xor_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1548 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_69 = select i1 %tmp_138, i8 %xor_ln125_69, i8 %x_assign_40" [src/enc.c:124]   --->   Operation 1548 'select' 'select_ln124_69' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln127_288 = trunc i8 %select_ln124_69" [src/enc.c:127]   --->   Operation 1549 'trunc' 'trunc_ln127_288' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_69, i32 7" [src/enc.c:127]   --->   Operation 1550 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1551 [1/1] (0.00ns)   --->   "%x_assign_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_288, i1 %tmp_139" [src/enc.c:127]   --->   Operation 1551 'bitconcatenate' 'x_assign_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_70)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_69, i32 6" [src/enc.c:124]   --->   Operation 1552 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_70)   --->   "%xor_ln125_70 = xor i8 %x_assign_41, i8 14" [src/enc.c:125]   --->   Operation 1553 'xor' 'xor_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1554 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_70 = select i1 %tmp_140, i8 %xor_ln125_70, i8 %x_assign_41" [src/enc.c:124]   --->   Operation 1554 'select' 'select_ln124_70' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln127_289 = trunc i8 %select_ln124_70" [src/enc.c:127]   --->   Operation 1555 'trunc' 'trunc_ln127_289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_70, i32 7" [src/enc.c:127]   --->   Operation 1556 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln127_290 = trunc i8 %select_ln124_70" [src/enc.c:127]   --->   Operation 1557 'trunc' 'trunc_ln127_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_72)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_31, i32 7" [src/enc.c:124]   --->   Operation 1558 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_72)   --->   "%xor_ln125_72 = xor i8 %z_31, i8 14" [src/enc.c:125]   --->   Operation 1559 'xor' 'xor_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1560 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_72 = select i1 %tmp_144, i8 %xor_ln125_72, i8 %z_31" [src/enc.c:124]   --->   Operation 1560 'select' 'select_ln124_72' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln127_297 = trunc i8 %select_ln124_72" [src/enc.c:127]   --->   Operation 1561 'trunc' 'trunc_ln127_297' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_72, i32 7" [src/enc.c:127]   --->   Operation 1562 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln127_298 = trunc i8 %select_ln124_72" [src/enc.c:127]   --->   Operation 1563 'trunc' 'trunc_ln127_298' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln127_299 = trunc i8 %select_ln124_72" [src/enc.c:127]   --->   Operation 1564 'trunc' 'trunc_ln127_299' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1565 [1/1] (0.00ns)   --->   "%x_assign_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_297, i1 %tmp_145" [src/enc.c:127]   --->   Operation 1565 'bitconcatenate' 'x_assign_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_73)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_72, i32 6" [src/enc.c:124]   --->   Operation 1566 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_73)   --->   "%xor_ln125_73 = xor i8 %x_assign_43, i8 14" [src/enc.c:125]   --->   Operation 1567 'xor' 'xor_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1568 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_73 = select i1 %tmp_146, i8 %xor_ln125_73, i8 %x_assign_43" [src/enc.c:124]   --->   Operation 1568 'select' 'select_ln124_73' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln127_301 = trunc i8 %select_ln124_73" [src/enc.c:127]   --->   Operation 1569 'trunc' 'trunc_ln127_301' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_73, i32 7" [src/enc.c:127]   --->   Operation 1570 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1571 [1/1] (0.00ns)   --->   "%x_assign_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_301, i1 %tmp_147" [src/enc.c:127]   --->   Operation 1571 'bitconcatenate' 'x_assign_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_74)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_73, i32 6" [src/enc.c:124]   --->   Operation 1572 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_74)   --->   "%xor_ln125_74 = xor i8 %x_assign_44, i8 14" [src/enc.c:125]   --->   Operation 1573 'xor' 'xor_ln125_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1574 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_74 = select i1 %tmp_148, i8 %xor_ln125_74, i8 %x_assign_44" [src/enc.c:124]   --->   Operation 1574 'select' 'select_ln124_74' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1575 [1/1] (0.00ns)   --->   "%trunc_ln127_302 = trunc i8 %select_ln124_74" [src/enc.c:127]   --->   Operation 1575 'trunc' 'trunc_ln127_302' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_74, i32 7" [src/enc.c:127]   --->   Operation 1576 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln127_303 = trunc i8 %select_ln124_74" [src/enc.c:127]   --->   Operation 1577 'trunc' 'trunc_ln127_303' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1578 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1110 = xor i7 %xor_ln117_818, i7 %xor_ln117_817" [src/enc.c:117]   --->   Operation 1578 'xor' 'xor_ln117_1110' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1579 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1111 = xor i6 %xor_ln117_816, i6 %xor_ln117_815" [src/enc.c:117]   --->   Operation 1579 'xor' 'xor_ln117_1111' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1580 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1112 = xor i5 %xor_ln117_814, i5 %xor_ln117_813" [src/enc.c:117]   --->   Operation 1580 'xor' 'xor_ln117_1112' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1581 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1128 = xor i7 %xor_ln117_830, i7 %xor_ln117_829" [src/enc.c:117]   --->   Operation 1581 'xor' 'xor_ln117_1128' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1582 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1129 = xor i6 %xor_ln117_828, i6 %xor_ln117_827" [src/enc.c:117]   --->   Operation 1582 'xor' 'xor_ln117_1129' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1583 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1142 = xor i7 %xor_ln117_838, i7 %xor_ln117_837" [src/enc.c:117]   --->   Operation 1583 'xor' 'xor_ln117_1142' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1584 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1151 = xor i7 %xor_ln117_846, i7 %xor_ln117_845" [src/enc.c:117]   --->   Operation 1584 'xor' 'xor_ln117_1151' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.99>
ST_22 : Operation 1585 [1/1] (0.99ns)   --->   "%xor_ln117_32 = xor i8 %xor_ln117_20, i8 115" [src/enc.c:117]   --->   Operation 1585 'xor' 'xor_ln117_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1586 [1/1] (0.99ns)   --->   "%xor_ln117_33 = xor i8 %xor_ln117_21, i8 91" [src/enc.c:117]   --->   Operation 1586 'xor' 'xor_ln117_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1587 [1/1] (0.99ns)   --->   "%xor_ln117_34 = xor i8 %xor_ln117_22, i8 118" [src/enc.c:117]   --->   Operation 1587 'xor' 'xor_ln117_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1588 [1/1] (0.99ns)   --->   "%xor_ln117_35 = xor i8 %xor_ln117_23, i8 138" [src/enc.c:117]   --->   Operation 1588 'xor' 'xor_ln117_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i8 %xor_ln117_32" [src/enc.c:143->src/enc.c:187]   --->   Operation 1589 'zext' 'zext_ln143_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1590 [1/1] (0.00ns)   --->   "%clefia_s0_addr_8 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_2" [src/enc.c:143->src/enc.c:187]   --->   Operation 1590 'getelementptr' 'clefia_s0_addr_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1591 [2/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s0_addr_8" [src/enc.c:143->src/enc.c:187]   --->   Operation 1591 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i8 %xor_ln117_33" [src/enc.c:144->src/enc.c:187]   --->   Operation 1592 'zext' 'zext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1593 [1/1] (0.00ns)   --->   "%clefia_s1_addr_8 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_2" [src/enc.c:144->src/enc.c:187]   --->   Operation 1593 'getelementptr' 'clefia_s1_addr_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1594 [2/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s1_addr_8" [src/enc.c:144->src/enc.c:187]   --->   Operation 1594 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i8 %xor_ln117_34" [src/enc.c:145->src/enc.c:187]   --->   Operation 1595 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1596 [1/1] (0.00ns)   --->   "%clefia_s0_addr_9 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_2" [src/enc.c:145->src/enc.c:187]   --->   Operation 1596 'getelementptr' 'clefia_s0_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1597 [2/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s0_addr_9" [src/enc.c:145->src/enc.c:187]   --->   Operation 1597 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln146_2 = zext i8 %xor_ln117_35" [src/enc.c:146->src/enc.c:187]   --->   Operation 1598 'zext' 'zext_ln146_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1599 [1/1] (0.00ns)   --->   "%clefia_s1_addr_9 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_2" [src/enc.c:146->src/enc.c:187]   --->   Operation 1599 'getelementptr' 'clefia_s1_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1600 [2/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr_9" [src/enc.c:146->src/enc.c:187]   --->   Operation 1600 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1601 [1/2] (3.25ns)   --->   "%z_28 = load i8 %clefia_s1_addr_14" [src/enc.c:166->src/enc.c:188]   --->   Operation 1601 'load' 'z_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1602 [1/2] (3.25ns)   --->   "%z_30 = load i8 %clefia_s1_addr_15" [src/enc.c:168->src/enc.c:188]   --->   Operation 1602 'load' 'z_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%trunc_ln127_291 = trunc i8 %select_ln124_70" [src/enc.c:127]   --->   Operation 1603 'trunc' 'trunc_ln127_291' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%trunc_ln127_292 = trunc i8 %select_ln124_70" [src/enc.c:127]   --->   Operation 1604 'trunc' 'trunc_ln127_292' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1605 [1/1] (0.00ns)   --->   "%or_ln127_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_289, i1 %tmp_141" [src/enc.c:127]   --->   Operation 1605 'bitconcatenate' 'or_ln127_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_71)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_30, i32 7" [src/enc.c:124]   --->   Operation 1606 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_71)   --->   "%xor_ln125_71 = xor i8 %z_30, i8 14" [src/enc.c:125]   --->   Operation 1607 'xor' 'xor_ln125_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1608 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_71 = select i1 %tmp_142, i8 %xor_ln125_71, i8 %z_30" [src/enc.c:124]   --->   Operation 1608 'select' 'select_ln124_71' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln127_293 = trunc i8 %select_ln124_71" [src/enc.c:127]   --->   Operation 1609 'trunc' 'trunc_ln127_293' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_71, i32 7" [src/enc.c:127]   --->   Operation 1610 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln127_294 = trunc i8 %select_ln124_71" [src/enc.c:127]   --->   Operation 1611 'trunc' 'trunc_ln127_294' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln127_295 = trunc i8 %select_ln124_71" [src/enc.c:127]   --->   Operation 1612 'trunc' 'trunc_ln127_295' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%trunc_ln127_296 = trunc i8 %select_ln124_71" [src/enc.c:127]   --->   Operation 1613 'trunc' 'trunc_ln127_296' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1614 [1/1] (0.00ns)   --->   "%x_assign_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_293, i1 %tmp_143" [src/enc.c:127]   --->   Operation 1614 'bitconcatenate' 'x_assign_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%trunc_ln127_300 = trunc i8 %select_ln124_72" [src/enc.c:127]   --->   Operation 1615 'trunc' 'trunc_ln127_300' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%trunc_ln127_304 = trunc i8 %select_ln124_74" [src/enc.c:127]   --->   Operation 1616 'trunc' 'trunc_ln127_304' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%trunc_ln127_305 = trunc i8 %select_ln124_74" [src/enc.c:127]   --->   Operation 1617 'trunc' 'trunc_ln127_305' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1618 [1/1] (0.00ns)   --->   "%or_ln127_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_302, i1 %tmp_149" [src/enc.c:127]   --->   Operation 1618 'bitconcatenate' 'or_ln127_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_75)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_28, i32 7" [src/enc.c:124]   --->   Operation 1619 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_75)   --->   "%xor_ln125_75 = xor i8 %z_28, i8 14" [src/enc.c:125]   --->   Operation 1620 'xor' 'xor_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1621 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_75 = select i1 %tmp_150, i8 %xor_ln125_75, i8 %z_28" [src/enc.c:124]   --->   Operation 1621 'select' 'select_ln124_75' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln127_306 = trunc i8 %select_ln124_75" [src/enc.c:127]   --->   Operation 1622 'trunc' 'trunc_ln127_306' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_75, i32 7" [src/enc.c:127]   --->   Operation 1623 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln127_307 = trunc i8 %select_ln124_75" [src/enc.c:127]   --->   Operation 1624 'trunc' 'trunc_ln127_307' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1625 [1/1] (0.00ns)   --->   "%x_assign_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_306, i1 %tmp_151" [src/enc.c:127]   --->   Operation 1625 'bitconcatenate' 'x_assign_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_76)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_75, i32 6" [src/enc.c:124]   --->   Operation 1626 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_76)   --->   "%xor_ln125_76 = xor i8 %x_assign_45, i8 14" [src/enc.c:125]   --->   Operation 1627 'xor' 'xor_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1628 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_76 = select i1 %tmp_152, i8 %xor_ln125_76, i8 %x_assign_45" [src/enc.c:124]   --->   Operation 1628 'select' 'select_ln124_76' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln127_308 = trunc i8 %select_ln124_76" [src/enc.c:127]   --->   Operation 1629 'trunc' 'trunc_ln127_308' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_76, i32 7" [src/enc.c:127]   --->   Operation 1630 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1631 [1/1] (0.00ns)   --->   "%x_assign_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_308, i1 %tmp_153" [src/enc.c:127]   --->   Operation 1631 'bitconcatenate' 'x_assign_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_77)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_76, i32 6" [src/enc.c:124]   --->   Operation 1632 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_77)   --->   "%xor_ln125_77 = xor i8 %x_assign_46, i8 14" [src/enc.c:125]   --->   Operation 1633 'xor' 'xor_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1634 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_77 = select i1 %tmp_154, i8 %xor_ln125_77, i8 %x_assign_46" [src/enc.c:124]   --->   Operation 1634 'select' 'select_ln124_77' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln127_309 = trunc i8 %select_ln124_77" [src/enc.c:127]   --->   Operation 1635 'trunc' 'trunc_ln127_309' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_77, i32 7" [src/enc.c:127]   --->   Operation 1636 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln127_310 = trunc i8 %select_ln124_77" [src/enc.c:127]   --->   Operation 1637 'trunc' 'trunc_ln127_310' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_78)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_71, i32 6" [src/enc.c:124]   --->   Operation 1638 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_78)   --->   "%xor_ln125_78 = xor i8 %x_assign_42, i8 14" [src/enc.c:125]   --->   Operation 1639 'xor' 'xor_ln125_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1640 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_78 = select i1 %tmp_156, i8 %xor_ln125_78, i8 %x_assign_42" [src/enc.c:124]   --->   Operation 1640 'select' 'select_ln124_78' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln127_312 = trunc i8 %select_ln124_78" [src/enc.c:127]   --->   Operation 1641 'trunc' 'trunc_ln127_312' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_78, i32 7" [src/enc.c:127]   --->   Operation 1642 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1643 [1/1] (0.00ns)   --->   "%x_assign_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_312, i1 %tmp_157" [src/enc.c:127]   --->   Operation 1643 'bitconcatenate' 'x_assign_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_79)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_78, i32 6" [src/enc.c:124]   --->   Operation 1644 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_79)   --->   "%xor_ln125_79 = xor i8 %x_assign_47, i8 14" [src/enc.c:125]   --->   Operation 1645 'xor' 'xor_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1646 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_79 = select i1 %tmp_158, i8 %xor_ln125_79, i8 %x_assign_47" [src/enc.c:124]   --->   Operation 1646 'select' 'select_ln124_79' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln127_313 = trunc i8 %select_ln124_79" [src/enc.c:127]   --->   Operation 1647 'trunc' 'trunc_ln127_313' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_79, i32 7" [src/enc.c:127]   --->   Operation 1648 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln127_314 = trunc i8 %select_ln124_79" [src/enc.c:127]   --->   Operation 1649 'trunc' 'trunc_ln127_314' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1650 [1/1] (0.00ns)   --->   "%or_ln117_197 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_290, i1 %tmp_141" [src/enc.c:117]   --->   Operation 1650 'bitconcatenate' 'or_ln117_197' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1651 [1/1] (0.00ns)   --->   "%or_ln117_198 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_299, i1 %tmp_145" [src/enc.c:117]   --->   Operation 1651 'bitconcatenate' 'or_ln117_198' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%or_ln117_199 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_292, i1 %tmp_141" [src/enc.c:117]   --->   Operation 1652 'bitconcatenate' 'or_ln117_199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1653 [1/1] (0.00ns)   --->   "%or_ln117_200 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_298, i1 %tmp_145" [src/enc.c:117]   --->   Operation 1653 'bitconcatenate' 'or_ln117_200' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%or_ln117_201 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_291, i1 %tmp_141" [src/enc.c:117]   --->   Operation 1654 'bitconcatenate' 'or_ln117_201' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%or_ln117_202 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_300, i1 %tmp_145" [src/enc.c:117]   --->   Operation 1655 'bitconcatenate' 'or_ln117_202' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_60)   --->   "%xor_ln117_1105 = xor i8 %x_assign_43, i8 %or_ln127_27" [src/enc.c:117]   --->   Operation 1656 'xor' 'xor_ln117_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%trunc_ln117_128 = trunc i8 %z_28" [src/enc.c:117]   --->   Operation 1657 'trunc' 'trunc_ln117_128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%xor_ln117_1106 = xor i5 %or_ln117_202, i5 %or_ln117_201" [src/enc.c:117]   --->   Operation 1658 'xor' 'xor_ln117_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%trunc_ln117_129 = trunc i8 %z_28" [src/enc.c:117]   --->   Operation 1659 'trunc' 'trunc_ln117_129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%xor_ln117_1107 = xor i6 %or_ln117_200, i6 %or_ln117_199" [src/enc.c:117]   --->   Operation 1660 'xor' 'xor_ln117_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1380)   --->   "%trunc_ln117_130 = trunc i8 %z_28" [src/enc.c:117]   --->   Operation 1661 'trunc' 'trunc_ln117_130' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1380)   --->   "%xor_ln117_1108 = xor i7 %or_ln117_198, i7 %or_ln117_197" [src/enc.c:117]   --->   Operation 1662 'xor' 'xor_ln117_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_60)   --->   "%xor_ln117_1109 = xor i8 %xor_ln117_1105, i8 %z_28" [src/enc.c:117]   --->   Operation 1663 'xor' 'xor_ln117_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1664 [1/1] (0.00ns)   --->   "%or_ln117_203 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_303, i1 %tmp_149" [src/enc.c:117]   --->   Operation 1664 'bitconcatenate' 'or_ln117_203' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%or_ln117_204 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_305, i1 %tmp_149" [src/enc.c:117]   --->   Operation 1665 'bitconcatenate' 'or_ln117_204' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%or_ln117_205 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_304, i1 %tmp_149" [src/enc.c:117]   --->   Operation 1666 'bitconcatenate' 'or_ln117_205' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_60)   --->   "%xor_ln117_1113 = xor i8 %xor_ln117_20, i8 %or_ln127_28" [src/enc.c:117]   --->   Operation 1667 'xor' 'xor_ln117_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%or_ln117_206 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_296, i1 %tmp_143" [src/enc.c:117]   --->   Operation 1668 'bitconcatenate' 'or_ln117_206' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%xor_ln117_1114 = xor i5 %xor_ln117_1112, i5 %or_ln117_205" [src/enc.c:117]   --->   Operation 1669 'xor' 'xor_ln117_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1670 [1/1] (0.00ns)   --->   "%or_ln117_207 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_295, i1 %tmp_143" [src/enc.c:117]   --->   Operation 1670 'bitconcatenate' 'or_ln117_207' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%xor_ln117_1115 = xor i6 %xor_ln117_1111, i6 %or_ln117_204" [src/enc.c:117]   --->   Operation 1671 'xor' 'xor_ln117_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1672 [1/1] (0.00ns)   --->   "%or_ln117_208 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_294, i1 %tmp_143" [src/enc.c:117]   --->   Operation 1672 'bitconcatenate' 'or_ln117_208' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1380)   --->   "%xor_ln117_1116 = xor i7 %xor_ln117_1110, i7 %or_ln117_203" [src/enc.c:117]   --->   Operation 1673 'xor' 'xor_ln117_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_60)   --->   "%xor_ln117_1117 = xor i8 %xor_ln117_1113, i8 %x_assign_42" [src/enc.c:117]   --->   Operation 1674 'xor' 'xor_ln117_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1380)   --->   "%xor_ln117_1118 = xor i7 %xor_ln117_1108, i7 %trunc_ln117_130" [src/enc.c:117]   --->   Operation 1675 'xor' 'xor_ln117_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1380)   --->   "%xor_ln117_1119 = xor i7 %xor_ln117_1116, i7 %or_ln117_208" [src/enc.c:117]   --->   Operation 1676 'xor' 'xor_ln117_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%xor_ln117_1120 = xor i6 %xor_ln117_1107, i6 %trunc_ln117_129" [src/enc.c:117]   --->   Operation 1677 'xor' 'xor_ln117_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1379)   --->   "%xor_ln117_1121 = xor i6 %xor_ln117_1115, i6 %or_ln117_207" [src/enc.c:117]   --->   Operation 1678 'xor' 'xor_ln117_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%xor_ln117_1122 = xor i5 %xor_ln117_1106, i5 %trunc_ln117_128" [src/enc.c:117]   --->   Operation 1679 'xor' 'xor_ln117_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1378)   --->   "%xor_ln117_1123 = xor i5 %xor_ln117_1114, i5 %or_ln117_206" [src/enc.c:117]   --->   Operation 1680 'xor' 'xor_ln117_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1681 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_60 = xor i8 %xor_ln117_1117, i8 %xor_ln117_1109" [src/enc.c:117]   --->   Operation 1681 'xor' 'xor_ln117_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1682 [1/1] (0.00ns)   --->   "%or_ln117_213 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_287, i1 %tmp_137" [src/enc.c:117]   --->   Operation 1682 'bitconcatenate' 'or_ln117_213' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_62)   --->   "%xor_ln117_1138 = xor i8 %x_assign_40, i8 %or_ln127_27" [src/enc.c:117]   --->   Operation 1683 'xor' 'xor_ln117_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1409)   --->   "%trunc_ln117_133 = trunc i8 %z_30" [src/enc.c:117]   --->   Operation 1684 'trunc' 'trunc_ln117_133' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1409)   --->   "%xor_ln117_1139 = xor i7 %or_ln117_213, i7 %or_ln117_197" [src/enc.c:117]   --->   Operation 1685 'xor' 'xor_ln117_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_62)   --->   "%xor_ln117_1140 = xor i8 %xor_ln117_1138, i8 %z_30" [src/enc.c:117]   --->   Operation 1686 'xor' 'xor_ln117_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1687 [1/1] (0.00ns)   --->   "%or_ln117_214 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_307, i1 %tmp_151" [src/enc.c:117]   --->   Operation 1687 'bitconcatenate' 'or_ln117_214' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_62)   --->   "%xor_ln117_1141 = xor i8 %x_assign_45, i8 %or_ln127_28" [src/enc.c:117]   --->   Operation 1688 'xor' 'xor_ln117_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1409)   --->   "%xor_ln117_1143 = xor i7 %or_ln117_214, i7 %or_ln117_203" [src/enc.c:117]   --->   Operation 1689 'xor' 'xor_ln117_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_62)   --->   "%xor_ln117_1144 = xor i8 %xor_ln117_1141, i8 %xor_ln117_22" [src/enc.c:117]   --->   Operation 1690 'xor' 'xor_ln117_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1409)   --->   "%xor_ln117_1145 = xor i7 %xor_ln117_1139, i7 %trunc_ln117_133" [src/enc.c:117]   --->   Operation 1691 'xor' 'xor_ln117_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1409)   --->   "%xor_ln117_1146 = xor i7 %xor_ln117_1143, i7 %xor_ln117_1142" [src/enc.c:117]   --->   Operation 1692 'xor' 'xor_ln117_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1693 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_62 = xor i8 %xor_ln117_1144, i8 %xor_ln117_1140" [src/enc.c:117]   --->   Operation 1693 'xor' 'xor_ln117_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1694 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1378 = xor i5 %xor_ln117_1123, i5 %xor_ln117_1122" [src/enc.c:117]   --->   Operation 1694 'xor' 'xor_ln117_1378' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1695 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1379 = xor i6 %xor_ln117_1121, i6 %xor_ln117_1120" [src/enc.c:117]   --->   Operation 1695 'xor' 'xor_ln117_1379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1696 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1380 = xor i7 %xor_ln117_1119, i7 %xor_ln117_1118" [src/enc.c:117]   --->   Operation 1696 'xor' 'xor_ln117_1380' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1697 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1409 = xor i7 %xor_ln117_1146, i7 %xor_ln117_1145" [src/enc.c:117]   --->   Operation 1697 'xor' 'xor_ln117_1409' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.74>
ST_23 : Operation 1698 [1/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s0_addr_8" [src/enc.c:143->src/enc.c:187]   --->   Operation 1698 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1699 [1/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s1_addr_8" [src/enc.c:144->src/enc.c:187]   --->   Operation 1699 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1700 [1/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s0_addr_9" [src/enc.c:145->src/enc.c:187]   --->   Operation 1700 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1701 [1/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr_9" [src/enc.c:146->src/enc.c:187]   --->   Operation 1701 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_40)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7" [src/enc.c:124]   --->   Operation 1702 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_40)   --->   "%xor_ln125_40 = xor i8 %z_17, i8 14" [src/enc.c:125]   --->   Operation 1703 'xor' 'xor_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1704 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_40 = select i1 %tmp_80, i8 %xor_ln125_40, i8 %z_17" [src/enc.c:124]   --->   Operation 1704 'select' 'select_ln124_40' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln127_168 = trunc i8 %select_ln124_40" [src/enc.c:127]   --->   Operation 1705 'trunc' 'trunc_ln127_168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_40, i32 7" [src/enc.c:127]   --->   Operation 1706 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln127_169 = trunc i8 %select_ln124_40" [src/enc.c:127]   --->   Operation 1707 'trunc' 'trunc_ln127_169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln127_170 = trunc i8 %select_ln124_40" [src/enc.c:127]   --->   Operation 1708 'trunc' 'trunc_ln127_170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%trunc_ln127_171 = trunc i8 %select_ln124_40" [src/enc.c:127]   --->   Operation 1709 'trunc' 'trunc_ln127_171' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%trunc_ln127_172 = trunc i8 %select_ln124_40" [src/enc.c:127]   --->   Operation 1710 'trunc' 'trunc_ln127_172' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%trunc_ln127_173 = trunc i8 %select_ln124_40" [src/enc.c:127]   --->   Operation 1711 'trunc' 'trunc_ln127_173' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%trunc_ln127_174 = trunc i8 %select_ln124_40" [src/enc.c:127]   --->   Operation 1712 'trunc' 'trunc_ln127_174' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1713 [1/1] (0.00ns)   --->   "%x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_168, i1 %tmp_81" [src/enc.c:127]   --->   Operation 1713 'bitconcatenate' 'x_assign_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_41)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7" [src/enc.c:124]   --->   Operation 1714 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_41)   --->   "%xor_ln125_41 = xor i8 %z_18, i8 14" [src/enc.c:125]   --->   Operation 1715 'xor' 'xor_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1716 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_41 = select i1 %tmp_82, i8 %xor_ln125_41, i8 %z_18" [src/enc.c:124]   --->   Operation 1716 'select' 'select_ln124_41' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln127_175 = trunc i8 %select_ln124_41" [src/enc.c:127]   --->   Operation 1717 'trunc' 'trunc_ln127_175' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_41, i32 7" [src/enc.c:127]   --->   Operation 1718 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%trunc_ln127_176 = trunc i8 %select_ln124_41" [src/enc.c:127]   --->   Operation 1719 'trunc' 'trunc_ln127_176' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%trunc_ln127_177 = trunc i8 %select_ln124_41" [src/enc.c:127]   --->   Operation 1720 'trunc' 'trunc_ln127_177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%trunc_ln127_178 = trunc i8 %select_ln124_41" [src/enc.c:127]   --->   Operation 1721 'trunc' 'trunc_ln127_178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%trunc_ln127_179 = trunc i8 %select_ln124_41" [src/enc.c:127]   --->   Operation 1722 'trunc' 'trunc_ln127_179' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%trunc_ln127_180 = trunc i8 %select_ln124_41" [src/enc.c:127]   --->   Operation 1723 'trunc' 'trunc_ln127_180' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1724 [1/1] (0.00ns)   --->   "%x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_175, i1 %tmp_83" [src/enc.c:127]   --->   Operation 1724 'bitconcatenate' 'x_assign_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_42)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_41, i32 6" [src/enc.c:124]   --->   Operation 1725 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_42)   --->   "%xor_ln125_42 = xor i8 %x_assign_25, i8 14" [src/enc.c:125]   --->   Operation 1726 'xor' 'xor_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1727 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_42 = select i1 %tmp_84, i8 %xor_ln125_42, i8 %x_assign_25" [src/enc.c:124]   --->   Operation 1727 'select' 'select_ln124_42' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1728 [1/1] (0.00ns)   --->   "%trunc_ln127_181 = trunc i8 %select_ln124_42" [src/enc.c:127]   --->   Operation 1728 'trunc' 'trunc_ln127_181' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_42, i32 7" [src/enc.c:127]   --->   Operation 1729 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1730 [1/1] (0.00ns)   --->   "%trunc_ln127_182 = trunc i8 %select_ln124_42" [src/enc.c:127]   --->   Operation 1730 'trunc' 'trunc_ln127_182' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln127_183 = trunc i8 %select_ln124_42" [src/enc.c:127]   --->   Operation 1731 'trunc' 'trunc_ln127_183' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln127_184 = trunc i8 %select_ln124_42" [src/enc.c:127]   --->   Operation 1732 'trunc' 'trunc_ln127_184' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln127_185 = trunc i8 %select_ln124_42" [src/enc.c:127]   --->   Operation 1733 'trunc' 'trunc_ln127_185' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%trunc_ln127_186 = trunc i8 %select_ln124_42" [src/enc.c:127]   --->   Operation 1734 'trunc' 'trunc_ln127_186' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%trunc_ln127_187 = trunc i8 %select_ln124_42" [src/enc.c:127]   --->   Operation 1735 'trunc' 'trunc_ln127_187' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1736 [1/1] (0.00ns)   --->   "%or_ln127_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_181, i1 %tmp_85" [src/enc.c:127]   --->   Operation 1736 'bitconcatenate' 'or_ln127_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_43)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_19, i32 7" [src/enc.c:124]   --->   Operation 1737 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_43)   --->   "%xor_ln125_43 = xor i8 %z_19, i8 14" [src/enc.c:125]   --->   Operation 1738 'xor' 'xor_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1739 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_43 = select i1 %tmp_86, i8 %xor_ln125_43, i8 %z_19" [src/enc.c:124]   --->   Operation 1739 'select' 'select_ln124_43' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1740 [1/1] (0.00ns)   --->   "%trunc_ln127_188 = trunc i8 %select_ln124_43" [src/enc.c:127]   --->   Operation 1740 'trunc' 'trunc_ln127_188' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_43, i32 7" [src/enc.c:127]   --->   Operation 1741 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln127_189 = trunc i8 %select_ln124_43" [src/enc.c:127]   --->   Operation 1742 'trunc' 'trunc_ln127_189' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln127_190 = trunc i8 %select_ln124_43" [src/enc.c:127]   --->   Operation 1743 'trunc' 'trunc_ln127_190' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%trunc_ln127_191 = trunc i8 %select_ln124_43" [src/enc.c:127]   --->   Operation 1744 'trunc' 'trunc_ln127_191' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%trunc_ln127_192 = trunc i8 %select_ln124_43" [src/enc.c:127]   --->   Operation 1745 'trunc' 'trunc_ln127_192' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%trunc_ln127_193 = trunc i8 %select_ln124_43" [src/enc.c:127]   --->   Operation 1746 'trunc' 'trunc_ln127_193' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%trunc_ln127_194 = trunc i8 %select_ln124_43" [src/enc.c:127]   --->   Operation 1747 'trunc' 'trunc_ln127_194' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1748 [1/1] (0.00ns)   --->   "%x_assign_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_188, i1 %tmp_87" [src/enc.c:127]   --->   Operation 1748 'bitconcatenate' 'x_assign_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_44)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_43, i32 6" [src/enc.c:124]   --->   Operation 1749 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_44)   --->   "%xor_ln125_44 = xor i8 %x_assign_26, i8 14" [src/enc.c:125]   --->   Operation 1750 'xor' 'xor_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1751 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_44 = select i1 %tmp_88, i8 %xor_ln125_44, i8 %x_assign_26" [src/enc.c:124]   --->   Operation 1751 'select' 'select_ln124_44' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln127_195 = trunc i8 %select_ln124_44" [src/enc.c:127]   --->   Operation 1752 'trunc' 'trunc_ln127_195' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_44, i32 7" [src/enc.c:127]   --->   Operation 1753 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln127_196 = trunc i8 %select_ln124_44" [src/enc.c:127]   --->   Operation 1754 'trunc' 'trunc_ln127_196' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln127_197 = trunc i8 %select_ln124_44" [src/enc.c:127]   --->   Operation 1755 'trunc' 'trunc_ln127_197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln127_198 = trunc i8 %select_ln124_44" [src/enc.c:127]   --->   Operation 1756 'trunc' 'trunc_ln127_198' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln127_199 = trunc i8 %select_ln124_44" [src/enc.c:127]   --->   Operation 1757 'trunc' 'trunc_ln127_199' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%trunc_ln127_200 = trunc i8 %select_ln124_44" [src/enc.c:127]   --->   Operation 1758 'trunc' 'trunc_ln127_200' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%trunc_ln127_201 = trunc i8 %select_ln124_44" [src/enc.c:127]   --->   Operation 1759 'trunc' 'trunc_ln127_201' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1760 [1/1] (0.00ns)   --->   "%or_ln127_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_195, i1 %tmp_89" [src/enc.c:127]   --->   Operation 1760 'bitconcatenate' 'or_ln127_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_45)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7" [src/enc.c:124]   --->   Operation 1761 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_45)   --->   "%xor_ln125_45 = xor i8 %z_16, i8 14" [src/enc.c:125]   --->   Operation 1762 'xor' 'xor_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1763 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_45 = select i1 %tmp_90, i8 %xor_ln125_45, i8 %z_16" [src/enc.c:124]   --->   Operation 1763 'select' 'select_ln124_45' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln127_202 = trunc i8 %select_ln124_45" [src/enc.c:127]   --->   Operation 1764 'trunc' 'trunc_ln127_202' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_45, i32 7" [src/enc.c:127]   --->   Operation 1765 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%trunc_ln127_203 = trunc i8 %select_ln124_45" [src/enc.c:127]   --->   Operation 1766 'trunc' 'trunc_ln127_203' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%trunc_ln127_204 = trunc i8 %select_ln124_45" [src/enc.c:127]   --->   Operation 1767 'trunc' 'trunc_ln127_204' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%trunc_ln127_205 = trunc i8 %select_ln124_45" [src/enc.c:127]   --->   Operation 1768 'trunc' 'trunc_ln127_205' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%trunc_ln127_206 = trunc i8 %select_ln124_45" [src/enc.c:127]   --->   Operation 1769 'trunc' 'trunc_ln127_206' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%trunc_ln127_207 = trunc i8 %select_ln124_45" [src/enc.c:127]   --->   Operation 1770 'trunc' 'trunc_ln127_207' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1771 [1/1] (0.00ns)   --->   "%x_assign_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_202, i1 %tmp_91" [src/enc.c:127]   --->   Operation 1771 'bitconcatenate' 'x_assign_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_46)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_45, i32 6" [src/enc.c:124]   --->   Operation 1772 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_46)   --->   "%xor_ln125_46 = xor i8 %x_assign_27, i8 14" [src/enc.c:125]   --->   Operation 1773 'xor' 'xor_ln125_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1774 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_46 = select i1 %tmp_92, i8 %xor_ln125_46, i8 %x_assign_27" [src/enc.c:124]   --->   Operation 1774 'select' 'select_ln124_46' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln127_208 = trunc i8 %select_ln124_46" [src/enc.c:127]   --->   Operation 1775 'trunc' 'trunc_ln127_208' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_46, i32 7" [src/enc.c:127]   --->   Operation 1776 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%trunc_ln127_209 = trunc i8 %select_ln124_46" [src/enc.c:127]   --->   Operation 1777 'trunc' 'trunc_ln127_209' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%trunc_ln127_210 = trunc i8 %select_ln124_46" [src/enc.c:127]   --->   Operation 1778 'trunc' 'trunc_ln127_210' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%trunc_ln127_211 = trunc i8 %select_ln124_46" [src/enc.c:127]   --->   Operation 1779 'trunc' 'trunc_ln127_211' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1780 [1/1] (0.00ns)   --->   "%or_ln127_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_208, i1 %tmp_93" [src/enc.c:127]   --->   Operation 1780 'bitconcatenate' 'or_ln127_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_47)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_40, i32 6" [src/enc.c:124]   --->   Operation 1781 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_47)   --->   "%xor_ln125_47 = xor i8 %x_assign_24, i8 14" [src/enc.c:125]   --->   Operation 1782 'xor' 'xor_ln125_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1783 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_47 = select i1 %tmp_94, i8 %xor_ln125_47, i8 %x_assign_24" [src/enc.c:124]   --->   Operation 1783 'select' 'select_ln124_47' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln127_212 = trunc i8 %select_ln124_47" [src/enc.c:127]   --->   Operation 1784 'trunc' 'trunc_ln127_212' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_47, i32 7" [src/enc.c:127]   --->   Operation 1785 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%trunc_ln127_213 = trunc i8 %select_ln124_47" [src/enc.c:127]   --->   Operation 1786 'trunc' 'trunc_ln127_213' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%trunc_ln127_214 = trunc i8 %select_ln124_47" [src/enc.c:127]   --->   Operation 1787 'trunc' 'trunc_ln127_214' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%trunc_ln127_215 = trunc i8 %select_ln124_47" [src/enc.c:127]   --->   Operation 1788 'trunc' 'trunc_ln127_215' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1789 [1/1] (0.00ns)   --->   "%or_ln127_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_212, i1 %tmp_95" [src/enc.c:127]   --->   Operation 1789 'bitconcatenate' 'or_ln127_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1790 [1/1] (0.00ns)   --->   "%or_ln117_107 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_185, i1 %tmp_85" [src/enc.c:117]   --->   Operation 1790 'bitconcatenate' 'or_ln117_107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1791 [1/1] (0.00ns)   --->   "%or_ln117_108 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_190, i1 %tmp_87" [src/enc.c:117]   --->   Operation 1791 'bitconcatenate' 'or_ln117_108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1792 [1/1] (0.00ns)   --->   "%or_ln117_109 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_184, i1 %tmp_85" [src/enc.c:117]   --->   Operation 1792 'bitconcatenate' 'or_ln117_109' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1793 [1/1] (0.00ns)   --->   "%or_ln117_110 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_189, i1 %tmp_87" [src/enc.c:117]   --->   Operation 1793 'bitconcatenate' 'or_ln117_110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1794 [1/1] (0.00ns)   --->   "%or_ln117_111 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_183, i1 %tmp_85" [src/enc.c:117]   --->   Operation 1794 'bitconcatenate' 'or_ln117_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%or_ln117_112 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_194, i1 %tmp_87" [src/enc.c:117]   --->   Operation 1795 'bitconcatenate' 'or_ln117_112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1796 [1/1] (0.00ns)   --->   "%or_ln117_113 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_182, i1 %tmp_85" [src/enc.c:117]   --->   Operation 1796 'bitconcatenate' 'or_ln117_113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%or_ln117_114 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_193, i1 %tmp_87" [src/enc.c:117]   --->   Operation 1797 'bitconcatenate' 'or_ln117_114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%or_ln117_115 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_187, i1 %tmp_85" [src/enc.c:117]   --->   Operation 1798 'bitconcatenate' 'or_ln117_115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%or_ln117_116 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_192, i1 %tmp_87" [src/enc.c:117]   --->   Operation 1799 'bitconcatenate' 'or_ln117_116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%or_ln117_117 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_186, i1 %tmp_85" [src/enc.c:117]   --->   Operation 1800 'bitconcatenate' 'or_ln117_117' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%or_ln117_118 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_191, i1 %tmp_87" [src/enc.c:117]   --->   Operation 1801 'bitconcatenate' 'or_ln117_118' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_36)   --->   "%xor_ln117_867 = xor i8 %x_assign_26, i8 %or_ln127_15" [src/enc.c:117]   --->   Operation 1802 'xor' 'xor_ln117_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%trunc_ln117_90 = trunc i8 %z_16" [src/enc.c:117]   --->   Operation 1803 'trunc' 'trunc_ln117_90' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%xor_ln117_868 = xor i2 %or_ln117_118, i2 %or_ln117_117" [src/enc.c:117]   --->   Operation 1804 'xor' 'xor_ln117_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%trunc_ln117_91 = trunc i8 %z_16" [src/enc.c:117]   --->   Operation 1805 'trunc' 'trunc_ln117_91' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%xor_ln117_869 = xor i3 %or_ln117_116, i3 %or_ln117_115" [src/enc.c:117]   --->   Operation 1806 'xor' 'xor_ln117_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%trunc_ln117_92 = trunc i8 %z_16" [src/enc.c:117]   --->   Operation 1807 'trunc' 'trunc_ln117_92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%xor_ln117_870 = xor i4 %or_ln117_114, i4 %or_ln117_113" [src/enc.c:117]   --->   Operation 1808 'xor' 'xor_ln117_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%trunc_ln117_93 = trunc i8 %z_16" [src/enc.c:117]   --->   Operation 1809 'trunc' 'trunc_ln117_93' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%xor_ln117_871 = xor i5 %or_ln117_112, i5 %or_ln117_111" [src/enc.c:117]   --->   Operation 1810 'xor' 'xor_ln117_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1294)   --->   "%trunc_ln117_94 = trunc i8 %z_16" [src/enc.c:117]   --->   Operation 1811 'trunc' 'trunc_ln117_94' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1294)   --->   "%xor_ln117_872 = xor i6 %or_ln117_110, i6 %or_ln117_109" [src/enc.c:117]   --->   Operation 1812 'xor' 'xor_ln117_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1295)   --->   "%trunc_ln117_95 = trunc i8 %z_16" [src/enc.c:117]   --->   Operation 1813 'trunc' 'trunc_ln117_95' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1295)   --->   "%xor_ln117_873 = xor i7 %or_ln117_108, i7 %or_ln117_107" [src/enc.c:117]   --->   Operation 1814 'xor' 'xor_ln117_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_36)   --->   "%xor_ln117_874 = xor i8 %xor_ln117_867, i8 %z_16" [src/enc.c:117]   --->   Operation 1815 'xor' 'xor_ln117_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1816 [1/1] (0.00ns)   --->   "%or_ln117_119 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_199, i1 %tmp_89" [src/enc.c:117]   --->   Operation 1816 'bitconcatenate' 'or_ln117_119' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1817 [1/1] (0.00ns)   --->   "%or_ln117_120 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_198, i1 %tmp_89" [src/enc.c:117]   --->   Operation 1817 'bitconcatenate' 'or_ln117_120' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1818 [1/1] (0.00ns)   --->   "%or_ln117_121 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_197, i1 %tmp_89" [src/enc.c:117]   --->   Operation 1818 'bitconcatenate' 'or_ln117_121' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1819 [1/1] (0.00ns)   --->   "%or_ln117_122 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_196, i1 %tmp_89" [src/enc.c:117]   --->   Operation 1819 'bitconcatenate' 'or_ln117_122' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%or_ln117_123 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_201, i1 %tmp_89" [src/enc.c:117]   --->   Operation 1820 'bitconcatenate' 'or_ln117_123' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%or_ln117_124 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_200, i1 %tmp_89" [src/enc.c:117]   --->   Operation 1821 'bitconcatenate' 'or_ln117_124' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_36)   --->   "%xor_ln117_881 = xor i8 %xor_ln117_12, i8 %or_ln127_16" [src/enc.c:117]   --->   Operation 1822 'xor' 'xor_ln117_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%or_ln117_125 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_174, i1 %tmp_81" [src/enc.c:117]   --->   Operation 1823 'bitconcatenate' 'or_ln117_125' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%xor_ln117_882 = xor i2 %xor_ln117_880, i2 %or_ln117_124" [src/enc.c:117]   --->   Operation 1824 'xor' 'xor_ln117_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%or_ln117_126 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_173, i1 %tmp_81" [src/enc.c:117]   --->   Operation 1825 'bitconcatenate' 'or_ln117_126' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%xor_ln117_883 = xor i3 %xor_ln117_879, i3 %or_ln117_123" [src/enc.c:117]   --->   Operation 1826 'xor' 'xor_ln117_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%or_ln117_127 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_172, i1 %tmp_81" [src/enc.c:117]   --->   Operation 1827 'bitconcatenate' 'or_ln117_127' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%xor_ln117_884 = xor i4 %xor_ln117_878, i4 %or_ln117_122" [src/enc.c:117]   --->   Operation 1828 'xor' 'xor_ln117_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%or_ln117_128 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_171, i1 %tmp_81" [src/enc.c:117]   --->   Operation 1829 'bitconcatenate' 'or_ln117_128' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%xor_ln117_885 = xor i5 %xor_ln117_877, i5 %or_ln117_121" [src/enc.c:117]   --->   Operation 1830 'xor' 'xor_ln117_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1831 [1/1] (0.00ns)   --->   "%or_ln117_129 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_170, i1 %tmp_81" [src/enc.c:117]   --->   Operation 1831 'bitconcatenate' 'or_ln117_129' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1294)   --->   "%xor_ln117_886 = xor i6 %xor_ln117_876, i6 %or_ln117_120" [src/enc.c:117]   --->   Operation 1832 'xor' 'xor_ln117_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1833 [1/1] (0.00ns)   --->   "%or_ln117_130 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_169, i1 %tmp_81" [src/enc.c:117]   --->   Operation 1833 'bitconcatenate' 'or_ln117_130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1295)   --->   "%xor_ln117_887 = xor i7 %xor_ln117_875, i7 %or_ln117_119" [src/enc.c:117]   --->   Operation 1834 'xor' 'xor_ln117_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_36)   --->   "%xor_ln117_888 = xor i8 %xor_ln117_881, i8 %x_assign_24" [src/enc.c:117]   --->   Operation 1835 'xor' 'xor_ln117_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1295)   --->   "%xor_ln117_889 = xor i7 %xor_ln117_873, i7 %trunc_ln117_95" [src/enc.c:117]   --->   Operation 1836 'xor' 'xor_ln117_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1295)   --->   "%xor_ln117_890 = xor i7 %xor_ln117_887, i7 %or_ln117_130" [src/enc.c:117]   --->   Operation 1837 'xor' 'xor_ln117_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1294)   --->   "%xor_ln117_891 = xor i6 %xor_ln117_872, i6 %trunc_ln117_94" [src/enc.c:117]   --->   Operation 1838 'xor' 'xor_ln117_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1294)   --->   "%xor_ln117_892 = xor i6 %xor_ln117_886, i6 %or_ln117_129" [src/enc.c:117]   --->   Operation 1839 'xor' 'xor_ln117_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%xor_ln117_893 = xor i5 %xor_ln117_871, i5 %trunc_ln117_93" [src/enc.c:117]   --->   Operation 1840 'xor' 'xor_ln117_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1293)   --->   "%xor_ln117_894 = xor i5 %xor_ln117_885, i5 %or_ln117_128" [src/enc.c:117]   --->   Operation 1841 'xor' 'xor_ln117_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%xor_ln117_895 = xor i4 %xor_ln117_870, i4 %trunc_ln117_92" [src/enc.c:117]   --->   Operation 1842 'xor' 'xor_ln117_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1292)   --->   "%xor_ln117_896 = xor i4 %xor_ln117_884, i4 %or_ln117_127" [src/enc.c:117]   --->   Operation 1843 'xor' 'xor_ln117_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%xor_ln117_897 = xor i3 %xor_ln117_869, i3 %trunc_ln117_91" [src/enc.c:117]   --->   Operation 1844 'xor' 'xor_ln117_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1291)   --->   "%xor_ln117_898 = xor i3 %xor_ln117_883, i3 %or_ln117_126" [src/enc.c:117]   --->   Operation 1845 'xor' 'xor_ln117_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%xor_ln117_899 = xor i2 %xor_ln117_868, i2 %trunc_ln117_90" [src/enc.c:117]   --->   Operation 1846 'xor' 'xor_ln117_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1290)   --->   "%xor_ln117_900 = xor i2 %xor_ln117_882, i2 %or_ln117_125" [src/enc.c:117]   --->   Operation 1847 'xor' 'xor_ln117_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1848 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_36 = xor i8 %xor_ln117_888, i8 %xor_ln117_874" [src/enc.c:117]   --->   Operation 1848 'xor' 'xor_ln117_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%or_ln117_131 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_180, i1 %tmp_83" [src/enc.c:117]   --->   Operation 1849 'bitconcatenate' 'or_ln117_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%or_ln117_132 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_179, i1 %tmp_83" [src/enc.c:117]   --->   Operation 1850 'bitconcatenate' 'or_ln117_132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%or_ln117_133 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_178, i1 %tmp_83" [src/enc.c:117]   --->   Operation 1851 'bitconcatenate' 'or_ln117_133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%or_ln117_134 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_177, i1 %tmp_83" [src/enc.c:117]   --->   Operation 1852 'bitconcatenate' 'or_ln117_134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_37)   --->   "%xor_ln117_901 = xor i8 %x_assign_25, i8 %or_ln127_15" [src/enc.c:117]   --->   Operation 1853 'xor' 'xor_ln117_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%trunc_ln117_96 = trunc i8 %z_17" [src/enc.c:117]   --->   Operation 1854 'trunc' 'trunc_ln117_96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%xor_ln117_902 = xor i4 %or_ln117_134, i4 %or_ln117_113" [src/enc.c:117]   --->   Operation 1855 'xor' 'xor_ln117_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%trunc_ln117_97 = trunc i8 %z_17" [src/enc.c:117]   --->   Operation 1856 'trunc' 'trunc_ln117_97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%xor_ln117_903 = xor i5 %or_ln117_133, i5 %or_ln117_111" [src/enc.c:117]   --->   Operation 1857 'xor' 'xor_ln117_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%trunc_ln117_98 = trunc i8 %z_17" [src/enc.c:117]   --->   Operation 1858 'trunc' 'trunc_ln117_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%xor_ln117_904 = xor i6 %or_ln117_132, i6 %or_ln117_109" [src/enc.c:117]   --->   Operation 1859 'xor' 'xor_ln117_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%trunc_ln117_99 = trunc i8 %z_17" [src/enc.c:117]   --->   Operation 1860 'trunc' 'trunc_ln117_99' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%xor_ln117_905 = xor i7 %or_ln117_131, i7 %or_ln117_107" [src/enc.c:117]   --->   Operation 1861 'xor' 'xor_ln117_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1327)   --->   "%trunc_ln117_100 = trunc i8 %z_17" [src/enc.c:117]   --->   Operation 1862 'trunc' 'trunc_ln117_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1327)   --->   "%xor_ln117_906 = xor i1 %tmp_83, i1 %tmp_85" [src/enc.c:117]   --->   Operation 1863 'xor' 'xor_ln117_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_37)   --->   "%xor_ln117_907 = xor i8 %xor_ln117_901, i8 %z_17" [src/enc.c:117]   --->   Operation 1864 'xor' 'xor_ln117_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_37)   --->   "%xor_ln117_913 = xor i8 %xor_ln117_13, i8 %or_ln127_16" [src/enc.c:117]   --->   Operation 1865 'xor' 'xor_ln117_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%or_ln117_135 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_207, i1 %tmp_91" [src/enc.c:117]   --->   Operation 1866 'bitconcatenate' 'or_ln117_135' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%xor_ln117_914 = xor i4 %xor_ln117_912, i4 %or_ln117_122" [src/enc.c:117]   --->   Operation 1867 'xor' 'xor_ln117_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%or_ln117_136 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_206, i1 %tmp_91" [src/enc.c:117]   --->   Operation 1868 'bitconcatenate' 'or_ln117_136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%xor_ln117_915 = xor i5 %xor_ln117_911, i5 %or_ln117_121" [src/enc.c:117]   --->   Operation 1869 'xor' 'xor_ln117_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%or_ln117_137 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_205, i1 %tmp_91" [src/enc.c:117]   --->   Operation 1870 'bitconcatenate' 'or_ln117_137' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%xor_ln117_916 = xor i6 %xor_ln117_910, i6 %or_ln117_120" [src/enc.c:117]   --->   Operation 1871 'xor' 'xor_ln117_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%or_ln117_138 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_204, i1 %tmp_91" [src/enc.c:117]   --->   Operation 1872 'bitconcatenate' 'or_ln117_138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%xor_ln117_917 = xor i7 %xor_ln117_909, i7 %or_ln117_119" [src/enc.c:117]   --->   Operation 1873 'xor' 'xor_ln117_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1327)   --->   "%xor_ln117_918 = xor i1 %xor_ln117_908, i1 %tmp_89" [src/enc.c:117]   --->   Operation 1874 'xor' 'xor_ln117_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_37)   --->   "%xor_ln117_919 = xor i8 %xor_ln117_913, i8 %x_assign_27" [src/enc.c:117]   --->   Operation 1875 'xor' 'xor_ln117_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1327)   --->   "%xor_ln117_920 = xor i1 %xor_ln117_906, i1 %trunc_ln117_100" [src/enc.c:117]   --->   Operation 1876 'xor' 'xor_ln117_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1327)   --->   "%xor_ln117_921 = xor i1 %xor_ln117_918, i1 %tmp_91" [src/enc.c:117]   --->   Operation 1877 'xor' 'xor_ln117_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%xor_ln117_922 = xor i7 %xor_ln117_905, i7 %trunc_ln117_99" [src/enc.c:117]   --->   Operation 1878 'xor' 'xor_ln117_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1326)   --->   "%xor_ln117_923 = xor i7 %xor_ln117_917, i7 %or_ln117_138" [src/enc.c:117]   --->   Operation 1879 'xor' 'xor_ln117_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%xor_ln117_924 = xor i6 %xor_ln117_904, i6 %trunc_ln117_98" [src/enc.c:117]   --->   Operation 1880 'xor' 'xor_ln117_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1325)   --->   "%xor_ln117_925 = xor i6 %xor_ln117_916, i6 %or_ln117_137" [src/enc.c:117]   --->   Operation 1881 'xor' 'xor_ln117_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%xor_ln117_926 = xor i5 %xor_ln117_903, i5 %trunc_ln117_97" [src/enc.c:117]   --->   Operation 1882 'xor' 'xor_ln117_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1324)   --->   "%xor_ln117_927 = xor i5 %xor_ln117_915, i5 %or_ln117_136" [src/enc.c:117]   --->   Operation 1883 'xor' 'xor_ln117_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%xor_ln117_928 = xor i4 %xor_ln117_902, i4 %trunc_ln117_96" [src/enc.c:117]   --->   Operation 1884 'xor' 'xor_ln117_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1323)   --->   "%xor_ln117_929 = xor i4 %xor_ln117_914, i4 %or_ln117_135" [src/enc.c:117]   --->   Operation 1885 'xor' 'xor_ln117_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1886 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_37 = xor i8 %xor_ln117_919, i8 %xor_ln117_907" [src/enc.c:117]   --->   Operation 1886 'xor' 'xor_ln117_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%or_ln117_139 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_211, i1 %tmp_93" [src/enc.c:117]   --->   Operation 1887 'bitconcatenate' 'or_ln117_139' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%or_ln117_140 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_210, i1 %tmp_93" [src/enc.c:117]   --->   Operation 1888 'bitconcatenate' 'or_ln117_140' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_38)   --->   "%xor_ln117_930 = xor i8 %or_ln127_17, i8 %x_assign_26" [src/enc.c:117]   --->   Operation 1889 'xor' 'xor_ln117_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%trunc_ln117_101 = trunc i8 %z_18" [src/enc.c:117]   --->   Operation 1890 'trunc' 'trunc_ln117_101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%xor_ln117_931 = xor i6 %or_ln117_140, i6 %or_ln117_110" [src/enc.c:117]   --->   Operation 1891 'xor' 'xor_ln117_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%trunc_ln117_102 = trunc i8 %z_18" [src/enc.c:117]   --->   Operation 1892 'trunc' 'trunc_ln117_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%xor_ln117_932 = xor i7 %or_ln117_139, i7 %or_ln117_108" [src/enc.c:117]   --->   Operation 1893 'xor' 'xor_ln117_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1355)   --->   "%trunc_ln117_103 = trunc i8 %z_18" [src/enc.c:117]   --->   Operation 1894 'trunc' 'trunc_ln117_103' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1355)   --->   "%xor_ln117_933 = xor i1 %tmp_93, i1 %tmp_87" [src/enc.c:117]   --->   Operation 1895 'xor' 'xor_ln117_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_38)   --->   "%xor_ln117_934 = xor i8 %xor_ln117_930, i8 %z_18" [src/enc.c:117]   --->   Operation 1896 'xor' 'xor_ln117_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%or_ln117_141 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_215, i1 %tmp_95" [src/enc.c:117]   --->   Operation 1897 'bitconcatenate' 'or_ln117_141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%or_ln117_142 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_214, i1 %tmp_95" [src/enc.c:117]   --->   Operation 1898 'bitconcatenate' 'or_ln117_142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_38)   --->   "%xor_ln117_938 = xor i8 %xor_ln117_14, i8 %or_ln127_18" [src/enc.c:117]   --->   Operation 1899 'xor' 'xor_ln117_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%xor_ln117_939 = xor i6 %xor_ln117_937, i6 %or_ln117_142" [src/enc.c:117]   --->   Operation 1900 'xor' 'xor_ln117_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%xor_ln117_940 = xor i7 %xor_ln117_936, i7 %or_ln117_141" [src/enc.c:117]   --->   Operation 1901 'xor' 'xor_ln117_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1355)   --->   "%xor_ln117_941 = xor i1 %xor_ln117_935, i1 %tmp_95" [src/enc.c:117]   --->   Operation 1902 'xor' 'xor_ln117_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_38)   --->   "%xor_ln117_942 = xor i8 %xor_ln117_938, i8 %x_assign_24" [src/enc.c:117]   --->   Operation 1903 'xor' 'xor_ln117_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1355)   --->   "%xor_ln117_943 = xor i1 %xor_ln117_933, i1 %trunc_ln117_103" [src/enc.c:117]   --->   Operation 1904 'xor' 'xor_ln117_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1355)   --->   "%xor_ln117_944 = xor i1 %xor_ln117_941, i1 %tmp_81" [src/enc.c:117]   --->   Operation 1905 'xor' 'xor_ln117_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%xor_ln117_945 = xor i7 %xor_ln117_932, i7 %trunc_ln117_102" [src/enc.c:117]   --->   Operation 1906 'xor' 'xor_ln117_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1353)   --->   "%xor_ln117_946 = xor i7 %xor_ln117_940, i7 %or_ln117_130" [src/enc.c:117]   --->   Operation 1907 'xor' 'xor_ln117_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%xor_ln117_947 = xor i6 %xor_ln117_931, i6 %trunc_ln117_101" [src/enc.c:117]   --->   Operation 1908 'xor' 'xor_ln117_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1351)   --->   "%xor_ln117_948 = xor i6 %xor_ln117_939, i6 %or_ln117_129" [src/enc.c:117]   --->   Operation 1909 'xor' 'xor_ln117_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1910 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_38 = xor i8 %xor_ln117_942, i8 %xor_ln117_934" [src/enc.c:117]   --->   Operation 1910 'xor' 'xor_ln117_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%or_ln117_143 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_209, i1 %tmp_93" [src/enc.c:117]   --->   Operation 1911 'bitconcatenate' 'or_ln117_143' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%or_ln117_144 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_176, i1 %tmp_83" [src/enc.c:117]   --->   Operation 1912 'bitconcatenate' 'or_ln117_144' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_39)   --->   "%xor_ln117_949 = xor i8 %x_assign_25, i8 %or_ln127_17" [src/enc.c:117]   --->   Operation 1913 'xor' 'xor_ln117_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%trunc_ln117_104 = trunc i8 %z_19" [src/enc.c:117]   --->   Operation 1914 'trunc' 'trunc_ln117_104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%xor_ln117_950 = xor i3 %or_ln117_144, i3 %or_ln117_143" [src/enc.c:117]   --->   Operation 1915 'xor' 'xor_ln117_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_39)   --->   "%xor_ln117_951 = xor i8 %xor_ln117_949, i8 %z_19" [src/enc.c:117]   --->   Operation 1916 'xor' 'xor_ln117_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%or_ln117_145 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_213, i1 %tmp_95" [src/enc.c:117]   --->   Operation 1917 'bitconcatenate' 'or_ln117_145' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%or_ln117_146 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_203, i1 %tmp_91" [src/enc.c:117]   --->   Operation 1918 'bitconcatenate' 'or_ln117_146' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_39)   --->   "%xor_ln117_952 = xor i8 %x_assign_27, i8 %or_ln127_18" [src/enc.c:117]   --->   Operation 1919 'xor' 'xor_ln117_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%xor_ln117_954 = xor i3 %or_ln117_146, i3 %or_ln117_145" [src/enc.c:117]   --->   Operation 1920 'xor' 'xor_ln117_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_39)   --->   "%xor_ln117_955 = xor i8 %xor_ln117_952, i8 %xor_ln117_15" [src/enc.c:117]   --->   Operation 1921 'xor' 'xor_ln117_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%xor_ln117_956 = xor i3 %xor_ln117_950, i3 %trunc_ln117_104" [src/enc.c:117]   --->   Operation 1922 'xor' 'xor_ln117_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1368)   --->   "%xor_ln117_957 = xor i3 %xor_ln117_954, i3 %xor_ln117_953" [src/enc.c:117]   --->   Operation 1923 'xor' 'xor_ln117_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1924 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_39 = xor i8 %xor_ln117_955, i8 %xor_ln117_951" [src/enc.c:117]   --->   Operation 1924 'xor' 'xor_ln117_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%trunc_ln127_311 = trunc i8 %select_ln124_77" [src/enc.c:127]   --->   Operation 1925 'trunc' 'trunc_ln127_311' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1926 [1/1] (0.00ns)   --->   "%or_ln127_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_309, i1 %tmp_155" [src/enc.c:127]   --->   Operation 1926 'bitconcatenate' 'or_ln127_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%trunc_ln127_315 = trunc i8 %select_ln124_79" [src/enc.c:127]   --->   Operation 1927 'trunc' 'trunc_ln127_315' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1928 [1/1] (0.00ns)   --->   "%or_ln127_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_313, i1 %tmp_159" [src/enc.c:127]   --->   Operation 1928 'bitconcatenate' 'or_ln127_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1929 [1/1] (0.00ns)   --->   "%or_ln117_209 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_310, i1 %tmp_155" [src/enc.c:117]   --->   Operation 1929 'bitconcatenate' 'or_ln117_209' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%or_ln117_210 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_311, i1 %tmp_155" [src/enc.c:117]   --->   Operation 1930 'bitconcatenate' 'or_ln117_210' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_61)   --->   "%xor_ln117_1124 = xor i8 %x_assign_43, i8 %or_ln127_29" [src/enc.c:117]   --->   Operation 1931 'xor' 'xor_ln117_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%trunc_ln117_131 = trunc i8 %z_29" [src/enc.c:117]   --->   Operation 1932 'trunc' 'trunc_ln117_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%xor_ln117_1125 = xor i6 %or_ln117_200, i6 %or_ln117_210" [src/enc.c:117]   --->   Operation 1933 'xor' 'xor_ln117_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1397)   --->   "%trunc_ln117_132 = trunc i8 %z_29" [src/enc.c:117]   --->   Operation 1934 'trunc' 'trunc_ln117_132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1397)   --->   "%xor_ln117_1126 = xor i7 %or_ln117_198, i7 %or_ln117_209" [src/enc.c:117]   --->   Operation 1935 'xor' 'xor_ln117_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_61)   --->   "%xor_ln117_1127 = xor i8 %xor_ln117_1124, i8 %z_29" [src/enc.c:117]   --->   Operation 1936 'xor' 'xor_ln117_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1937 [1/1] (0.00ns)   --->   "%or_ln117_211 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_314, i1 %tmp_159" [src/enc.c:117]   --->   Operation 1937 'bitconcatenate' 'or_ln117_211' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%or_ln117_212 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_315, i1 %tmp_159" [src/enc.c:117]   --->   Operation 1938 'bitconcatenate' 'or_ln117_212' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_61)   --->   "%xor_ln117_1130 = xor i8 %xor_ln117_21, i8 %or_ln127_30" [src/enc.c:117]   --->   Operation 1939 'xor' 'xor_ln117_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%xor_ln117_1131 = xor i6 %xor_ln117_1129, i6 %or_ln117_212" [src/enc.c:117]   --->   Operation 1940 'xor' 'xor_ln117_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1397)   --->   "%xor_ln117_1132 = xor i7 %xor_ln117_1128, i7 %or_ln117_211" [src/enc.c:117]   --->   Operation 1941 'xor' 'xor_ln117_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_61)   --->   "%xor_ln117_1133 = xor i8 %xor_ln117_1130, i8 %x_assign_42" [src/enc.c:117]   --->   Operation 1942 'xor' 'xor_ln117_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1397)   --->   "%xor_ln117_1134 = xor i7 %xor_ln117_1126, i7 %trunc_ln117_132" [src/enc.c:117]   --->   Operation 1943 'xor' 'xor_ln117_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1397)   --->   "%xor_ln117_1135 = xor i7 %xor_ln117_1132, i7 %or_ln117_208" [src/enc.c:117]   --->   Operation 1944 'xor' 'xor_ln117_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%xor_ln117_1136 = xor i6 %xor_ln117_1125, i6 %trunc_ln117_131" [src/enc.c:117]   --->   Operation 1945 'xor' 'xor_ln117_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1396)   --->   "%xor_ln117_1137 = xor i6 %xor_ln117_1131, i6 %or_ln117_207" [src/enc.c:117]   --->   Operation 1946 'xor' 'xor_ln117_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1947 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_61 = xor i8 %xor_ln117_1133, i8 %xor_ln117_1127" [src/enc.c:117]   --->   Operation 1947 'xor' 'xor_ln117_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_63)   --->   "%xor_ln117_1147 = xor i8 %x_assign_40, i8 %or_ln127_29" [src/enc.c:117]   --->   Operation 1948 'xor' 'xor_ln117_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1419)   --->   "%trunc_ln117_134 = trunc i8 %z_31" [src/enc.c:117]   --->   Operation 1949 'trunc' 'trunc_ln117_134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1419)   --->   "%xor_ln117_1148 = xor i7 %or_ln117_213, i7 %or_ln117_209" [src/enc.c:117]   --->   Operation 1950 'xor' 'xor_ln117_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_63)   --->   "%xor_ln117_1149 = xor i8 %xor_ln117_1147, i8 %z_31" [src/enc.c:117]   --->   Operation 1951 'xor' 'xor_ln117_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_63)   --->   "%xor_ln117_1150 = xor i8 %x_assign_45, i8 %or_ln127_30" [src/enc.c:117]   --->   Operation 1952 'xor' 'xor_ln117_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1419)   --->   "%xor_ln117_1152 = xor i7 %or_ln117_214, i7 %or_ln117_211" [src/enc.c:117]   --->   Operation 1953 'xor' 'xor_ln117_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_63)   --->   "%xor_ln117_1153 = xor i8 %xor_ln117_1150, i8 %xor_ln117_23" [src/enc.c:117]   --->   Operation 1954 'xor' 'xor_ln117_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1419)   --->   "%xor_ln117_1154 = xor i7 %xor_ln117_1148, i7 %trunc_ln117_134" [src/enc.c:117]   --->   Operation 1955 'xor' 'xor_ln117_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1419)   --->   "%xor_ln117_1155 = xor i7 %xor_ln117_1152, i7 %xor_ln117_1151" [src/enc.c:117]   --->   Operation 1956 'xor' 'xor_ln117_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1957 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_63 = xor i8 %xor_ln117_1153, i8 %xor_ln117_1149" [src/enc.c:117]   --->   Operation 1957 'xor' 'xor_ln117_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1958 [1/1] (0.99ns)   --->   "%xor_ln117_72 = xor i8 %xor_ln117_60, i8 62" [src/enc.c:117]   --->   Operation 1958 'xor' 'xor_ln117_72' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1959 [1/1] (0.99ns)   --->   "%xor_ln117_74 = xor i8 %xor_ln117_62, i8 54" [src/enc.c:117]   --->   Operation 1959 'xor' 'xor_ln117_74' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln166_4 = zext i8 %xor_ln117_72" [src/enc.c:166->src/enc.c:188]   --->   Operation 1960 'zext' 'zext_ln166_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1961 [1/1] (0.00ns)   --->   "%clefia_s1_addr_18 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_4" [src/enc.c:166->src/enc.c:188]   --->   Operation 1961 'getelementptr' 'clefia_s1_addr_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1962 [2/2] (3.25ns)   --->   "%z_36 = load i8 %clefia_s1_addr_18" [src/enc.c:166->src/enc.c:188]   --->   Operation 1962 'load' 'z_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i8 %xor_ln117_74" [src/enc.c:168->src/enc.c:188]   --->   Operation 1963 'zext' 'zext_ln168_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1964 [1/1] (0.00ns)   --->   "%clefia_s1_addr_19 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_4" [src/enc.c:168->src/enc.c:188]   --->   Operation 1964 'getelementptr' 'clefia_s1_addr_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1965 [2/2] (3.25ns)   --->   "%z_38 = load i8 %clefia_s1_addr_19" [src/enc.c:168->src/enc.c:188]   --->   Operation 1965 'load' 'z_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1966 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1290 = xor i2 %xor_ln117_900, i2 %xor_ln117_899" [src/enc.c:117]   --->   Operation 1966 'xor' 'xor_ln117_1290' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1967 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1291 = xor i3 %xor_ln117_898, i3 %xor_ln117_897" [src/enc.c:117]   --->   Operation 1967 'xor' 'xor_ln117_1291' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1968 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1292 = xor i4 %xor_ln117_896, i4 %xor_ln117_895" [src/enc.c:117]   --->   Operation 1968 'xor' 'xor_ln117_1292' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1969 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1293 = xor i5 %xor_ln117_894, i5 %xor_ln117_893" [src/enc.c:117]   --->   Operation 1969 'xor' 'xor_ln117_1293' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1970 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1294 = xor i6 %xor_ln117_892, i6 %xor_ln117_891" [src/enc.c:117]   --->   Operation 1970 'xor' 'xor_ln117_1294' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1971 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1295 = xor i7 %xor_ln117_890, i7 %xor_ln117_889" [src/enc.c:117]   --->   Operation 1971 'xor' 'xor_ln117_1295' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1972 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1323 = xor i4 %xor_ln117_929, i4 %xor_ln117_928" [src/enc.c:117]   --->   Operation 1972 'xor' 'xor_ln117_1323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1973 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1324 = xor i5 %xor_ln117_927, i5 %xor_ln117_926" [src/enc.c:117]   --->   Operation 1973 'xor' 'xor_ln117_1324' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1974 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1325 = xor i6 %xor_ln117_925, i6 %xor_ln117_924" [src/enc.c:117]   --->   Operation 1974 'xor' 'xor_ln117_1325' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1975 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1326 = xor i7 %xor_ln117_923, i7 %xor_ln117_922" [src/enc.c:117]   --->   Operation 1975 'xor' 'xor_ln117_1326' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1976 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1327 = xor i1 %xor_ln117_921, i1 %xor_ln117_920" [src/enc.c:117]   --->   Operation 1976 'xor' 'xor_ln117_1327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1977 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1351 = xor i6 %xor_ln117_948, i6 %xor_ln117_947" [src/enc.c:117]   --->   Operation 1977 'xor' 'xor_ln117_1351' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1978 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1353 = xor i7 %xor_ln117_946, i7 %xor_ln117_945" [src/enc.c:117]   --->   Operation 1978 'xor' 'xor_ln117_1353' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1979 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1355 = xor i1 %xor_ln117_944, i1 %xor_ln117_943" [src/enc.c:117]   --->   Operation 1979 'xor' 'xor_ln117_1355' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1980 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1368 = xor i3 %xor_ln117_957, i3 %xor_ln117_956" [src/enc.c:117]   --->   Operation 1980 'xor' 'xor_ln117_1368' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1981 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1396 = xor i6 %xor_ln117_1137, i6 %xor_ln117_1136" [src/enc.c:117]   --->   Operation 1981 'xor' 'xor_ln117_1396' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1982 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1397 = xor i7 %xor_ln117_1135, i7 %xor_ln117_1134" [src/enc.c:117]   --->   Operation 1982 'xor' 'xor_ln117_1397' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1983 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1419 = xor i7 %xor_ln117_1155, i7 %xor_ln117_1154" [src/enc.c:117]   --->   Operation 1983 'xor' 'xor_ln117_1419' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.99>
ST_24 : Operation 1984 [1/1] (0.99ns)   --->   "%xor_ln117_73 = xor i8 %xor_ln117_61, i8 246" [src/enc.c:117]   --->   Operation 1984 'xor' 'xor_ln117_73' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1985 [1/1] (0.99ns)   --->   "%xor_ln117_75 = xor i8 %xor_ln117_63, i8 229" [src/enc.c:117]   --->   Operation 1985 'xor' 'xor_ln117_75' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1986 [1/2] (3.25ns)   --->   "%z_36 = load i8 %clefia_s1_addr_18" [src/enc.c:166->src/enc.c:188]   --->   Operation 1986 'load' 'z_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln167_4 = zext i8 %xor_ln117_73" [src/enc.c:167->src/enc.c:188]   --->   Operation 1987 'zext' 'zext_ln167_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1988 [1/1] (0.00ns)   --->   "%clefia_s0_addr_18 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_4" [src/enc.c:167->src/enc.c:188]   --->   Operation 1988 'getelementptr' 'clefia_s0_addr_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1989 [2/2] (3.25ns)   --->   "%z_37 = load i8 %clefia_s0_addr_18" [src/enc.c:167->src/enc.c:188]   --->   Operation 1989 'load' 'z_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1990 [1/2] (3.25ns)   --->   "%z_38 = load i8 %clefia_s1_addr_19" [src/enc.c:168->src/enc.c:188]   --->   Operation 1990 'load' 'z_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln169_4 = zext i8 %xor_ln117_75" [src/enc.c:169->src/enc.c:188]   --->   Operation 1991 'zext' 'zext_ln169_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1992 [1/1] (0.00ns)   --->   "%clefia_s0_addr_19 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_4" [src/enc.c:169->src/enc.c:188]   --->   Operation 1992 'getelementptr' 'clefia_s0_addr_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1993 [2/2] (3.25ns)   --->   "%z_39 = load i8 %clefia_s0_addr_19" [src/enc.c:169->src/enc.c:188]   --->   Operation 1993 'load' 'z_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_91)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_38, i32 7" [src/enc.c:124]   --->   Operation 1994 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_91)   --->   "%xor_ln125_91 = xor i8 %z_38, i8 14" [src/enc.c:125]   --->   Operation 1995 'xor' 'xor_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1996 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_91 = select i1 %tmp_182, i8 %xor_ln125_91, i8 %z_38" [src/enc.c:124]   --->   Operation 1996 'select' 'select_ln124_91' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1997 [1/1] (0.00ns)   --->   "%trunc_ln127_382 = trunc i8 %select_ln124_91" [src/enc.c:127]   --->   Operation 1997 'trunc' 'trunc_ln127_382' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_91, i32 7" [src/enc.c:127]   --->   Operation 1998 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln127_383 = trunc i8 %select_ln124_91" [src/enc.c:127]   --->   Operation 1999 'trunc' 'trunc_ln127_383' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2000 [1/1] (0.00ns)   --->   "%trunc_ln127_384 = trunc i8 %select_ln124_91" [src/enc.c:127]   --->   Operation 2000 'trunc' 'trunc_ln127_384' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2001 [1/1] (0.00ns)   --->   "%trunc_ln127_385 = trunc i8 %select_ln124_91" [src/enc.c:127]   --->   Operation 2001 'trunc' 'trunc_ln127_385' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2002 [1/1] (0.00ns)   --->   "%trunc_ln127_386 = trunc i8 %select_ln124_91" [src/enc.c:127]   --->   Operation 2002 'trunc' 'trunc_ln127_386' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2003 [1/1] (0.00ns)   --->   "%x_assign_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_382, i1 %tmp_183" [src/enc.c:127]   --->   Operation 2003 'bitconcatenate' 'x_assign_54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_95)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_36, i32 7" [src/enc.c:124]   --->   Operation 2004 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_95)   --->   "%xor_ln125_95 = xor i8 %z_36, i8 14" [src/enc.c:125]   --->   Operation 2005 'xor' 'xor_ln125_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2006 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_95 = select i1 %tmp_190, i8 %xor_ln125_95, i8 %z_36" [src/enc.c:124]   --->   Operation 2006 'select' 'select_ln124_95' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2007 [1/1] (0.00ns)   --->   "%trunc_ln127_404 = trunc i8 %select_ln124_95" [src/enc.c:127]   --->   Operation 2007 'trunc' 'trunc_ln127_404' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_95, i32 7" [src/enc.c:127]   --->   Operation 2008 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2009 [1/1] (0.00ns)   --->   "%x_assign_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_404, i1 %tmp_191" [src/enc.c:127]   --->   Operation 2009 'bitconcatenate' 'x_assign_57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_96)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_95, i32 6" [src/enc.c:124]   --->   Operation 2010 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_96)   --->   "%xor_ln125_96 = xor i8 %x_assign_57, i8 14" [src/enc.c:125]   --->   Operation 2011 'xor' 'xor_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2012 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_96 = select i1 %tmp_192, i8 %xor_ln125_96, i8 %x_assign_57" [src/enc.c:124]   --->   Operation 2012 'select' 'select_ln124_96' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln127_408 = trunc i8 %select_ln124_96" [src/enc.c:127]   --->   Operation 2013 'trunc' 'trunc_ln127_408' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_96, i32 7" [src/enc.c:127]   --->   Operation 2014 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2015 [1/1] (0.00ns)   --->   "%x_assign_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_408, i1 %tmp_193" [src/enc.c:127]   --->   Operation 2015 'bitconcatenate' 'x_assign_58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_97)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_96, i32 6" [src/enc.c:124]   --->   Operation 2016 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_97)   --->   "%xor_ln125_97 = xor i8 %x_assign_58, i8 14" [src/enc.c:125]   --->   Operation 2017 'xor' 'xor_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2018 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_97 = select i1 %tmp_194, i8 %xor_ln125_97, i8 %x_assign_58" [src/enc.c:124]   --->   Operation 2018 'select' 'select_ln124_97' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2019 [1/1] (0.00ns)   --->   "%trunc_ln127_409 = trunc i8 %select_ln124_97" [src/enc.c:127]   --->   Operation 2019 'trunc' 'trunc_ln127_409' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_97, i32 7" [src/enc.c:127]   --->   Operation 2020 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_98)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_91, i32 6" [src/enc.c:124]   --->   Operation 2021 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_98)   --->   "%xor_ln125_98 = xor i8 %x_assign_54, i8 14" [src/enc.c:125]   --->   Operation 2022 'xor' 'xor_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2023 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_98 = select i1 %tmp_196, i8 %xor_ln125_98, i8 %x_assign_54" [src/enc.c:124]   --->   Operation 2023 'select' 'select_ln124_98' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln127_415 = trunc i8 %select_ln124_98" [src/enc.c:127]   --->   Operation 2024 'trunc' 'trunc_ln127_415' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_98, i32 7" [src/enc.c:127]   --->   Operation 2025 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2026 [1/1] (0.00ns)   --->   "%x_assign_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_415, i1 %tmp_197" [src/enc.c:127]   --->   Operation 2026 'bitconcatenate' 'x_assign_59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_99)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_98, i32 6" [src/enc.c:124]   --->   Operation 2027 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_99)   --->   "%xor_ln125_99 = xor i8 %x_assign_59, i8 14" [src/enc.c:125]   --->   Operation 2028 'xor' 'xor_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2029 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_99 = select i1 %tmp_198, i8 %xor_ln125_99, i8 %x_assign_59" [src/enc.c:124]   --->   Operation 2029 'select' 'select_ln124_99' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln127_416 = trunc i8 %select_ln124_99" [src/enc.c:127]   --->   Operation 2030 'trunc' 'trunc_ln127_416' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2031 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_99, i32 7" [src/enc.c:127]   --->   Operation 2031 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.99>
ST_25 : Operation 2032 [1/1] (0.99ns)   --->   "%xor_ln117_48 = xor i8 %xor_ln117_36, i8 213" [src/enc.c:117]   --->   Operation 2032 'xor' 'xor_ln117_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2033 [1/1] (0.99ns)   --->   "%xor_ln117_49 = xor i8 %xor_ln117_37, i8 188" [src/enc.c:117]   --->   Operation 2033 'xor' 'xor_ln117_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2034 [1/1] (0.99ns)   --->   "%xor_ln117_50 = xor i8 %xor_ln117_38, i8 59" [src/enc.c:117]   --->   Operation 2034 'xor' 'xor_ln117_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2035 [1/1] (0.99ns)   --->   "%xor_ln117_51 = xor i8 %xor_ln117_39, i8 69" [src/enc.c:117]   --->   Operation 2035 'xor' 'xor_ln117_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i8 %xor_ln117_48" [src/enc.c:143->src/enc.c:187]   --->   Operation 2036 'zext' 'zext_ln143_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2037 [1/1] (0.00ns)   --->   "%clefia_s0_addr_12 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_3" [src/enc.c:143->src/enc.c:187]   --->   Operation 2037 'getelementptr' 'clefia_s0_addr_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2038 [2/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s0_addr_12" [src/enc.c:143->src/enc.c:187]   --->   Operation 2038 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln144_3 = zext i8 %xor_ln117_49" [src/enc.c:144->src/enc.c:187]   --->   Operation 2039 'zext' 'zext_ln144_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2040 [1/1] (0.00ns)   --->   "%clefia_s1_addr_12 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_3" [src/enc.c:144->src/enc.c:187]   --->   Operation 2040 'getelementptr' 'clefia_s1_addr_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2041 [2/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s1_addr_12" [src/enc.c:144->src/enc.c:187]   --->   Operation 2041 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln145_3 = zext i8 %xor_ln117_50" [src/enc.c:145->src/enc.c:187]   --->   Operation 2042 'zext' 'zext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2043 [1/1] (0.00ns)   --->   "%clefia_s0_addr_13 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_3" [src/enc.c:145->src/enc.c:187]   --->   Operation 2043 'getelementptr' 'clefia_s0_addr_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2044 [2/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s0_addr_13" [src/enc.c:145->src/enc.c:187]   --->   Operation 2044 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln146_3 = zext i8 %xor_ln117_51" [src/enc.c:146->src/enc.c:187]   --->   Operation 2045 'zext' 'zext_ln146_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2046 [1/1] (0.00ns)   --->   "%clefia_s1_addr_13 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_3" [src/enc.c:146->src/enc.c:187]   --->   Operation 2046 'getelementptr' 'clefia_s1_addr_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2047 [2/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_13" [src/enc.c:146->src/enc.c:187]   --->   Operation 2047 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 2048 [1/2] (3.25ns)   --->   "%z_37 = load i8 %clefia_s0_addr_18" [src/enc.c:167->src/enc.c:188]   --->   Operation 2048 'load' 'z_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 2049 [1/2] (3.25ns)   --->   "%z_39 = load i8 %clefia_s0_addr_19" [src/enc.c:169->src/enc.c:188]   --->   Operation 2049 'load' 'z_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_88)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_37, i32 7" [src/enc.c:124]   --->   Operation 2050 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_88)   --->   "%xor_ln125_88 = xor i8 %z_37, i8 14" [src/enc.c:125]   --->   Operation 2051 'xor' 'xor_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2052 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_88 = select i1 %tmp_176, i8 %xor_ln125_88, i8 %z_37" [src/enc.c:124]   --->   Operation 2052 'select' 'select_ln124_88' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2053 [1/1] (0.00ns)   --->   "%trunc_ln127_370 = trunc i8 %select_ln124_88" [src/enc.c:127]   --->   Operation 2053 'trunc' 'trunc_ln127_370' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_88, i32 7" [src/enc.c:127]   --->   Operation 2054 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%trunc_ln127_371 = trunc i8 %select_ln124_88" [src/enc.c:127]   --->   Operation 2055 'trunc' 'trunc_ln127_371' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2056 [1/1] (0.00ns)   --->   "%x_assign_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_370, i1 %tmp_177" [src/enc.c:127]   --->   Operation 2056 'bitconcatenate' 'x_assign_52' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_89)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_88, i32 6" [src/enc.c:124]   --->   Operation 2057 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_89)   --->   "%xor_ln125_89 = xor i8 %x_assign_52, i8 14" [src/enc.c:125]   --->   Operation 2058 'xor' 'xor_ln125_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2059 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_89 = select i1 %tmp_178, i8 %xor_ln125_89, i8 %x_assign_52" [src/enc.c:124]   --->   Operation 2059 'select' 'select_ln124_89' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln127_374 = trunc i8 %select_ln124_89" [src/enc.c:127]   --->   Operation 2060 'trunc' 'trunc_ln127_374' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_89, i32 7" [src/enc.c:127]   --->   Operation 2061 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2062 [1/1] (0.00ns)   --->   "%x_assign_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_374, i1 %tmp_179" [src/enc.c:127]   --->   Operation 2062 'bitconcatenate' 'x_assign_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_90)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_89, i32 6" [src/enc.c:124]   --->   Operation 2063 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_90)   --->   "%xor_ln125_90 = xor i8 %x_assign_53, i8 14" [src/enc.c:125]   --->   Operation 2064 'xor' 'xor_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2065 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_90 = select i1 %tmp_180, i8 %xor_ln125_90, i8 %x_assign_53" [src/enc.c:124]   --->   Operation 2065 'select' 'select_ln124_90' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln127_375 = trunc i8 %select_ln124_90" [src/enc.c:127]   --->   Operation 2066 'trunc' 'trunc_ln127_375' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_90, i32 7" [src/enc.c:127]   --->   Operation 2067 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2068 [1/1] (0.00ns)   --->   "%trunc_ln127_376 = trunc i8 %select_ln124_90" [src/enc.c:127]   --->   Operation 2068 'trunc' 'trunc_ln127_376' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2069 [1/1] (0.00ns)   --->   "%trunc_ln127_377 = trunc i8 %select_ln124_90" [src/enc.c:127]   --->   Operation 2069 'trunc' 'trunc_ln127_377' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_92)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_39, i32 7" [src/enc.c:124]   --->   Operation 2070 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_92)   --->   "%xor_ln125_92 = xor i8 %z_39, i8 14" [src/enc.c:125]   --->   Operation 2071 'xor' 'xor_ln125_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2072 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_92 = select i1 %tmp_184, i8 %xor_ln125_92, i8 %z_39" [src/enc.c:124]   --->   Operation 2072 'select' 'select_ln124_92' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln127_389 = trunc i8 %select_ln124_92" [src/enc.c:127]   --->   Operation 2073 'trunc' 'trunc_ln127_389' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_92, i32 7" [src/enc.c:127]   --->   Operation 2074 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln127_390 = trunc i8 %select_ln124_92" [src/enc.c:127]   --->   Operation 2075 'trunc' 'trunc_ln127_390' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2076 [1/1] (0.00ns)   --->   "%trunc_ln127_391 = trunc i8 %select_ln124_92" [src/enc.c:127]   --->   Operation 2076 'trunc' 'trunc_ln127_391' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln127_392 = trunc i8 %select_ln124_92" [src/enc.c:127]   --->   Operation 2077 'trunc' 'trunc_ln127_392' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln127_393 = trunc i8 %select_ln124_92" [src/enc.c:127]   --->   Operation 2078 'trunc' 'trunc_ln127_393' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2079 [1/1] (0.00ns)   --->   "%x_assign_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_389, i1 %tmp_185" [src/enc.c:127]   --->   Operation 2079 'bitconcatenate' 'x_assign_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_93)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_92, i32 6" [src/enc.c:124]   --->   Operation 2080 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_93)   --->   "%xor_ln125_93 = xor i8 %x_assign_55, i8 14" [src/enc.c:125]   --->   Operation 2081 'xor' 'xor_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2082 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_93 = select i1 %tmp_186, i8 %xor_ln125_93, i8 %x_assign_55" [src/enc.c:124]   --->   Operation 2082 'select' 'select_ln124_93' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln127_396 = trunc i8 %select_ln124_93" [src/enc.c:127]   --->   Operation 2083 'trunc' 'trunc_ln127_396' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_93, i32 7" [src/enc.c:127]   --->   Operation 2084 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2085 [1/1] (0.00ns)   --->   "%x_assign_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_396, i1 %tmp_187" [src/enc.c:127]   --->   Operation 2085 'bitconcatenate' 'x_assign_56' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_94)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_93, i32 6" [src/enc.c:124]   --->   Operation 2086 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_94)   --->   "%xor_ln125_94 = xor i8 %x_assign_56, i8 14" [src/enc.c:125]   --->   Operation 2087 'xor' 'xor_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2088 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_94 = select i1 %tmp_188, i8 %xor_ln125_94, i8 %x_assign_56" [src/enc.c:124]   --->   Operation 2088 'select' 'select_ln124_94' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2089 [1/1] (0.00ns)   --->   "%trunc_ln127_397 = trunc i8 %select_ln124_94" [src/enc.c:127]   --->   Operation 2089 'trunc' 'trunc_ln127_397' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_94, i32 7" [src/enc.c:127]   --->   Operation 2090 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2091 [1/1] (0.00ns)   --->   "%trunc_ln127_398 = trunc i8 %select_ln124_94" [src/enc.c:127]   --->   Operation 2091 'trunc' 'trunc_ln127_398' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln127_399 = trunc i8 %select_ln124_94" [src/enc.c:127]   --->   Operation 2092 'trunc' 'trunc_ln127_399' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%trunc_ln127_405 = trunc i8 %select_ln124_95" [src/enc.c:127]   --->   Operation 2093 'trunc' 'trunc_ln127_405' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%trunc_ln127_410 = trunc i8 %select_ln124_97" [src/enc.c:127]   --->   Operation 2094 'trunc' 'trunc_ln127_410' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%trunc_ln127_411 = trunc i8 %select_ln124_97" [src/enc.c:127]   --->   Operation 2095 'trunc' 'trunc_ln127_411' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%trunc_ln127_412 = trunc i8 %select_ln124_97" [src/enc.c:127]   --->   Operation 2096 'trunc' 'trunc_ln127_412' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%trunc_ln127_413 = trunc i8 %select_ln124_97" [src/enc.c:127]   --->   Operation 2097 'trunc' 'trunc_ln127_413' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%trunc_ln127_414 = trunc i8 %select_ln124_97" [src/enc.c:127]   --->   Operation 2098 'trunc' 'trunc_ln127_414' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2099 [1/1] (0.00ns)   --->   "%or_ln127_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_409, i1 %tmp_195" [src/enc.c:127]   --->   Operation 2099 'bitconcatenate' 'or_ln127_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%trunc_ln127_417 = trunc i8 %select_ln124_99" [src/enc.c:127]   --->   Operation 2100 'trunc' 'trunc_ln127_417' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%trunc_ln127_418 = trunc i8 %select_ln124_99" [src/enc.c:127]   --->   Operation 2101 'trunc' 'trunc_ln127_418' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%trunc_ln127_419 = trunc i8 %select_ln124_99" [src/enc.c:127]   --->   Operation 2102 'trunc' 'trunc_ln127_419' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%trunc_ln127_420 = trunc i8 %select_ln124_99" [src/enc.c:127]   --->   Operation 2103 'trunc' 'trunc_ln127_420' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%trunc_ln127_421 = trunc i8 %select_ln124_99" [src/enc.c:127]   --->   Operation 2104 'trunc' 'trunc_ln127_421' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2105 [1/1] (0.00ns)   --->   "%or_ln127_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_416, i1 %tmp_199" [src/enc.c:127]   --->   Operation 2105 'bitconcatenate' 'or_ln127_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2106 [1/1] (0.00ns)   --->   "%or_ln117_266 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_393, i1 %tmp_185" [src/enc.c:117]   --->   Operation 2106 'bitconcatenate' 'or_ln117_266' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2107 [1/1] (0.00ns)   --->   "%or_ln117_268 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_392, i1 %tmp_185" [src/enc.c:117]   --->   Operation 2107 'bitconcatenate' 'or_ln117_268' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2108 [1/1] (0.00ns)   --->   "%or_ln117_270 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_391, i1 %tmp_185" [src/enc.c:117]   --->   Operation 2108 'bitconcatenate' 'or_ln117_270' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2109 [1/1] (0.00ns)   --->   "%or_ln117_272 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_390, i1 %tmp_185" [src/enc.c:117]   --->   Operation 2109 'bitconcatenate' 'or_ln117_272' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2110 [1/1] (0.00ns)   --->   "%or_ln117_279 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_386, i1 %tmp_183" [src/enc.c:117]   --->   Operation 2110 'bitconcatenate' 'or_ln117_279' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2111 [1/1] (0.00ns)   --->   "%or_ln117_280 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_385, i1 %tmp_183" [src/enc.c:117]   --->   Operation 2111 'bitconcatenate' 'or_ln117_280' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2112 [1/1] (0.00ns)   --->   "%or_ln117_281 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_384, i1 %tmp_183" [src/enc.c:117]   --->   Operation 2112 'bitconcatenate' 'or_ln117_281' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2113 [1/1] (0.00ns)   --->   "%or_ln117_282 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_383, i1 %tmp_183" [src/enc.c:117]   --->   Operation 2113 'bitconcatenate' 'or_ln117_282' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%or_ln117_285 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_414, i1 %tmp_195" [src/enc.c:117]   --->   Operation 2114 'bitconcatenate' 'or_ln117_285' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%or_ln117_286 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_413, i1 %tmp_195" [src/enc.c:117]   --->   Operation 2115 'bitconcatenate' 'or_ln117_286' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%or_ln117_287 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_412, i1 %tmp_195" [src/enc.c:117]   --->   Operation 2116 'bitconcatenate' 'or_ln117_287' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%or_ln117_288 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_411, i1 %tmp_195" [src/enc.c:117]   --->   Operation 2117 'bitconcatenate' 'or_ln117_288' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_77)   --->   "%xor_ln117_1316 = xor i8 %x_assign_55, i8 %or_ln127_37" [src/enc.c:117]   --->   Operation 2118 'xor' 'xor_ln117_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1486)   --->   "%trunc_ln117_163 = trunc i8 %z_37" [src/enc.c:117]   --->   Operation 2119 'trunc' 'trunc_ln117_163' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1486)   --->   "%xor_ln117_1317 = xor i1 %tmp_185, i1 %tmp_195" [src/enc.c:117]   --->   Operation 2120 'xor' 'xor_ln117_1317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%trunc_ln117_164 = trunc i8 %z_37" [src/enc.c:117]   --->   Operation 2121 'trunc' 'trunc_ln117_164' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%xor_ln117_1318 = xor i7 %or_ln117_272, i7 %or_ln117_288" [src/enc.c:117]   --->   Operation 2122 'xor' 'xor_ln117_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%trunc_ln117_165 = trunc i8 %z_37" [src/enc.c:117]   --->   Operation 2123 'trunc' 'trunc_ln117_165' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%xor_ln117_1319 = xor i6 %or_ln117_270, i6 %or_ln117_287" [src/enc.c:117]   --->   Operation 2124 'xor' 'xor_ln117_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%trunc_ln117_166 = trunc i8 %z_37" [src/enc.c:117]   --->   Operation 2125 'trunc' 'trunc_ln117_166' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%xor_ln117_1320 = xor i5 %or_ln117_268, i5 %or_ln117_286" [src/enc.c:117]   --->   Operation 2126 'xor' 'xor_ln117_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%trunc_ln117_167 = trunc i8 %z_37" [src/enc.c:117]   --->   Operation 2127 'trunc' 'trunc_ln117_167' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%xor_ln117_1321 = xor i4 %or_ln117_266, i4 %or_ln117_285" [src/enc.c:117]   --->   Operation 2128 'xor' 'xor_ln117_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_77)   --->   "%xor_ln117_1322 = xor i8 %xor_ln117_1316, i8 %z_37" [src/enc.c:117]   --->   Operation 2129 'xor' 'xor_ln117_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%or_ln117_289 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_421, i1 %tmp_199" [src/enc.c:117]   --->   Operation 2130 'bitconcatenate' 'or_ln117_289' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%or_ln117_290 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_420, i1 %tmp_199" [src/enc.c:117]   --->   Operation 2131 'bitconcatenate' 'or_ln117_290' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%or_ln117_291 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_419, i1 %tmp_199" [src/enc.c:117]   --->   Operation 2132 'bitconcatenate' 'or_ln117_291' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%or_ln117_292 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_418, i1 %tmp_199" [src/enc.c:117]   --->   Operation 2133 'bitconcatenate' 'or_ln117_292' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_77)   --->   "%xor_ln117_1328 = xor i8 %xor_ln117_37, i8 %or_ln127_38" [src/enc.c:117]   --->   Operation 2134 'xor' 'xor_ln117_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1486)   --->   "%xor_ln117_1329 = xor i1 %xor_ln117_1327, i1 %tmp_199" [src/enc.c:117]   --->   Operation 2135 'xor' 'xor_ln117_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%xor_ln117_1330 = xor i7 %xor_ln117_1326, i7 %or_ln117_292" [src/enc.c:117]   --->   Operation 2136 'xor' 'xor_ln117_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%xor_ln117_1331 = xor i6 %xor_ln117_1325, i6 %or_ln117_291" [src/enc.c:117]   --->   Operation 2137 'xor' 'xor_ln117_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%xor_ln117_1332 = xor i5 %xor_ln117_1324, i5 %or_ln117_290" [src/enc.c:117]   --->   Operation 2138 'xor' 'xor_ln117_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%xor_ln117_1333 = xor i4 %xor_ln117_1323, i4 %or_ln117_289" [src/enc.c:117]   --->   Operation 2139 'xor' 'xor_ln117_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_77)   --->   "%xor_ln117_1334 = xor i8 %xor_ln117_1328, i8 %x_assign_54" [src/enc.c:117]   --->   Operation 2140 'xor' 'xor_ln117_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%xor_ln117_1335 = xor i4 %xor_ln117_1321, i4 %trunc_ln117_167" [src/enc.c:117]   --->   Operation 2141 'xor' 'xor_ln117_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1490)   --->   "%xor_ln117_1336 = xor i4 %xor_ln117_1333, i4 %or_ln117_282" [src/enc.c:117]   --->   Operation 2142 'xor' 'xor_ln117_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%xor_ln117_1337 = xor i5 %xor_ln117_1320, i5 %trunc_ln117_166" [src/enc.c:117]   --->   Operation 2143 'xor' 'xor_ln117_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1489)   --->   "%xor_ln117_1338 = xor i5 %xor_ln117_1332, i5 %or_ln117_281" [src/enc.c:117]   --->   Operation 2144 'xor' 'xor_ln117_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%xor_ln117_1339 = xor i6 %xor_ln117_1319, i6 %trunc_ln117_165" [src/enc.c:117]   --->   Operation 2145 'xor' 'xor_ln117_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1488)   --->   "%xor_ln117_1340 = xor i6 %xor_ln117_1331, i6 %or_ln117_280" [src/enc.c:117]   --->   Operation 2146 'xor' 'xor_ln117_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%xor_ln117_1341 = xor i7 %xor_ln117_1318, i7 %trunc_ln117_164" [src/enc.c:117]   --->   Operation 2147 'xor' 'xor_ln117_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1487)   --->   "%xor_ln117_1342 = xor i7 %xor_ln117_1330, i7 %or_ln117_279" [src/enc.c:117]   --->   Operation 2148 'xor' 'xor_ln117_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1486)   --->   "%xor_ln117_1343 = xor i1 %xor_ln117_1317, i1 %trunc_ln117_163" [src/enc.c:117]   --->   Operation 2149 'xor' 'xor_ln117_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1486)   --->   "%xor_ln117_1344 = xor i1 %xor_ln117_1329, i1 %tmp_183" [src/enc.c:117]   --->   Operation 2150 'xor' 'xor_ln117_1344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2151 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_77 = xor i8 %xor_ln117_1334, i8 %xor_ln117_1322" [src/enc.c:117]   --->   Operation 2151 'xor' 'xor_ln117_77' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%or_ln117_297 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_410, i1 %tmp_195" [src/enc.c:117]   --->   Operation 2152 'bitconcatenate' 'or_ln117_297' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%or_ln117_298 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_371, i1 %tmp_177" [src/enc.c:117]   --->   Operation 2153 'bitconcatenate' 'or_ln117_298' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_79)   --->   "%xor_ln117_1364 = xor i8 %x_assign_52, i8 %or_ln127_37" [src/enc.c:117]   --->   Operation 2154 'xor' 'xor_ln117_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%trunc_ln117_171 = trunc i8 %z_39" [src/enc.c:117]   --->   Operation 2155 'trunc' 'trunc_ln117_171' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%xor_ln117_1365 = xor i3 %or_ln117_298, i3 %or_ln117_297" [src/enc.c:117]   --->   Operation 2156 'xor' 'xor_ln117_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_79)   --->   "%xor_ln117_1366 = xor i8 %xor_ln117_1364, i8 %z_39" [src/enc.c:117]   --->   Operation 2157 'xor' 'xor_ln117_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%or_ln117_299 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_417, i1 %tmp_199" [src/enc.c:117]   --->   Operation 2158 'bitconcatenate' 'or_ln117_299' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%or_ln117_300 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_405, i1 %tmp_191" [src/enc.c:117]   --->   Operation 2159 'bitconcatenate' 'or_ln117_300' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_79)   --->   "%xor_ln117_1367 = xor i8 %x_assign_57, i8 %or_ln127_38" [src/enc.c:117]   --->   Operation 2160 'xor' 'xor_ln117_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%xor_ln117_1369 = xor i3 %or_ln117_300, i3 %or_ln117_299" [src/enc.c:117]   --->   Operation 2161 'xor' 'xor_ln117_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_79)   --->   "%xor_ln117_1370 = xor i8 %xor_ln117_1367, i8 %xor_ln117_39" [src/enc.c:117]   --->   Operation 2162 'xor' 'xor_ln117_1370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%xor_ln117_1371 = xor i3 %xor_ln117_1365, i3 %trunc_ln117_171" [src/enc.c:117]   --->   Operation 2163 'xor' 'xor_ln117_1371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1531)   --->   "%xor_ln117_1372 = xor i3 %xor_ln117_1369, i3 %xor_ln117_1368" [src/enc.c:117]   --->   Operation 2164 'xor' 'xor_ln117_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2165 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_79 = xor i8 %xor_ln117_1370, i8 %xor_ln117_1366" [src/enc.c:117]   --->   Operation 2165 'xor' 'xor_ln117_79' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2166 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1486 = xor i1 %xor_ln117_1344, i1 %xor_ln117_1343" [src/enc.c:117]   --->   Operation 2166 'xor' 'xor_ln117_1486' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2167 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1487 = xor i7 %xor_ln117_1342, i7 %xor_ln117_1341" [src/enc.c:117]   --->   Operation 2167 'xor' 'xor_ln117_1487' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2168 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1488 = xor i6 %xor_ln117_1340, i6 %xor_ln117_1339" [src/enc.c:117]   --->   Operation 2168 'xor' 'xor_ln117_1488' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2169 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1489 = xor i5 %xor_ln117_1338, i5 %xor_ln117_1337" [src/enc.c:117]   --->   Operation 2169 'xor' 'xor_ln117_1489' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2170 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1490 = xor i4 %xor_ln117_1336, i4 %xor_ln117_1335" [src/enc.c:117]   --->   Operation 2170 'xor' 'xor_ln117_1490' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2171 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1531 = xor i3 %xor_ln117_1372, i3 %xor_ln117_1371" [src/enc.c:117]   --->   Operation 2171 'xor' 'xor_ln117_1531' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.74>
ST_26 : Operation 2172 [1/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s0_addr_12" [src/enc.c:143->src/enc.c:187]   --->   Operation 2172 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2173 [1/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s1_addr_12" [src/enc.c:144->src/enc.c:187]   --->   Operation 2173 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2174 [1/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s0_addr_13" [src/enc.c:145->src/enc.c:187]   --->   Operation 2174 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2175 [1/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_13" [src/enc.c:146->src/enc.c:187]   --->   Operation 2175 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_60)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_25, i32 7" [src/enc.c:124]   --->   Operation 2176 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_60)   --->   "%xor_ln125_60 = xor i8 %z_25, i8 14" [src/enc.c:125]   --->   Operation 2177 'xor' 'xor_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2178 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_60 = select i1 %tmp_120, i8 %xor_ln125_60, i8 %z_25" [src/enc.c:124]   --->   Operation 2178 'select' 'select_ln124_60' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln127_274 = trunc i8 %select_ln124_60" [src/enc.c:127]   --->   Operation 2179 'trunc' 'trunc_ln127_274' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_60, i32 7" [src/enc.c:127]   --->   Operation 2180 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%trunc_ln127_275 = trunc i8 %select_ln124_60" [src/enc.c:127]   --->   Operation 2181 'trunc' 'trunc_ln127_275' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2182 [1/1] (0.00ns)   --->   "%x_assign_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_274, i1 %tmp_121" [src/enc.c:127]   --->   Operation 2182 'bitconcatenate' 'x_assign_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_61)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_26, i32 7" [src/enc.c:124]   --->   Operation 2183 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_61)   --->   "%xor_ln125_61 = xor i8 %z_26, i8 14" [src/enc.c:125]   --->   Operation 2184 'xor' 'xor_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2185 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_61 = select i1 %tmp_122, i8 %xor_ln125_61, i8 %z_26" [src/enc.c:124]   --->   Operation 2185 'select' 'select_ln124_61' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2186 [1/1] (0.00ns)   --->   "%trunc_ln127_276 = trunc i8 %select_ln124_61" [src/enc.c:127]   --->   Operation 2186 'trunc' 'trunc_ln127_276' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_61, i32 7" [src/enc.c:127]   --->   Operation 2187 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2188 [1/1] (0.00ns)   --->   "%x_assign_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_276, i1 %tmp_123" [src/enc.c:127]   --->   Operation 2188 'bitconcatenate' 'x_assign_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_62)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_61, i32 6" [src/enc.c:124]   --->   Operation 2189 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_62)   --->   "%xor_ln125_62 = xor i8 %x_assign_37, i8 14" [src/enc.c:125]   --->   Operation 2190 'xor' 'xor_ln125_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2191 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_62 = select i1 %tmp_124, i8 %xor_ln125_62, i8 %x_assign_37" [src/enc.c:124]   --->   Operation 2191 'select' 'select_ln124_62' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2192 [1/1] (0.00ns)   --->   "%trunc_ln127_277 = trunc i8 %select_ln124_62" [src/enc.c:127]   --->   Operation 2192 'trunc' 'trunc_ln127_277' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_62, i32 7" [src/enc.c:127]   --->   Operation 2193 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%trunc_ln127_278 = trunc i8 %select_ln124_62" [src/enc.c:127]   --->   Operation 2194 'trunc' 'trunc_ln127_278' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2195 [1/1] (0.00ns)   --->   "%or_ln127_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_277, i1 %tmp_125" [src/enc.c:127]   --->   Operation 2195 'bitconcatenate' 'or_ln127_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_63)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_27, i32 7" [src/enc.c:124]   --->   Operation 2196 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_63)   --->   "%xor_ln125_63 = xor i8 %z_27, i8 14" [src/enc.c:125]   --->   Operation 2197 'xor' 'xor_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2198 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_63 = select i1 %tmp_126, i8 %xor_ln125_63, i8 %z_27" [src/enc.c:124]   --->   Operation 2198 'select' 'select_ln124_63' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln127_279 = trunc i8 %select_ln124_63" [src/enc.c:127]   --->   Operation 2199 'trunc' 'trunc_ln127_279' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_63, i32 7" [src/enc.c:127]   --->   Operation 2200 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%trunc_ln127_280 = trunc i8 %select_ln124_63" [src/enc.c:127]   --->   Operation 2201 'trunc' 'trunc_ln127_280' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2202 [1/1] (0.00ns)   --->   "%x_assign_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_279, i1 %tmp_127" [src/enc.c:127]   --->   Operation 2202 'bitconcatenate' 'x_assign_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_64)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_63, i32 6" [src/enc.c:124]   --->   Operation 2203 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_64)   --->   "%xor_ln125_64 = xor i8 %x_assign_38, i8 14" [src/enc.c:125]   --->   Operation 2204 'xor' 'xor_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2205 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_64 = select i1 %tmp_128, i8 %xor_ln125_64, i8 %x_assign_38" [src/enc.c:124]   --->   Operation 2205 'select' 'select_ln124_64' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2206 [1/1] (0.00ns)   --->   "%trunc_ln127_281 = trunc i8 %select_ln124_64" [src/enc.c:127]   --->   Operation 2206 'trunc' 'trunc_ln127_281' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2207 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_64, i32 7" [src/enc.c:127]   --->   Operation 2207 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%trunc_ln127_282 = trunc i8 %select_ln124_64" [src/enc.c:127]   --->   Operation 2208 'trunc' 'trunc_ln127_282' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2209 [1/1] (0.00ns)   --->   "%or_ln127_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_281, i1 %tmp_129" [src/enc.c:127]   --->   Operation 2209 'bitconcatenate' 'or_ln127_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_65)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7" [src/enc.c:124]   --->   Operation 2210 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_65)   --->   "%xor_ln125_65 = xor i8 %z_24, i8 14" [src/enc.c:125]   --->   Operation 2211 'xor' 'xor_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2212 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_65 = select i1 %tmp_130, i8 %xor_ln125_65, i8 %z_24" [src/enc.c:124]   --->   Operation 2212 'select' 'select_ln124_65' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2213 [1/1] (0.00ns)   --->   "%trunc_ln127_283 = trunc i8 %select_ln124_65" [src/enc.c:127]   --->   Operation 2213 'trunc' 'trunc_ln127_283' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_65, i32 7" [src/enc.c:127]   --->   Operation 2214 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2215 [1/1] (0.00ns)   --->   "%x_assign_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_283, i1 %tmp_131" [src/enc.c:127]   --->   Operation 2215 'bitconcatenate' 'x_assign_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_66)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_65, i32 6" [src/enc.c:124]   --->   Operation 2216 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_66)   --->   "%xor_ln125_66 = xor i8 %x_assign_39, i8 14" [src/enc.c:125]   --->   Operation 2217 'xor' 'xor_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2218 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_66 = select i1 %tmp_132, i8 %xor_ln125_66, i8 %x_assign_39" [src/enc.c:124]   --->   Operation 2218 'select' 'select_ln124_66' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln127_284 = trunc i8 %select_ln124_66" [src/enc.c:127]   --->   Operation 2219 'trunc' 'trunc_ln127_284' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2220 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_66, i32 7" [src/enc.c:127]   --->   Operation 2220 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2221 [1/1] (0.00ns)   --->   "%or_ln127_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_284, i1 %tmp_133" [src/enc.c:127]   --->   Operation 2221 'bitconcatenate' 'or_ln127_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_67)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_60, i32 6" [src/enc.c:124]   --->   Operation 2222 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_67)   --->   "%xor_ln125_67 = xor i8 %x_assign_36, i8 14" [src/enc.c:125]   --->   Operation 2223 'xor' 'xor_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2224 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_67 = select i1 %tmp_134, i8 %xor_ln125_67, i8 %x_assign_36" [src/enc.c:124]   --->   Operation 2224 'select' 'select_ln124_67' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2225 [1/1] (0.00ns)   --->   "%trunc_ln127_285 = trunc i8 %select_ln124_67" [src/enc.c:127]   --->   Operation 2225 'trunc' 'trunc_ln127_285' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2226 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_67, i32 7" [src/enc.c:127]   --->   Operation 2226 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2227 [1/1] (0.00ns)   --->   "%or_ln127_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_285, i1 %tmp_135" [src/enc.c:127]   --->   Operation 2227 'bitconcatenate' 'or_ln127_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%or_ln117_193 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_278, i1 %tmp_125" [src/enc.c:117]   --->   Operation 2228 'bitconcatenate' 'or_ln117_193' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%or_ln117_194 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_280, i1 %tmp_127" [src/enc.c:117]   --->   Operation 2229 'bitconcatenate' 'or_ln117_194' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_52)   --->   "%xor_ln117_1084 = xor i8 %x_assign_38, i8 %or_ln127_23" [src/enc.c:117]   --->   Operation 2230 'xor' 'xor_ln117_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%trunc_ln117_127 = trunc i8 %z_24" [src/enc.c:117]   --->   Operation 2231 'trunc' 'trunc_ln117_127' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%xor_ln117_1085 = xor i4 %or_ln117_194, i4 %or_ln117_193" [src/enc.c:117]   --->   Operation 2232 'xor' 'xor_ln117_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_52)   --->   "%xor_ln117_1086 = xor i8 %xor_ln117_1084, i8 %z_24" [src/enc.c:117]   --->   Operation 2233 'xor' 'xor_ln117_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%or_ln117_195 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_282, i1 %tmp_129" [src/enc.c:117]   --->   Operation 2234 'bitconcatenate' 'or_ln117_195' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_52)   --->   "%xor_ln117_1088 = xor i8 %xor_ln117_28, i8 %or_ln127_24" [src/enc.c:117]   --->   Operation 2235 'xor' 'xor_ln117_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%or_ln117_196 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_275, i1 %tmp_121" [src/enc.c:117]   --->   Operation 2236 'bitconcatenate' 'or_ln117_196' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%xor_ln117_1089 = xor i4 %xor_ln117_1087, i4 %or_ln117_195" [src/enc.c:117]   --->   Operation 2237 'xor' 'xor_ln117_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_52)   --->   "%xor_ln117_1090 = xor i8 %xor_ln117_1088, i8 %x_assign_36" [src/enc.c:117]   --->   Operation 2238 'xor' 'xor_ln117_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%xor_ln117_1091 = xor i4 %xor_ln117_1085, i4 %trunc_ln117_127" [src/enc.c:117]   --->   Operation 2239 'xor' 'xor_ln117_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1427)   --->   "%xor_ln117_1092 = xor i4 %xor_ln117_1089, i4 %or_ln117_196" [src/enc.c:117]   --->   Operation 2240 'xor' 'xor_ln117_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2241 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_52 = xor i8 %xor_ln117_1090, i8 %xor_ln117_1086" [src/enc.c:117]   --->   Operation 2241 'xor' 'xor_ln117_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_53)   --->   "%xor_ln117_1093 = xor i8 %x_assign_37, i8 %or_ln127_23" [src/enc.c:117]   --->   Operation 2242 'xor' 'xor_ln117_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_53)   --->   "%xor_ln117_1094 = xor i8 %xor_ln117_1093, i8 %z_25" [src/enc.c:117]   --->   Operation 2243 'xor' 'xor_ln117_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_53)   --->   "%xor_ln117_1095 = xor i8 %xor_ln117_29, i8 %or_ln127_24" [src/enc.c:117]   --->   Operation 2244 'xor' 'xor_ln117_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_53)   --->   "%xor_ln117_1096 = xor i8 %xor_ln117_1095, i8 %x_assign_39" [src/enc.c:117]   --->   Operation 2245 'xor' 'xor_ln117_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2246 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_53 = xor i8 %xor_ln117_1096, i8 %xor_ln117_1094" [src/enc.c:117]   --->   Operation 2246 'xor' 'xor_ln117_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_54)   --->   "%xor_ln117_1097 = xor i8 %or_ln127_25, i8 %x_assign_38" [src/enc.c:117]   --->   Operation 2247 'xor' 'xor_ln117_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_54)   --->   "%xor_ln117_1098 = xor i8 %xor_ln117_1097, i8 %z_26" [src/enc.c:117]   --->   Operation 2248 'xor' 'xor_ln117_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_54)   --->   "%xor_ln117_1099 = xor i8 %xor_ln117_30, i8 %or_ln127_26" [src/enc.c:117]   --->   Operation 2249 'xor' 'xor_ln117_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_54)   --->   "%xor_ln117_1100 = xor i8 %xor_ln117_1099, i8 %x_assign_36" [src/enc.c:117]   --->   Operation 2250 'xor' 'xor_ln117_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2251 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_54 = xor i8 %xor_ln117_1100, i8 %xor_ln117_1098" [src/enc.c:117]   --->   Operation 2251 'xor' 'xor_ln117_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_55)   --->   "%xor_ln117_1101 = xor i8 %x_assign_37, i8 %or_ln127_25" [src/enc.c:117]   --->   Operation 2252 'xor' 'xor_ln117_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_55)   --->   "%xor_ln117_1102 = xor i8 %xor_ln117_1101, i8 %z_27" [src/enc.c:117]   --->   Operation 2253 'xor' 'xor_ln117_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_55)   --->   "%xor_ln117_1103 = xor i8 %x_assign_39, i8 %or_ln127_26" [src/enc.c:117]   --->   Operation 2254 'xor' 'xor_ln117_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_55)   --->   "%xor_ln117_1104 = xor i8 %xor_ln117_1103, i8 %xor_ln117_31" [src/enc.c:117]   --->   Operation 2255 'xor' 'xor_ln117_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2256 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_55 = xor i8 %xor_ln117_1104, i8 %xor_ln117_1102" [src/enc.c:117]   --->   Operation 2256 'xor' 'xor_ln117_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%trunc_ln127_372 = trunc i8 %select_ln124_88" [src/enc.c:127]   --->   Operation 2257 'trunc' 'trunc_ln127_372' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%trunc_ln127_373 = trunc i8 %select_ln124_88" [src/enc.c:127]   --->   Operation 2258 'trunc' 'trunc_ln127_373' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%trunc_ln127_378 = trunc i8 %select_ln124_90" [src/enc.c:127]   --->   Operation 2259 'trunc' 'trunc_ln127_378' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%trunc_ln127_379 = trunc i8 %select_ln124_90" [src/enc.c:127]   --->   Operation 2260 'trunc' 'trunc_ln127_379' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%trunc_ln127_380 = trunc i8 %select_ln124_90" [src/enc.c:127]   --->   Operation 2261 'trunc' 'trunc_ln127_380' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%trunc_ln127_381 = trunc i8 %select_ln124_90" [src/enc.c:127]   --->   Operation 2262 'trunc' 'trunc_ln127_381' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2263 [1/1] (0.00ns)   --->   "%or_ln127_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_375, i1 %tmp_181" [src/enc.c:127]   --->   Operation 2263 'bitconcatenate' 'or_ln127_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%trunc_ln127_387 = trunc i8 %select_ln124_91" [src/enc.c:127]   --->   Operation 2264 'trunc' 'trunc_ln127_387' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%trunc_ln127_388 = trunc i8 %select_ln124_91" [src/enc.c:127]   --->   Operation 2265 'trunc' 'trunc_ln127_388' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%trunc_ln127_394 = trunc i8 %select_ln124_92" [src/enc.c:127]   --->   Operation 2266 'trunc' 'trunc_ln127_394' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%trunc_ln127_395 = trunc i8 %select_ln124_92" [src/enc.c:127]   --->   Operation 2267 'trunc' 'trunc_ln127_395' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%trunc_ln127_400 = trunc i8 %select_ln124_94" [src/enc.c:127]   --->   Operation 2268 'trunc' 'trunc_ln127_400' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%trunc_ln127_401 = trunc i8 %select_ln124_94" [src/enc.c:127]   --->   Operation 2269 'trunc' 'trunc_ln127_401' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%trunc_ln127_402 = trunc i8 %select_ln124_94" [src/enc.c:127]   --->   Operation 2270 'trunc' 'trunc_ln127_402' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%trunc_ln127_403 = trunc i8 %select_ln124_94" [src/enc.c:127]   --->   Operation 2271 'trunc' 'trunc_ln127_403' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2272 [1/1] (0.00ns)   --->   "%or_ln127_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_397, i1 %tmp_189" [src/enc.c:127]   --->   Operation 2272 'bitconcatenate' 'or_ln127_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%trunc_ln127_406 = trunc i8 %select_ln124_95" [src/enc.c:127]   --->   Operation 2273 'trunc' 'trunc_ln127_406' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%trunc_ln127_407 = trunc i8 %select_ln124_95" [src/enc.c:127]   --->   Operation 2274 'trunc' 'trunc_ln127_407' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%or_ln117_261 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_381, i1 %tmp_181" [src/enc.c:117]   --->   Operation 2275 'bitconcatenate' 'or_ln117_261' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%or_ln117_262 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_395, i1 %tmp_185" [src/enc.c:117]   --->   Operation 2276 'bitconcatenate' 'or_ln117_262' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%or_ln117_263 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_380, i1 %tmp_181" [src/enc.c:117]   --->   Operation 2277 'bitconcatenate' 'or_ln117_263' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%or_ln117_264 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_394, i1 %tmp_185" [src/enc.c:117]   --->   Operation 2278 'bitconcatenate' 'or_ln117_264' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%or_ln117_265 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_379, i1 %tmp_181" [src/enc.c:117]   --->   Operation 2279 'bitconcatenate' 'or_ln117_265' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%or_ln117_267 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_378, i1 %tmp_181" [src/enc.c:117]   --->   Operation 2280 'bitconcatenate' 'or_ln117_267' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2281 [1/1] (0.00ns)   --->   "%or_ln117_269 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_376, i1 %tmp_181" [src/enc.c:117]   --->   Operation 2281 'bitconcatenate' 'or_ln117_269' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2282 [1/1] (0.00ns)   --->   "%or_ln117_271 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_377, i1 %tmp_181" [src/enc.c:117]   --->   Operation 2282 'bitconcatenate' 'or_ln117_271' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_76)   --->   "%xor_ln117_1282 = xor i8 %x_assign_55, i8 %or_ln127_35" [src/enc.c:117]   --->   Operation 2283 'xor' 'xor_ln117_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1453)   --->   "%trunc_ln117_157 = trunc i8 %z_36" [src/enc.c:117]   --->   Operation 2284 'trunc' 'trunc_ln117_157' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1453)   --->   "%xor_ln117_1283 = xor i7 %or_ln117_272, i7 %or_ln117_271" [src/enc.c:117]   --->   Operation 2285 'xor' 'xor_ln117_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1454)   --->   "%trunc_ln117_158 = trunc i8 %z_36" [src/enc.c:117]   --->   Operation 2286 'trunc' 'trunc_ln117_158' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1454)   --->   "%xor_ln117_1284 = xor i6 %or_ln117_270, i6 %or_ln117_269" [src/enc.c:117]   --->   Operation 2287 'xor' 'xor_ln117_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%trunc_ln117_159 = trunc i8 %z_36" [src/enc.c:117]   --->   Operation 2288 'trunc' 'trunc_ln117_159' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%xor_ln117_1285 = xor i5 %or_ln117_268, i5 %or_ln117_267" [src/enc.c:117]   --->   Operation 2289 'xor' 'xor_ln117_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%trunc_ln117_160 = trunc i8 %z_36" [src/enc.c:117]   --->   Operation 2290 'trunc' 'trunc_ln117_160' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%xor_ln117_1286 = xor i4 %or_ln117_266, i4 %or_ln117_265" [src/enc.c:117]   --->   Operation 2291 'xor' 'xor_ln117_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%trunc_ln117_161 = trunc i8 %z_36" [src/enc.c:117]   --->   Operation 2292 'trunc' 'trunc_ln117_161' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%xor_ln117_1287 = xor i3 %or_ln117_264, i3 %or_ln117_263" [src/enc.c:117]   --->   Operation 2293 'xor' 'xor_ln117_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%trunc_ln117_162 = trunc i8 %z_36" [src/enc.c:117]   --->   Operation 2294 'trunc' 'trunc_ln117_162' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%xor_ln117_1288 = xor i2 %or_ln117_262, i2 %or_ln117_261" [src/enc.c:117]   --->   Operation 2295 'xor' 'xor_ln117_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_76)   --->   "%xor_ln117_1289 = xor i8 %xor_ln117_1282, i8 %z_36" [src/enc.c:117]   --->   Operation 2296 'xor' 'xor_ln117_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%or_ln117_273 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_403, i1 %tmp_189" [src/enc.c:117]   --->   Operation 2297 'bitconcatenate' 'or_ln117_273' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%or_ln117_274 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_402, i1 %tmp_189" [src/enc.c:117]   --->   Operation 2298 'bitconcatenate' 'or_ln117_274' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%or_ln117_275 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_401, i1 %tmp_189" [src/enc.c:117]   --->   Operation 2299 'bitconcatenate' 'or_ln117_275' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%or_ln117_276 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_400, i1 %tmp_189" [src/enc.c:117]   --->   Operation 2300 'bitconcatenate' 'or_ln117_276' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2301 [1/1] (0.00ns)   --->   "%or_ln117_277 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_398, i1 %tmp_189" [src/enc.c:117]   --->   Operation 2301 'bitconcatenate' 'or_ln117_277' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2302 [1/1] (0.00ns)   --->   "%or_ln117_278 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_399, i1 %tmp_189" [src/enc.c:117]   --->   Operation 2302 'bitconcatenate' 'or_ln117_278' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_76)   --->   "%xor_ln117_1296 = xor i8 %xor_ln117_36, i8 %or_ln127_36" [src/enc.c:117]   --->   Operation 2303 'xor' 'xor_ln117_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1453)   --->   "%xor_ln117_1297 = xor i7 %xor_ln117_1295, i7 %or_ln117_278" [src/enc.c:117]   --->   Operation 2304 'xor' 'xor_ln117_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1454)   --->   "%xor_ln117_1298 = xor i6 %xor_ln117_1294, i6 %or_ln117_277" [src/enc.c:117]   --->   Operation 2305 'xor' 'xor_ln117_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%xor_ln117_1299 = xor i5 %xor_ln117_1293, i5 %or_ln117_276" [src/enc.c:117]   --->   Operation 2306 'xor' 'xor_ln117_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%xor_ln117_1300 = xor i4 %xor_ln117_1292, i4 %or_ln117_275" [src/enc.c:117]   --->   Operation 2307 'xor' 'xor_ln117_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%or_ln117_283 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_388, i1 %tmp_183" [src/enc.c:117]   --->   Operation 2308 'bitconcatenate' 'or_ln117_283' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%xor_ln117_1301 = xor i3 %xor_ln117_1291, i3 %or_ln117_274" [src/enc.c:117]   --->   Operation 2309 'xor' 'xor_ln117_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%or_ln117_284 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_387, i1 %tmp_183" [src/enc.c:117]   --->   Operation 2310 'bitconcatenate' 'or_ln117_284' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%xor_ln117_1302 = xor i2 %xor_ln117_1290, i2 %or_ln117_273" [src/enc.c:117]   --->   Operation 2311 'xor' 'xor_ln117_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_76)   --->   "%xor_ln117_1303 = xor i8 %xor_ln117_1296, i8 %x_assign_54" [src/enc.c:117]   --->   Operation 2312 'xor' 'xor_ln117_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%xor_ln117_1304 = xor i2 %xor_ln117_1288, i2 %trunc_ln117_162" [src/enc.c:117]   --->   Operation 2313 'xor' 'xor_ln117_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1458)   --->   "%xor_ln117_1305 = xor i2 %xor_ln117_1302, i2 %or_ln117_284" [src/enc.c:117]   --->   Operation 2314 'xor' 'xor_ln117_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%xor_ln117_1306 = xor i3 %xor_ln117_1287, i3 %trunc_ln117_161" [src/enc.c:117]   --->   Operation 2315 'xor' 'xor_ln117_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1457)   --->   "%xor_ln117_1307 = xor i3 %xor_ln117_1301, i3 %or_ln117_283" [src/enc.c:117]   --->   Operation 2316 'xor' 'xor_ln117_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%xor_ln117_1308 = xor i4 %xor_ln117_1286, i4 %trunc_ln117_160" [src/enc.c:117]   --->   Operation 2317 'xor' 'xor_ln117_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1456)   --->   "%xor_ln117_1309 = xor i4 %xor_ln117_1300, i4 %or_ln117_282" [src/enc.c:117]   --->   Operation 2318 'xor' 'xor_ln117_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%xor_ln117_1310 = xor i5 %xor_ln117_1285, i5 %trunc_ln117_159" [src/enc.c:117]   --->   Operation 2319 'xor' 'xor_ln117_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1455)   --->   "%xor_ln117_1311 = xor i5 %xor_ln117_1299, i5 %or_ln117_281" [src/enc.c:117]   --->   Operation 2320 'xor' 'xor_ln117_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1454)   --->   "%xor_ln117_1312 = xor i6 %xor_ln117_1284, i6 %trunc_ln117_158" [src/enc.c:117]   --->   Operation 2321 'xor' 'xor_ln117_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1454)   --->   "%xor_ln117_1313 = xor i6 %xor_ln117_1298, i6 %or_ln117_280" [src/enc.c:117]   --->   Operation 2322 'xor' 'xor_ln117_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1453)   --->   "%xor_ln117_1314 = xor i7 %xor_ln117_1283, i7 %trunc_ln117_157" [src/enc.c:117]   --->   Operation 2323 'xor' 'xor_ln117_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1453)   --->   "%xor_ln117_1315 = xor i7 %xor_ln117_1297, i7 %or_ln117_279" [src/enc.c:117]   --->   Operation 2324 'xor' 'xor_ln117_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2325 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_76 = xor i8 %xor_ln117_1303, i8 %xor_ln117_1289" [src/enc.c:117]   --->   Operation 2325 'xor' 'xor_ln117_76' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%or_ln117_293 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_373, i1 %tmp_177" [src/enc.c:117]   --->   Operation 2326 'bitconcatenate' 'or_ln117_293' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%or_ln117_294 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_372, i1 %tmp_177" [src/enc.c:117]   --->   Operation 2327 'bitconcatenate' 'or_ln117_294' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_78)   --->   "%xor_ln117_1345 = xor i8 %x_assign_52, i8 %or_ln127_35" [src/enc.c:117]   --->   Operation 2328 'xor' 'xor_ln117_1345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%trunc_ln117_168 = trunc i8 %z_38" [src/enc.c:117]   --->   Operation 2329 'trunc' 'trunc_ln117_168' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%xor_ln117_1346 = xor i6 %or_ln117_294, i6 %or_ln117_269" [src/enc.c:117]   --->   Operation 2330 'xor' 'xor_ln117_1346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%trunc_ln117_169 = trunc i8 %z_38" [src/enc.c:117]   --->   Operation 2331 'trunc' 'trunc_ln117_169' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%xor_ln117_1347 = xor i7 %or_ln117_293, i7 %or_ln117_271" [src/enc.c:117]   --->   Operation 2332 'xor' 'xor_ln117_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1515)   --->   "%trunc_ln117_170 = trunc i8 %z_38" [src/enc.c:117]   --->   Operation 2333 'trunc' 'trunc_ln117_170' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1515)   --->   "%xor_ln117_1348 = xor i1 %tmp_177, i1 %tmp_181" [src/enc.c:117]   --->   Operation 2334 'xor' 'xor_ln117_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_78)   --->   "%xor_ln117_1349 = xor i8 %xor_ln117_1345, i8 %z_38" [src/enc.c:117]   --->   Operation 2335 'xor' 'xor_ln117_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%or_ln117_295 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_407, i1 %tmp_191" [src/enc.c:117]   --->   Operation 2336 'bitconcatenate' 'or_ln117_295' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%or_ln117_296 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_406, i1 %tmp_191" [src/enc.c:117]   --->   Operation 2337 'bitconcatenate' 'or_ln117_296' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_78)   --->   "%xor_ln117_1350 = xor i8 %x_assign_57, i8 %or_ln127_36" [src/enc.c:117]   --->   Operation 2338 'xor' 'xor_ln117_1350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%xor_ln117_1352 = xor i6 %or_ln117_296, i6 %or_ln117_277" [src/enc.c:117]   --->   Operation 2339 'xor' 'xor_ln117_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%xor_ln117_1354 = xor i7 %or_ln117_295, i7 %or_ln117_278" [src/enc.c:117]   --->   Operation 2340 'xor' 'xor_ln117_1354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1515)   --->   "%xor_ln117_1356 = xor i1 %tmp_191, i1 %tmp_189" [src/enc.c:117]   --->   Operation 2341 'xor' 'xor_ln117_1356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_78)   --->   "%xor_ln117_1357 = xor i8 %xor_ln117_1350, i8 %xor_ln117_38" [src/enc.c:117]   --->   Operation 2342 'xor' 'xor_ln117_1357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1515)   --->   "%xor_ln117_1358 = xor i1 %xor_ln117_1348, i1 %trunc_ln117_170" [src/enc.c:117]   --->   Operation 2343 'xor' 'xor_ln117_1358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1515)   --->   "%xor_ln117_1359 = xor i1 %xor_ln117_1356, i1 %xor_ln117_1355" [src/enc.c:117]   --->   Operation 2344 'xor' 'xor_ln117_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%xor_ln117_1360 = xor i7 %xor_ln117_1347, i7 %trunc_ln117_169" [src/enc.c:117]   --->   Operation 2345 'xor' 'xor_ln117_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1514)   --->   "%xor_ln117_1361 = xor i7 %xor_ln117_1354, i7 %xor_ln117_1353" [src/enc.c:117]   --->   Operation 2346 'xor' 'xor_ln117_1361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%xor_ln117_1362 = xor i6 %xor_ln117_1346, i6 %trunc_ln117_168" [src/enc.c:117]   --->   Operation 2347 'xor' 'xor_ln117_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1513)   --->   "%xor_ln117_1363 = xor i6 %xor_ln117_1352, i6 %xor_ln117_1351" [src/enc.c:117]   --->   Operation 2348 'xor' 'xor_ln117_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2349 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_78 = xor i8 %xor_ln117_1357, i8 %xor_ln117_1349" [src/enc.c:117]   --->   Operation 2349 'xor' 'xor_ln117_78' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2350 [1/1] (0.99ns)   --->   "%xor_ln117_89 = xor i8 %xor_ln117_77, i8 91" [src/enc.c:117]   --->   Operation 2350 'xor' 'xor_ln117_89' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2351 [1/1] (0.99ns)   --->   "%xor_ln117_91 = xor i8 %xor_ln117_79, i8 114" [src/enc.c:117]   --->   Operation 2351 'xor' 'xor_ln117_91' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln167_5 = zext i8 %xor_ln117_89" [src/enc.c:167->src/enc.c:188]   --->   Operation 2352 'zext' 'zext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2353 [1/1] (0.00ns)   --->   "%clefia_s0_addr_22 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_5" [src/enc.c:167->src/enc.c:188]   --->   Operation 2353 'getelementptr' 'clefia_s0_addr_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2354 [2/2] (3.25ns)   --->   "%z_45 = load i8 %clefia_s0_addr_22" [src/enc.c:167->src/enc.c:188]   --->   Operation 2354 'load' 'z_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln169_5 = zext i8 %xor_ln117_91" [src/enc.c:169->src/enc.c:188]   --->   Operation 2355 'zext' 'zext_ln169_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2356 [1/1] (0.00ns)   --->   "%clefia_s0_addr_23 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_5" [src/enc.c:169->src/enc.c:188]   --->   Operation 2356 'getelementptr' 'clefia_s0_addr_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2357 [2/2] (3.25ns)   --->   "%z_47 = load i8 %clefia_s0_addr_23" [src/enc.c:169->src/enc.c:188]   --->   Operation 2357 'load' 'z_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2358 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1427 = xor i4 %xor_ln117_1092, i4 %xor_ln117_1091" [src/enc.c:117]   --->   Operation 2358 'xor' 'xor_ln117_1427' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2359 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1453 = xor i7 %xor_ln117_1315, i7 %xor_ln117_1314" [src/enc.c:117]   --->   Operation 2359 'xor' 'xor_ln117_1453' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2360 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1454 = xor i6 %xor_ln117_1313, i6 %xor_ln117_1312" [src/enc.c:117]   --->   Operation 2360 'xor' 'xor_ln117_1454' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2361 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1455 = xor i5 %xor_ln117_1311, i5 %xor_ln117_1310" [src/enc.c:117]   --->   Operation 2361 'xor' 'xor_ln117_1455' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2362 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1456 = xor i4 %xor_ln117_1309, i4 %xor_ln117_1308" [src/enc.c:117]   --->   Operation 2362 'xor' 'xor_ln117_1456' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2363 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1457 = xor i3 %xor_ln117_1307, i3 %xor_ln117_1306" [src/enc.c:117]   --->   Operation 2363 'xor' 'xor_ln117_1457' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2364 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1458 = xor i2 %xor_ln117_1305, i2 %xor_ln117_1304" [src/enc.c:117]   --->   Operation 2364 'xor' 'xor_ln117_1458' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2365 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1513 = xor i6 %xor_ln117_1363, i6 %xor_ln117_1362" [src/enc.c:117]   --->   Operation 2365 'xor' 'xor_ln117_1513' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2366 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1514 = xor i7 %xor_ln117_1361, i7 %xor_ln117_1360" [src/enc.c:117]   --->   Operation 2366 'xor' 'xor_ln117_1514' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2367 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1515 = xor i1 %xor_ln117_1359, i1 %xor_ln117_1358" [src/enc.c:117]   --->   Operation 2367 'xor' 'xor_ln117_1515' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.99>
ST_27 : Operation 2368 [1/1] (0.99ns)   --->   "%xor_ln117_88 = xor i8 %xor_ln117_76, i8 169" [src/enc.c:117]   --->   Operation 2368 'xor' 'xor_ln117_88' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2369 [1/1] (0.99ns)   --->   "%xor_ln117_90 = xor i8 %xor_ln117_78, i8 155" [src/enc.c:117]   --->   Operation 2369 'xor' 'xor_ln117_90' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2370 [1/1] (0.00ns)   --->   "%zext_ln166_5 = zext i8 %xor_ln117_88" [src/enc.c:166->src/enc.c:188]   --->   Operation 2370 'zext' 'zext_ln166_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2371 [1/1] (0.00ns)   --->   "%clefia_s1_addr_22 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_5" [src/enc.c:166->src/enc.c:188]   --->   Operation 2371 'getelementptr' 'clefia_s1_addr_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2372 [2/2] (3.25ns)   --->   "%z_44 = load i8 %clefia_s1_addr_22" [src/enc.c:166->src/enc.c:188]   --->   Operation 2372 'load' 'z_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 2373 [1/2] (3.25ns)   --->   "%z_45 = load i8 %clefia_s0_addr_22" [src/enc.c:167->src/enc.c:188]   --->   Operation 2373 'load' 'z_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i8 %xor_ln117_90" [src/enc.c:168->src/enc.c:188]   --->   Operation 2374 'zext' 'zext_ln168_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2375 [1/1] (0.00ns)   --->   "%clefia_s1_addr_23 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_5" [src/enc.c:168->src/enc.c:188]   --->   Operation 2375 'getelementptr' 'clefia_s1_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2376 [2/2] (3.25ns)   --->   "%z_46 = load i8 %clefia_s1_addr_23" [src/enc.c:168->src/enc.c:188]   --->   Operation 2376 'load' 'z_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 2377 [1/2] (3.25ns)   --->   "%z_47 = load i8 %clefia_s0_addr_23" [src/enc.c:169->src/enc.c:188]   --->   Operation 2377 'load' 'z_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_108)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_45, i32 7" [src/enc.c:124]   --->   Operation 2378 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_108)   --->   "%xor_ln125_108 = xor i8 %z_45, i8 14" [src/enc.c:125]   --->   Operation 2379 'xor' 'xor_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2380 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_108 = select i1 %tmp_216, i8 %xor_ln125_108, i8 %z_45" [src/enc.c:124]   --->   Operation 2380 'select' 'select_ln124_108' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2381 [1/1] (0.00ns)   --->   "%trunc_ln127_448 = trunc i8 %select_ln124_108" [src/enc.c:127]   --->   Operation 2381 'trunc' 'trunc_ln127_448' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_108, i32 7" [src/enc.c:127]   --->   Operation 2382 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2383 [1/1] (0.00ns)   --->   "%x_assign_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_448, i1 %tmp_217" [src/enc.c:127]   --->   Operation 2383 'bitconcatenate' 'x_assign_64' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_109)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_108, i32 6" [src/enc.c:124]   --->   Operation 2384 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_109)   --->   "%xor_ln125_109 = xor i8 %x_assign_64, i8 14" [src/enc.c:125]   --->   Operation 2385 'xor' 'xor_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2386 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_109 = select i1 %tmp_218, i8 %xor_ln125_109, i8 %x_assign_64" [src/enc.c:124]   --->   Operation 2386 'select' 'select_ln124_109' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2387 [1/1] (0.00ns)   --->   "%trunc_ln127_449 = trunc i8 %select_ln124_109" [src/enc.c:127]   --->   Operation 2387 'trunc' 'trunc_ln127_449' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_109, i32 7" [src/enc.c:127]   --->   Operation 2388 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2389 [1/1] (0.00ns)   --->   "%x_assign_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_449, i1 %tmp_219" [src/enc.c:127]   --->   Operation 2389 'bitconcatenate' 'x_assign_65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_110)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_109, i32 6" [src/enc.c:124]   --->   Operation 2390 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_110)   --->   "%xor_ln125_110 = xor i8 %x_assign_65, i8 14" [src/enc.c:125]   --->   Operation 2391 'xor' 'xor_ln125_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2392 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_110 = select i1 %tmp_220, i8 %xor_ln125_110, i8 %x_assign_65" [src/enc.c:124]   --->   Operation 2392 'select' 'select_ln124_110' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2393 [1/1] (0.00ns)   --->   "%trunc_ln127_450 = trunc i8 %select_ln124_110" [src/enc.c:127]   --->   Operation 2393 'trunc' 'trunc_ln127_450' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2394 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_110, i32 7" [src/enc.c:127]   --->   Operation 2394 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_112)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_47, i32 7" [src/enc.c:124]   --->   Operation 2395 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_112)   --->   "%xor_ln125_112 = xor i8 %z_47, i8 14" [src/enc.c:125]   --->   Operation 2396 'xor' 'xor_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2397 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_112 = select i1 %tmp_224, i8 %xor_ln125_112, i8 %z_47" [src/enc.c:124]   --->   Operation 2397 'select' 'select_ln124_112' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2398 [1/1] (0.00ns)   --->   "%trunc_ln127_454 = trunc i8 %select_ln124_112" [src/enc.c:127]   --->   Operation 2398 'trunc' 'trunc_ln127_454' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_112, i32 7" [src/enc.c:127]   --->   Operation 2399 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2400 [1/1] (0.00ns)   --->   "%x_assign_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_454, i1 %tmp_225" [src/enc.c:127]   --->   Operation 2400 'bitconcatenate' 'x_assign_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_113)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_112, i32 6" [src/enc.c:124]   --->   Operation 2401 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_113)   --->   "%xor_ln125_113 = xor i8 %x_assign_67, i8 14" [src/enc.c:125]   --->   Operation 2402 'xor' 'xor_ln125_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2403 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_113 = select i1 %tmp_226, i8 %xor_ln125_113, i8 %x_assign_67" [src/enc.c:124]   --->   Operation 2403 'select' 'select_ln124_113' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2404 [1/1] (0.00ns)   --->   "%trunc_ln127_456 = trunc i8 %select_ln124_113" [src/enc.c:127]   --->   Operation 2404 'trunc' 'trunc_ln127_456' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_113, i32 7" [src/enc.c:127]   --->   Operation 2405 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2406 [1/1] (0.00ns)   --->   "%x_assign_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_456, i1 %tmp_227" [src/enc.c:127]   --->   Operation 2406 'bitconcatenate' 'x_assign_68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_114)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_113, i32 6" [src/enc.c:124]   --->   Operation 2407 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_114)   --->   "%xor_ln125_114 = xor i8 %x_assign_68, i8 14" [src/enc.c:125]   --->   Operation 2408 'xor' 'xor_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2409 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_114 = select i1 %tmp_228, i8 %xor_ln125_114, i8 %x_assign_68" [src/enc.c:124]   --->   Operation 2409 'select' 'select_ln124_114' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2410 [1/1] (0.00ns)   --->   "%trunc_ln127_457 = trunc i8 %select_ln124_114" [src/enc.c:127]   --->   Operation 2410 'trunc' 'trunc_ln127_457' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_114, i32 7" [src/enc.c:127]   --->   Operation 2411 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.99>
ST_28 : Operation 2412 [1/1] (0.99ns)   --->   "%xor_ln117_64 = xor i8 %xor_ln117_52, i8 82" [src/enc.c:117]   --->   Operation 2412 'xor' 'xor_ln117_64' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2413 [1/1] (0.99ns)   --->   "%xor_ln117_65 = xor i8 %xor_ln117_53, i8 215" [src/enc.c:117]   --->   Operation 2413 'xor' 'xor_ln117_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2414 [1/1] (0.99ns)   --->   "%xor_ln117_66 = xor i8 %xor_ln117_54, i8 53" [src/enc.c:117]   --->   Operation 2414 'xor' 'xor_ln117_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2415 [1/1] (0.99ns)   --->   "%xor_ln117_67 = xor i8 %xor_ln117_55, i8 146" [src/enc.c:117]   --->   Operation 2415 'xor' 'xor_ln117_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln143_4 = zext i8 %xor_ln117_64" [src/enc.c:143->src/enc.c:187]   --->   Operation 2416 'zext' 'zext_ln143_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2417 [1/1] (0.00ns)   --->   "%clefia_s0_addr_16 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_4" [src/enc.c:143->src/enc.c:187]   --->   Operation 2417 'getelementptr' 'clefia_s0_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2418 [2/2] (3.25ns)   --->   "%z_32 = load i8 %clefia_s0_addr_16" [src/enc.c:143->src/enc.c:187]   --->   Operation 2418 'load' 'z_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i8 %xor_ln117_65" [src/enc.c:144->src/enc.c:187]   --->   Operation 2419 'zext' 'zext_ln144_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2420 [1/1] (0.00ns)   --->   "%clefia_s1_addr_16 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_4" [src/enc.c:144->src/enc.c:187]   --->   Operation 2420 'getelementptr' 'clefia_s1_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2421 [2/2] (3.25ns)   --->   "%z_33 = load i8 %clefia_s1_addr_16" [src/enc.c:144->src/enc.c:187]   --->   Operation 2421 'load' 'z_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln145_4 = zext i8 %xor_ln117_66" [src/enc.c:145->src/enc.c:187]   --->   Operation 2422 'zext' 'zext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2423 [1/1] (0.00ns)   --->   "%clefia_s0_addr_17 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_4" [src/enc.c:145->src/enc.c:187]   --->   Operation 2423 'getelementptr' 'clefia_s0_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2424 [2/2] (3.25ns)   --->   "%z_34 = load i8 %clefia_s0_addr_17" [src/enc.c:145->src/enc.c:187]   --->   Operation 2424 'load' 'z_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln146_4 = zext i8 %xor_ln117_67" [src/enc.c:146->src/enc.c:187]   --->   Operation 2425 'zext' 'zext_ln146_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2426 [1/1] (0.00ns)   --->   "%clefia_s1_addr_17 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_4" [src/enc.c:146->src/enc.c:187]   --->   Operation 2426 'getelementptr' 'clefia_s1_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2427 [2/2] (3.25ns)   --->   "%z_35 = load i8 %clefia_s1_addr_17" [src/enc.c:146->src/enc.c:187]   --->   Operation 2427 'load' 'z_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2428 [1/2] (3.25ns)   --->   "%z_44 = load i8 %clefia_s1_addr_22" [src/enc.c:166->src/enc.c:188]   --->   Operation 2428 'load' 'z_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2429 [1/2] (3.25ns)   --->   "%z_46 = load i8 %clefia_s1_addr_23" [src/enc.c:168->src/enc.c:188]   --->   Operation 2429 'load' 'z_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%trunc_ln127_451 = trunc i8 %select_ln124_110" [src/enc.c:127]   --->   Operation 2430 'trunc' 'trunc_ln127_451' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2431 [1/1] (0.00ns)   --->   "%or_ln127_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_450, i1 %tmp_221" [src/enc.c:127]   --->   Operation 2431 'bitconcatenate' 'or_ln127_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_111)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_46, i32 7" [src/enc.c:124]   --->   Operation 2432 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_111)   --->   "%xor_ln125_111 = xor i8 %z_46, i8 14" [src/enc.c:125]   --->   Operation 2433 'xor' 'xor_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2434 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_111 = select i1 %tmp_222, i8 %xor_ln125_111, i8 %z_46" [src/enc.c:124]   --->   Operation 2434 'select' 'select_ln124_111' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2435 [1/1] (0.00ns)   --->   "%trunc_ln127_452 = trunc i8 %select_ln124_111" [src/enc.c:127]   --->   Operation 2435 'trunc' 'trunc_ln127_452' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_111, i32 7" [src/enc.c:127]   --->   Operation 2436 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%trunc_ln127_453 = trunc i8 %select_ln124_111" [src/enc.c:127]   --->   Operation 2437 'trunc' 'trunc_ln127_453' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2438 [1/1] (0.00ns)   --->   "%x_assign_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_452, i1 %tmp_223" [src/enc.c:127]   --->   Operation 2438 'bitconcatenate' 'x_assign_66' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%trunc_ln127_455 = trunc i8 %select_ln124_112" [src/enc.c:127]   --->   Operation 2439 'trunc' 'trunc_ln127_455' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%trunc_ln127_458 = trunc i8 %select_ln124_114" [src/enc.c:127]   --->   Operation 2440 'trunc' 'trunc_ln127_458' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2441 [1/1] (0.00ns)   --->   "%or_ln127_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_457, i1 %tmp_229" [src/enc.c:127]   --->   Operation 2441 'bitconcatenate' 'or_ln127_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_115)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_44, i32 7" [src/enc.c:124]   --->   Operation 2442 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_115)   --->   "%xor_ln125_115 = xor i8 %z_44, i8 14" [src/enc.c:125]   --->   Operation 2443 'xor' 'xor_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2444 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_115 = select i1 %tmp_230, i8 %xor_ln125_115, i8 %z_44" [src/enc.c:124]   --->   Operation 2444 'select' 'select_ln124_115' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2445 [1/1] (0.00ns)   --->   "%trunc_ln127_459 = trunc i8 %select_ln124_115" [src/enc.c:127]   --->   Operation 2445 'trunc' 'trunc_ln127_459' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2446 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_115, i32 7" [src/enc.c:127]   --->   Operation 2446 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2447 [1/1] (0.00ns)   --->   "%x_assign_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_459, i1 %tmp_231" [src/enc.c:127]   --->   Operation 2447 'bitconcatenate' 'x_assign_69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_116)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_115, i32 6" [src/enc.c:124]   --->   Operation 2448 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_116)   --->   "%xor_ln125_116 = xor i8 %x_assign_69, i8 14" [src/enc.c:125]   --->   Operation 2449 'xor' 'xor_ln125_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2450 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_116 = select i1 %tmp_232, i8 %xor_ln125_116, i8 %x_assign_69" [src/enc.c:124]   --->   Operation 2450 'select' 'select_ln124_116' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln127_460 = trunc i8 %select_ln124_116" [src/enc.c:127]   --->   Operation 2451 'trunc' 'trunc_ln127_460' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2452 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_116, i32 7" [src/enc.c:127]   --->   Operation 2452 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2453 [1/1] (0.00ns)   --->   "%x_assign_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_460, i1 %tmp_233" [src/enc.c:127]   --->   Operation 2453 'bitconcatenate' 'x_assign_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_117)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_116, i32 6" [src/enc.c:124]   --->   Operation 2454 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_117)   --->   "%xor_ln125_117 = xor i8 %x_assign_70, i8 14" [src/enc.c:125]   --->   Operation 2455 'xor' 'xor_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2456 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_117 = select i1 %tmp_234, i8 %xor_ln125_117, i8 %x_assign_70" [src/enc.c:124]   --->   Operation 2456 'select' 'select_ln124_117' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2457 [1/1] (0.00ns)   --->   "%trunc_ln127_461 = trunc i8 %select_ln124_117" [src/enc.c:127]   --->   Operation 2457 'trunc' 'trunc_ln127_461' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_117, i32 7" [src/enc.c:127]   --->   Operation 2458 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_118)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_111, i32 6" [src/enc.c:124]   --->   Operation 2459 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_118)   --->   "%xor_ln125_118 = xor i8 %x_assign_66, i8 14" [src/enc.c:125]   --->   Operation 2460 'xor' 'xor_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2461 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_118 = select i1 %tmp_236, i8 %xor_ln125_118, i8 %x_assign_66" [src/enc.c:124]   --->   Operation 2461 'select' 'select_ln124_118' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln127_462 = trunc i8 %select_ln124_118" [src/enc.c:127]   --->   Operation 2462 'trunc' 'trunc_ln127_462' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_118, i32 7" [src/enc.c:127]   --->   Operation 2463 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2464 [1/1] (0.00ns)   --->   "%x_assign_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_462, i1 %tmp_237" [src/enc.c:127]   --->   Operation 2464 'bitconcatenate' 'x_assign_71' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_119)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_118, i32 6" [src/enc.c:124]   --->   Operation 2465 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_119)   --->   "%xor_ln125_119 = xor i8 %x_assign_71, i8 14" [src/enc.c:125]   --->   Operation 2466 'xor' 'xor_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2467 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_119 = select i1 %tmp_238, i8 %xor_ln125_119, i8 %x_assign_71" [src/enc.c:124]   --->   Operation 2467 'select' 'select_ln124_119' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln127_463 = trunc i8 %select_ln124_119" [src/enc.c:127]   --->   Operation 2468 'trunc' 'trunc_ln127_463' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2469 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_119, i32 7" [src/enc.c:127]   --->   Operation 2469 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%or_ln117_319 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_451, i1 %tmp_221" [src/enc.c:117]   --->   Operation 2470 'bitconcatenate' 'or_ln117_319' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%or_ln117_320 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_455, i1 %tmp_225" [src/enc.c:117]   --->   Operation 2471 'bitconcatenate' 'or_ln117_320' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_92)   --->   "%xor_ln117_1424 = xor i8 %x_assign_67, i8 %or_ln127_43" [src/enc.c:117]   --->   Operation 2472 'xor' 'xor_ln117_1424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%trunc_ln117_179 = trunc i8 %z_44" [src/enc.c:117]   --->   Operation 2473 'trunc' 'trunc_ln117_179' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%xor_ln117_1425 = xor i4 %or_ln117_320, i4 %or_ln117_319" [src/enc.c:117]   --->   Operation 2474 'xor' 'xor_ln117_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_92)   --->   "%xor_ln117_1426 = xor i8 %xor_ln117_1424, i8 %z_44" [src/enc.c:117]   --->   Operation 2475 'xor' 'xor_ln117_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%or_ln117_321 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_458, i1 %tmp_229" [src/enc.c:117]   --->   Operation 2476 'bitconcatenate' 'or_ln117_321' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_92)   --->   "%xor_ln117_1428 = xor i8 %xor_ln117_52, i8 %or_ln127_44" [src/enc.c:117]   --->   Operation 2477 'xor' 'xor_ln117_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%or_ln117_322 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_453, i1 %tmp_223" [src/enc.c:117]   --->   Operation 2478 'bitconcatenate' 'or_ln117_322' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%xor_ln117_1429 = xor i4 %xor_ln117_1427, i4 %or_ln117_321" [src/enc.c:117]   --->   Operation 2479 'xor' 'xor_ln117_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_92)   --->   "%xor_ln117_1430 = xor i8 %xor_ln117_1428, i8 %x_assign_66" [src/enc.c:117]   --->   Operation 2480 'xor' 'xor_ln117_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%xor_ln117_1431 = xor i4 %xor_ln117_1425, i4 %trunc_ln117_179" [src/enc.c:117]   --->   Operation 2481 'xor' 'xor_ln117_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1665)   --->   "%xor_ln117_1432 = xor i4 %xor_ln117_1429, i4 %or_ln117_322" [src/enc.c:117]   --->   Operation 2482 'xor' 'xor_ln117_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2483 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_92 = xor i8 %xor_ln117_1430, i8 %xor_ln117_1426" [src/enc.c:117]   --->   Operation 2483 'xor' 'xor_ln117_92' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_94)   --->   "%xor_ln117_1437 = xor i8 %x_assign_64, i8 %or_ln127_43" [src/enc.c:117]   --->   Operation 2484 'xor' 'xor_ln117_1437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_94)   --->   "%xor_ln117_1438 = xor i8 %xor_ln117_1437, i8 %z_46" [src/enc.c:117]   --->   Operation 2485 'xor' 'xor_ln117_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_94)   --->   "%xor_ln117_1439 = xor i8 %x_assign_69, i8 %or_ln127_44" [src/enc.c:117]   --->   Operation 2486 'xor' 'xor_ln117_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_94)   --->   "%xor_ln117_1440 = xor i8 %xor_ln117_1439, i8 %xor_ln117_54" [src/enc.c:117]   --->   Operation 2487 'xor' 'xor_ln117_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2488 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_94 = xor i8 %xor_ln117_1440, i8 %xor_ln117_1438" [src/enc.c:117]   --->   Operation 2488 'xor' 'xor_ln117_94' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2489 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1665 = xor i4 %xor_ln117_1432, i4 %xor_ln117_1431" [src/enc.c:117]   --->   Operation 2489 'xor' 'xor_ln117_1665' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2490 [2/2] (2.32ns)   --->   "%skey_load_16 = load i5 %skey_addr" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 2490 'load' 'skey_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 6.74>
ST_29 : Operation 2491 [1/2] (3.25ns)   --->   "%z_32 = load i8 %clefia_s0_addr_16" [src/enc.c:143->src/enc.c:187]   --->   Operation 2491 'load' 'z_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2492 [1/2] (3.25ns)   --->   "%z_33 = load i8 %clefia_s1_addr_16" [src/enc.c:144->src/enc.c:187]   --->   Operation 2492 'load' 'z_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2493 [1/2] (3.25ns)   --->   "%z_34 = load i8 %clefia_s0_addr_17" [src/enc.c:145->src/enc.c:187]   --->   Operation 2493 'load' 'z_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2494 [1/2] (3.25ns)   --->   "%z_35 = load i8 %clefia_s1_addr_17" [src/enc.c:146->src/enc.c:187]   --->   Operation 2494 'load' 'z_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_80)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_33, i32 7" [src/enc.c:124]   --->   Operation 2495 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_80)   --->   "%xor_ln125_80 = xor i8 %z_33, i8 14" [src/enc.c:125]   --->   Operation 2496 'xor' 'xor_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2497 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_80 = select i1 %tmp_160, i8 %xor_ln125_80, i8 %z_33" [src/enc.c:124]   --->   Operation 2497 'select' 'select_ln124_80' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln127_316 = trunc i8 %select_ln124_80" [src/enc.c:127]   --->   Operation 2498 'trunc' 'trunc_ln127_316' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_80, i32 7" [src/enc.c:127]   --->   Operation 2499 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln127_317 = trunc i8 %select_ln124_80" [src/enc.c:127]   --->   Operation 2500 'trunc' 'trunc_ln127_317' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2501 [1/1] (0.00ns)   --->   "%trunc_ln127_318 = trunc i8 %select_ln124_80" [src/enc.c:127]   --->   Operation 2501 'trunc' 'trunc_ln127_318' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2502 [1/1] (0.00ns)   --->   "%trunc_ln127_319 = trunc i8 %select_ln124_80" [src/enc.c:127]   --->   Operation 2502 'trunc' 'trunc_ln127_319' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln127_320 = trunc i8 %select_ln124_80" [src/enc.c:127]   --->   Operation 2503 'trunc' 'trunc_ln127_320' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln127_321 = trunc i8 %select_ln124_80" [src/enc.c:127]   --->   Operation 2504 'trunc' 'trunc_ln127_321' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%trunc_ln127_322 = trunc i8 %select_ln124_80" [src/enc.c:127]   --->   Operation 2505 'trunc' 'trunc_ln127_322' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2506 [1/1] (0.00ns)   --->   "%x_assign_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_316, i1 %tmp_161" [src/enc.c:127]   --->   Operation 2506 'bitconcatenate' 'x_assign_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_81)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_34, i32 7" [src/enc.c:124]   --->   Operation 2507 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_81)   --->   "%xor_ln125_81 = xor i8 %z_34, i8 14" [src/enc.c:125]   --->   Operation 2508 'xor' 'xor_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2509 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_81 = select i1 %tmp_162, i8 %xor_ln125_81, i8 %z_34" [src/enc.c:124]   --->   Operation 2509 'select' 'select_ln124_81' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2510 [1/1] (0.00ns)   --->   "%trunc_ln127_323 = trunc i8 %select_ln124_81" [src/enc.c:127]   --->   Operation 2510 'trunc' 'trunc_ln127_323' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2511 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_81, i32 7" [src/enc.c:127]   --->   Operation 2511 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln127_324 = trunc i8 %select_ln124_81" [src/enc.c:127]   --->   Operation 2512 'trunc' 'trunc_ln127_324' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2513 [1/1] (0.00ns)   --->   "%trunc_ln127_325 = trunc i8 %select_ln124_81" [src/enc.c:127]   --->   Operation 2513 'trunc' 'trunc_ln127_325' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2514 [1/1] (0.00ns)   --->   "%trunc_ln127_326 = trunc i8 %select_ln124_81" [src/enc.c:127]   --->   Operation 2514 'trunc' 'trunc_ln127_326' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln127_327 = trunc i8 %select_ln124_81" [src/enc.c:127]   --->   Operation 2515 'trunc' 'trunc_ln127_327' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%trunc_ln127_328 = trunc i8 %select_ln124_81" [src/enc.c:127]   --->   Operation 2516 'trunc' 'trunc_ln127_328' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%trunc_ln127_329 = trunc i8 %select_ln124_81" [src/enc.c:127]   --->   Operation 2517 'trunc' 'trunc_ln127_329' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2518 [1/1] (0.00ns)   --->   "%x_assign_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_323, i1 %tmp_163" [src/enc.c:127]   --->   Operation 2518 'bitconcatenate' 'x_assign_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_82)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_81, i32 6" [src/enc.c:124]   --->   Operation 2519 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_82)   --->   "%xor_ln125_82 = xor i8 %x_assign_49, i8 14" [src/enc.c:125]   --->   Operation 2520 'xor' 'xor_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2521 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_82 = select i1 %tmp_164, i8 %xor_ln125_82, i8 %x_assign_49" [src/enc.c:124]   --->   Operation 2521 'select' 'select_ln124_82' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2522 [1/1] (0.00ns)   --->   "%trunc_ln127_330 = trunc i8 %select_ln124_82" [src/enc.c:127]   --->   Operation 2522 'trunc' 'trunc_ln127_330' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_82, i32 7" [src/enc.c:127]   --->   Operation 2523 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln127_331 = trunc i8 %select_ln124_82" [src/enc.c:127]   --->   Operation 2524 'trunc' 'trunc_ln127_331' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2525 [1/1] (0.00ns)   --->   "%trunc_ln127_332 = trunc i8 %select_ln124_82" [src/enc.c:127]   --->   Operation 2525 'trunc' 'trunc_ln127_332' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2526 [1/1] (0.00ns)   --->   "%trunc_ln127_333 = trunc i8 %select_ln124_82" [src/enc.c:127]   --->   Operation 2526 'trunc' 'trunc_ln127_333' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2527 [1/1] (0.00ns)   --->   "%trunc_ln127_334 = trunc i8 %select_ln124_82" [src/enc.c:127]   --->   Operation 2527 'trunc' 'trunc_ln127_334' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln127_335 = trunc i8 %select_ln124_82" [src/enc.c:127]   --->   Operation 2528 'trunc' 'trunc_ln127_335' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2529 [1/1] (0.00ns)   --->   "%trunc_ln127_336 = trunc i8 %select_ln124_82" [src/enc.c:127]   --->   Operation 2529 'trunc' 'trunc_ln127_336' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2530 [1/1] (0.00ns)   --->   "%or_ln127_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_330, i1 %tmp_165" [src/enc.c:127]   --->   Operation 2530 'bitconcatenate' 'or_ln127_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_83)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_35, i32 7" [src/enc.c:124]   --->   Operation 2531 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_83)   --->   "%xor_ln125_83 = xor i8 %z_35, i8 14" [src/enc.c:125]   --->   Operation 2532 'xor' 'xor_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2533 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_83 = select i1 %tmp_166, i8 %xor_ln125_83, i8 %z_35" [src/enc.c:124]   --->   Operation 2533 'select' 'select_ln124_83' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln127_337 = trunc i8 %select_ln124_83" [src/enc.c:127]   --->   Operation 2534 'trunc' 'trunc_ln127_337' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2535 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_83, i32 7" [src/enc.c:127]   --->   Operation 2535 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2536 [1/1] (0.00ns)   --->   "%trunc_ln127_338 = trunc i8 %select_ln124_83" [src/enc.c:127]   --->   Operation 2536 'trunc' 'trunc_ln127_338' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2537 [1/1] (0.00ns)   --->   "%trunc_ln127_339 = trunc i8 %select_ln124_83" [src/enc.c:127]   --->   Operation 2537 'trunc' 'trunc_ln127_339' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2538 [1/1] (0.00ns)   --->   "%trunc_ln127_340 = trunc i8 %select_ln124_83" [src/enc.c:127]   --->   Operation 2538 'trunc' 'trunc_ln127_340' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2539 [1/1] (0.00ns)   --->   "%trunc_ln127_341 = trunc i8 %select_ln124_83" [src/enc.c:127]   --->   Operation 2539 'trunc' 'trunc_ln127_341' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2540 [1/1] (0.00ns)   --->   "%trunc_ln127_342 = trunc i8 %select_ln124_83" [src/enc.c:127]   --->   Operation 2540 'trunc' 'trunc_ln127_342' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%trunc_ln127_343 = trunc i8 %select_ln124_83" [src/enc.c:127]   --->   Operation 2541 'trunc' 'trunc_ln127_343' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2542 [1/1] (0.00ns)   --->   "%x_assign_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_337, i1 %tmp_167" [src/enc.c:127]   --->   Operation 2542 'bitconcatenate' 'x_assign_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_84)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_83, i32 6" [src/enc.c:124]   --->   Operation 2543 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_84)   --->   "%xor_ln125_84 = xor i8 %x_assign_50, i8 14" [src/enc.c:125]   --->   Operation 2544 'xor' 'xor_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2545 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_84 = select i1 %tmp_168, i8 %xor_ln125_84, i8 %x_assign_50" [src/enc.c:124]   --->   Operation 2545 'select' 'select_ln124_84' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln127_344 = trunc i8 %select_ln124_84" [src/enc.c:127]   --->   Operation 2546 'trunc' 'trunc_ln127_344' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2547 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_84, i32 7" [src/enc.c:127]   --->   Operation 2547 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2548 [1/1] (0.00ns)   --->   "%trunc_ln127_345 = trunc i8 %select_ln124_84" [src/enc.c:127]   --->   Operation 2548 'trunc' 'trunc_ln127_345' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2549 [1/1] (0.00ns)   --->   "%trunc_ln127_346 = trunc i8 %select_ln124_84" [src/enc.c:127]   --->   Operation 2549 'trunc' 'trunc_ln127_346' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2550 [1/1] (0.00ns)   --->   "%trunc_ln127_347 = trunc i8 %select_ln124_84" [src/enc.c:127]   --->   Operation 2550 'trunc' 'trunc_ln127_347' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2551 [1/1] (0.00ns)   --->   "%trunc_ln127_348 = trunc i8 %select_ln124_84" [src/enc.c:127]   --->   Operation 2551 'trunc' 'trunc_ln127_348' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln127_349 = trunc i8 %select_ln124_84" [src/enc.c:127]   --->   Operation 2552 'trunc' 'trunc_ln127_349' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2553 [1/1] (0.00ns)   --->   "%trunc_ln127_350 = trunc i8 %select_ln124_84" [src/enc.c:127]   --->   Operation 2553 'trunc' 'trunc_ln127_350' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2554 [1/1] (0.00ns)   --->   "%or_ln127_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_344, i1 %tmp_169" [src/enc.c:127]   --->   Operation 2554 'bitconcatenate' 'or_ln127_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_85)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_32, i32 7" [src/enc.c:124]   --->   Operation 2555 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_85)   --->   "%xor_ln125_85 = xor i8 %z_32, i8 14" [src/enc.c:125]   --->   Operation 2556 'xor' 'xor_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2557 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_85 = select i1 %tmp_170, i8 %xor_ln125_85, i8 %z_32" [src/enc.c:124]   --->   Operation 2557 'select' 'select_ln124_85' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln127_351 = trunc i8 %select_ln124_85" [src/enc.c:127]   --->   Operation 2558 'trunc' 'trunc_ln127_351' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_85, i32 7" [src/enc.c:127]   --->   Operation 2559 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2560 [1/1] (0.00ns)   --->   "%trunc_ln127_352 = trunc i8 %select_ln124_85" [src/enc.c:127]   --->   Operation 2560 'trunc' 'trunc_ln127_352' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2561 [1/1] (0.00ns)   --->   "%trunc_ln127_353 = trunc i8 %select_ln124_85" [src/enc.c:127]   --->   Operation 2561 'trunc' 'trunc_ln127_353' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2562 [1/1] (0.00ns)   --->   "%trunc_ln127_354 = trunc i8 %select_ln124_85" [src/enc.c:127]   --->   Operation 2562 'trunc' 'trunc_ln127_354' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2563 [1/1] (0.00ns)   --->   "%trunc_ln127_355 = trunc i8 %select_ln124_85" [src/enc.c:127]   --->   Operation 2563 'trunc' 'trunc_ln127_355' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%trunc_ln127_356 = trunc i8 %select_ln124_85" [src/enc.c:127]   --->   Operation 2564 'trunc' 'trunc_ln127_356' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%trunc_ln127_357 = trunc i8 %select_ln124_85" [src/enc.c:127]   --->   Operation 2565 'trunc' 'trunc_ln127_357' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2566 [1/1] (0.00ns)   --->   "%x_assign_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_351, i1 %tmp_171" [src/enc.c:127]   --->   Operation 2566 'bitconcatenate' 'x_assign_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_86)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_85, i32 6" [src/enc.c:124]   --->   Operation 2567 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_86)   --->   "%xor_ln125_86 = xor i8 %x_assign_51, i8 14" [src/enc.c:125]   --->   Operation 2568 'xor' 'xor_ln125_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2569 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_86 = select i1 %tmp_172, i8 %xor_ln125_86, i8 %x_assign_51" [src/enc.c:124]   --->   Operation 2569 'select' 'select_ln124_86' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2570 [1/1] (0.00ns)   --->   "%trunc_ln127_358 = trunc i8 %select_ln124_86" [src/enc.c:127]   --->   Operation 2570 'trunc' 'trunc_ln127_358' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2571 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_86, i32 7" [src/enc.c:127]   --->   Operation 2571 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2572 [1/1] (0.00ns)   --->   "%trunc_ln127_359 = trunc i8 %select_ln124_86" [src/enc.c:127]   --->   Operation 2572 'trunc' 'trunc_ln127_359' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2573 [1/1] (0.00ns)   --->   "%trunc_ln127_360 = trunc i8 %select_ln124_86" [src/enc.c:127]   --->   Operation 2573 'trunc' 'trunc_ln127_360' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2574 [1/1] (0.00ns)   --->   "%trunc_ln127_361 = trunc i8 %select_ln124_86" [src/enc.c:127]   --->   Operation 2574 'trunc' 'trunc_ln127_361' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2575 [1/1] (0.00ns)   --->   "%trunc_ln127_362 = trunc i8 %select_ln124_86" [src/enc.c:127]   --->   Operation 2575 'trunc' 'trunc_ln127_362' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%trunc_ln127_363 = trunc i8 %select_ln124_86" [src/enc.c:127]   --->   Operation 2576 'trunc' 'trunc_ln127_363' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2577 [1/1] (0.00ns)   --->   "%or_ln127_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_358, i1 %tmp_173" [src/enc.c:127]   --->   Operation 2577 'bitconcatenate' 'or_ln127_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_87)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_80, i32 6" [src/enc.c:124]   --->   Operation 2578 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_87)   --->   "%xor_ln125_87 = xor i8 %x_assign_48, i8 14" [src/enc.c:125]   --->   Operation 2579 'xor' 'xor_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2580 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_87 = select i1 %tmp_174, i8 %xor_ln125_87, i8 %x_assign_48" [src/enc.c:124]   --->   Operation 2580 'select' 'select_ln124_87' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2581 [1/1] (0.00ns)   --->   "%trunc_ln127_364 = trunc i8 %select_ln124_87" [src/enc.c:127]   --->   Operation 2581 'trunc' 'trunc_ln127_364' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_87, i32 7" [src/enc.c:127]   --->   Operation 2582 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln127_365 = trunc i8 %select_ln124_87" [src/enc.c:127]   --->   Operation 2583 'trunc' 'trunc_ln127_365' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2584 [1/1] (0.00ns)   --->   "%trunc_ln127_366 = trunc i8 %select_ln124_87" [src/enc.c:127]   --->   Operation 2584 'trunc' 'trunc_ln127_366' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2585 [1/1] (0.00ns)   --->   "%trunc_ln127_367 = trunc i8 %select_ln124_87" [src/enc.c:127]   --->   Operation 2585 'trunc' 'trunc_ln127_367' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2586 [1/1] (0.00ns)   --->   "%trunc_ln127_368 = trunc i8 %select_ln124_87" [src/enc.c:127]   --->   Operation 2586 'trunc' 'trunc_ln127_368' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%trunc_ln127_369 = trunc i8 %select_ln124_87" [src/enc.c:127]   --->   Operation 2587 'trunc' 'trunc_ln127_369' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2588 [1/1] (0.00ns)   --->   "%or_ln127_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_364, i1 %tmp_175" [src/enc.c:127]   --->   Operation 2588 'bitconcatenate' 'or_ln127_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2589 [1/1] (0.00ns)   --->   "%or_ln117_215 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_336, i1 %tmp_165" [src/enc.c:117]   --->   Operation 2589 'bitconcatenate' 'or_ln117_215' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%or_ln117_216 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_343, i1 %tmp_167" [src/enc.c:117]   --->   Operation 2590 'bitconcatenate' 'or_ln117_216' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2591 [1/1] (0.00ns)   --->   "%or_ln117_217 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_335, i1 %tmp_165" [src/enc.c:117]   --->   Operation 2591 'bitconcatenate' 'or_ln117_217' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2592 [1/1] (0.00ns)   --->   "%or_ln117_218 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_342, i1 %tmp_167" [src/enc.c:117]   --->   Operation 2592 'bitconcatenate' 'or_ln117_218' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2593 [1/1] (0.00ns)   --->   "%or_ln117_219 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_334, i1 %tmp_165" [src/enc.c:117]   --->   Operation 2593 'bitconcatenate' 'or_ln117_219' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2594 [1/1] (0.00ns)   --->   "%or_ln117_220 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_341, i1 %tmp_167" [src/enc.c:117]   --->   Operation 2594 'bitconcatenate' 'or_ln117_220' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2595 [1/1] (0.00ns)   --->   "%or_ln117_221 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_333, i1 %tmp_165" [src/enc.c:117]   --->   Operation 2595 'bitconcatenate' 'or_ln117_221' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2596 [1/1] (0.00ns)   --->   "%or_ln117_222 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_340, i1 %tmp_167" [src/enc.c:117]   --->   Operation 2596 'bitconcatenate' 'or_ln117_222' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2597 [1/1] (0.00ns)   --->   "%or_ln117_223 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_332, i1 %tmp_165" [src/enc.c:117]   --->   Operation 2597 'bitconcatenate' 'or_ln117_223' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2598 [1/1] (0.00ns)   --->   "%or_ln117_224 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_339, i1 %tmp_167" [src/enc.c:117]   --->   Operation 2598 'bitconcatenate' 'or_ln117_224' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2599 [1/1] (0.00ns)   --->   "%or_ln117_225 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_331, i1 %tmp_165" [src/enc.c:117]   --->   Operation 2599 'bitconcatenate' 'or_ln117_225' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2600 [1/1] (0.00ns)   --->   "%or_ln117_226 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_338, i1 %tmp_167" [src/enc.c:117]   --->   Operation 2600 'bitconcatenate' 'or_ln117_226' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_68)   --->   "%xor_ln117_1156 = xor i8 %x_assign_50, i8 %or_ln127_31" [src/enc.c:117]   --->   Operation 2601 'xor' 'xor_ln117_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1545)   --->   "%trunc_ln117_135 = trunc i8 %z_32" [src/enc.c:117]   --->   Operation 2602 'trunc' 'trunc_ln117_135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1545)   --->   "%xor_ln117_1157 = xor i7 %or_ln117_226, i7 %or_ln117_225" [src/enc.c:117]   --->   Operation 2603 'xor' 'xor_ln117_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1546)   --->   "%trunc_ln117_136 = trunc i8 %z_32" [src/enc.c:117]   --->   Operation 2604 'trunc' 'trunc_ln117_136' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1546)   --->   "%xor_ln117_1158 = xor i6 %or_ln117_224, i6 %or_ln117_223" [src/enc.c:117]   --->   Operation 2605 'xor' 'xor_ln117_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1547)   --->   "%trunc_ln117_137 = trunc i8 %z_32" [src/enc.c:117]   --->   Operation 2606 'trunc' 'trunc_ln117_137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1547)   --->   "%xor_ln117_1159 = xor i5 %or_ln117_222, i5 %or_ln117_221" [src/enc.c:117]   --->   Operation 2607 'xor' 'xor_ln117_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1548)   --->   "%trunc_ln117_138 = trunc i8 %z_32" [src/enc.c:117]   --->   Operation 2608 'trunc' 'trunc_ln117_138' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1548)   --->   "%xor_ln117_1160 = xor i4 %or_ln117_220, i4 %or_ln117_219" [src/enc.c:117]   --->   Operation 2609 'xor' 'xor_ln117_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1549)   --->   "%trunc_ln117_139 = trunc i8 %z_32" [src/enc.c:117]   --->   Operation 2610 'trunc' 'trunc_ln117_139' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1549)   --->   "%xor_ln117_1161 = xor i3 %or_ln117_218, i3 %or_ln117_217" [src/enc.c:117]   --->   Operation 2611 'xor' 'xor_ln117_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%trunc_ln117_140 = trunc i8 %z_32" [src/enc.c:117]   --->   Operation 2612 'trunc' 'trunc_ln117_140' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%xor_ln117_1162 = xor i2 %or_ln117_216, i2 %or_ln117_215" [src/enc.c:117]   --->   Operation 2613 'xor' 'xor_ln117_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1551)   --->   "%trunc_ln117_141 = trunc i8 %z_32" [src/enc.c:117]   --->   Operation 2614 'trunc' 'trunc_ln117_141' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1551)   --->   "%xor_ln117_1163 = xor i1 %tmp_167, i1 %tmp_165" [src/enc.c:117]   --->   Operation 2615 'xor' 'xor_ln117_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_68)   --->   "%xor_ln117_1164 = xor i8 %xor_ln117_1156, i8 %z_32" [src/enc.c:117]   --->   Operation 2616 'xor' 'xor_ln117_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2617 [1/1] (0.00ns)   --->   "%or_ln117_227 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_350, i1 %tmp_169" [src/enc.c:117]   --->   Operation 2617 'bitconcatenate' 'or_ln117_227' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2618 [1/1] (0.00ns)   --->   "%or_ln117_228 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_349, i1 %tmp_169" [src/enc.c:117]   --->   Operation 2618 'bitconcatenate' 'or_ln117_228' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2619 [1/1] (0.00ns)   --->   "%or_ln117_229 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_348, i1 %tmp_169" [src/enc.c:117]   --->   Operation 2619 'bitconcatenate' 'or_ln117_229' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2620 [1/1] (0.00ns)   --->   "%or_ln117_230 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_347, i1 %tmp_169" [src/enc.c:117]   --->   Operation 2620 'bitconcatenate' 'or_ln117_230' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2621 [1/1] (0.00ns)   --->   "%or_ln117_231 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_346, i1 %tmp_169" [src/enc.c:117]   --->   Operation 2621 'bitconcatenate' 'or_ln117_231' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2622 [1/1] (0.00ns)   --->   "%or_ln117_232 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_345, i1 %tmp_169" [src/enc.c:117]   --->   Operation 2622 'bitconcatenate' 'or_ln117_232' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_68)   --->   "%xor_ln117_1172 = xor i8 %xor_ln117_44, i8 %or_ln127_32" [src/enc.c:117]   --->   Operation 2623 'xor' 'xor_ln117_1172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2624 [1/1] (0.00ns)   --->   "%or_ln117_233 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_321, i1 %tmp_161" [src/enc.c:117]   --->   Operation 2624 'bitconcatenate' 'or_ln117_233' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1545)   --->   "%xor_ln117_1173 = xor i7 %xor_ln117_1171, i7 %or_ln117_232" [src/enc.c:117]   --->   Operation 2625 'xor' 'xor_ln117_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2626 [1/1] (0.00ns)   --->   "%or_ln117_234 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_320, i1 %tmp_161" [src/enc.c:117]   --->   Operation 2626 'bitconcatenate' 'or_ln117_234' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1546)   --->   "%xor_ln117_1174 = xor i6 %xor_ln117_1170, i6 %or_ln117_231" [src/enc.c:117]   --->   Operation 2627 'xor' 'xor_ln117_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2628 [1/1] (0.00ns)   --->   "%or_ln117_235 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_319, i1 %tmp_161" [src/enc.c:117]   --->   Operation 2628 'bitconcatenate' 'or_ln117_235' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1547)   --->   "%xor_ln117_1175 = xor i5 %xor_ln117_1169, i5 %or_ln117_230" [src/enc.c:117]   --->   Operation 2629 'xor' 'xor_ln117_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2630 [1/1] (0.00ns)   --->   "%or_ln117_236 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_318, i1 %tmp_161" [src/enc.c:117]   --->   Operation 2630 'bitconcatenate' 'or_ln117_236' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1548)   --->   "%xor_ln117_1176 = xor i4 %xor_ln117_1168, i4 %or_ln117_229" [src/enc.c:117]   --->   Operation 2631 'xor' 'xor_ln117_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2632 [1/1] (0.00ns)   --->   "%or_ln117_237 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_317, i1 %tmp_161" [src/enc.c:117]   --->   Operation 2632 'bitconcatenate' 'or_ln117_237' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1549)   --->   "%xor_ln117_1177 = xor i3 %xor_ln117_1167, i3 %or_ln117_228" [src/enc.c:117]   --->   Operation 2633 'xor' 'xor_ln117_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%or_ln117_238 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_322, i1 %tmp_161" [src/enc.c:117]   --->   Operation 2634 'bitconcatenate' 'or_ln117_238' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%xor_ln117_1178 = xor i2 %xor_ln117_1166, i2 %or_ln117_227" [src/enc.c:117]   --->   Operation 2635 'xor' 'xor_ln117_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1551)   --->   "%xor_ln117_1179 = xor i1 %xor_ln117_1165, i1 %tmp_169" [src/enc.c:117]   --->   Operation 2636 'xor' 'xor_ln117_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_68)   --->   "%xor_ln117_1180 = xor i8 %xor_ln117_1172, i8 %x_assign_48" [src/enc.c:117]   --->   Operation 2637 'xor' 'xor_ln117_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1551)   --->   "%xor_ln117_1181 = xor i1 %xor_ln117_1163, i1 %trunc_ln117_141" [src/enc.c:117]   --->   Operation 2638 'xor' 'xor_ln117_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1551)   --->   "%xor_ln117_1182 = xor i1 %xor_ln117_1179, i1 %tmp_161" [src/enc.c:117]   --->   Operation 2639 'xor' 'xor_ln117_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%xor_ln117_1183 = xor i2 %xor_ln117_1162, i2 %trunc_ln117_140" [src/enc.c:117]   --->   Operation 2640 'xor' 'xor_ln117_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1550)   --->   "%xor_ln117_1184 = xor i2 %xor_ln117_1178, i2 %or_ln117_238" [src/enc.c:117]   --->   Operation 2641 'xor' 'xor_ln117_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1549)   --->   "%xor_ln117_1185 = xor i3 %xor_ln117_1161, i3 %trunc_ln117_139" [src/enc.c:117]   --->   Operation 2642 'xor' 'xor_ln117_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1549)   --->   "%xor_ln117_1186 = xor i3 %xor_ln117_1177, i3 %or_ln117_237" [src/enc.c:117]   --->   Operation 2643 'xor' 'xor_ln117_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1548)   --->   "%xor_ln117_1187 = xor i4 %xor_ln117_1160, i4 %trunc_ln117_138" [src/enc.c:117]   --->   Operation 2644 'xor' 'xor_ln117_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1548)   --->   "%xor_ln117_1188 = xor i4 %xor_ln117_1176, i4 %or_ln117_236" [src/enc.c:117]   --->   Operation 2645 'xor' 'xor_ln117_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1547)   --->   "%xor_ln117_1189 = xor i5 %xor_ln117_1159, i5 %trunc_ln117_137" [src/enc.c:117]   --->   Operation 2646 'xor' 'xor_ln117_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1547)   --->   "%xor_ln117_1190 = xor i5 %xor_ln117_1175, i5 %or_ln117_235" [src/enc.c:117]   --->   Operation 2647 'xor' 'xor_ln117_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1546)   --->   "%xor_ln117_1191 = xor i6 %xor_ln117_1158, i6 %trunc_ln117_136" [src/enc.c:117]   --->   Operation 2648 'xor' 'xor_ln117_1191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1546)   --->   "%xor_ln117_1192 = xor i6 %xor_ln117_1174, i6 %or_ln117_234" [src/enc.c:117]   --->   Operation 2649 'xor' 'xor_ln117_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1545)   --->   "%xor_ln117_1193 = xor i7 %xor_ln117_1157, i7 %trunc_ln117_135" [src/enc.c:117]   --->   Operation 2650 'xor' 'xor_ln117_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1545)   --->   "%xor_ln117_1194 = xor i7 %xor_ln117_1173, i7 %or_ln117_233" [src/enc.c:117]   --->   Operation 2651 'xor' 'xor_ln117_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2652 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_68 = xor i8 %xor_ln117_1180, i8 %xor_ln117_1164" [src/enc.c:117]   --->   Operation 2652 'xor' 'xor_ln117_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%or_ln117_239 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_329, i1 %tmp_163" [src/enc.c:117]   --->   Operation 2653 'bitconcatenate' 'or_ln117_239' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%or_ln117_240 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_328, i1 %tmp_163" [src/enc.c:117]   --->   Operation 2654 'bitconcatenate' 'or_ln117_240' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2655 [1/1] (0.00ns)   --->   "%or_ln117_241 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_324, i1 %tmp_163" [src/enc.c:117]   --->   Operation 2655 'bitconcatenate' 'or_ln117_241' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2656 [1/1] (0.00ns)   --->   "%or_ln117_242 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_325, i1 %tmp_163" [src/enc.c:117]   --->   Operation 2656 'bitconcatenate' 'or_ln117_242' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2657 [1/1] (0.00ns)   --->   "%or_ln117_243 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_326, i1 %tmp_163" [src/enc.c:117]   --->   Operation 2657 'bitconcatenate' 'or_ln117_243' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2658 [1/1] (0.00ns)   --->   "%or_ln117_244 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_327, i1 %tmp_163" [src/enc.c:117]   --->   Operation 2658 'bitconcatenate' 'or_ln117_244' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_69)   --->   "%xor_ln117_1195 = xor i8 %x_assign_49, i8 %or_ln127_31" [src/enc.c:117]   --->   Operation 2659 'xor' 'xor_ln117_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1583)   --->   "%trunc_ln117_142 = trunc i8 %z_33" [src/enc.c:117]   --->   Operation 2660 'trunc' 'trunc_ln117_142' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1583)   --->   "%xor_ln117_1196 = xor i7 %or_ln117_244, i7 %or_ln117_225" [src/enc.c:117]   --->   Operation 2661 'xor' 'xor_ln117_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1584)   --->   "%trunc_ln117_143 = trunc i8 %z_33" [src/enc.c:117]   --->   Operation 2662 'trunc' 'trunc_ln117_143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1584)   --->   "%xor_ln117_1197 = xor i6 %or_ln117_243, i6 %or_ln117_223" [src/enc.c:117]   --->   Operation 2663 'xor' 'xor_ln117_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1585)   --->   "%trunc_ln117_144 = trunc i8 %z_33" [src/enc.c:117]   --->   Operation 2664 'trunc' 'trunc_ln117_144' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1585)   --->   "%xor_ln117_1198 = xor i5 %or_ln117_242, i5 %or_ln117_221" [src/enc.c:117]   --->   Operation 2665 'xor' 'xor_ln117_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1586)   --->   "%trunc_ln117_145 = trunc i8 %z_33" [src/enc.c:117]   --->   Operation 2666 'trunc' 'trunc_ln117_145' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1586)   --->   "%xor_ln117_1199 = xor i4 %or_ln117_241, i4 %or_ln117_219" [src/enc.c:117]   --->   Operation 2667 'xor' 'xor_ln117_1199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%trunc_ln117_146 = trunc i8 %z_33" [src/enc.c:117]   --->   Operation 2668 'trunc' 'trunc_ln117_146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%xor_ln117_1200 = xor i3 %or_ln117_240, i3 %or_ln117_217" [src/enc.c:117]   --->   Operation 2669 'xor' 'xor_ln117_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%trunc_ln117_147 = trunc i8 %z_33" [src/enc.c:117]   --->   Operation 2670 'trunc' 'trunc_ln117_147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%xor_ln117_1201 = xor i2 %or_ln117_239, i2 %or_ln117_215" [src/enc.c:117]   --->   Operation 2671 'xor' 'xor_ln117_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_69)   --->   "%xor_ln117_1202 = xor i8 %xor_ln117_1195, i8 %z_33" [src/enc.c:117]   --->   Operation 2672 'xor' 'xor_ln117_1202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_69)   --->   "%xor_ln117_1209 = xor i8 %xor_ln117_45, i8 %or_ln127_32" [src/enc.c:117]   --->   Operation 2673 'xor' 'xor_ln117_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2674 [1/1] (0.00ns)   --->   "%or_ln117_245 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_355, i1 %tmp_171" [src/enc.c:117]   --->   Operation 2674 'bitconcatenate' 'or_ln117_245' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1583)   --->   "%xor_ln117_1210 = xor i7 %xor_ln117_1208, i7 %or_ln117_232" [src/enc.c:117]   --->   Operation 2675 'xor' 'xor_ln117_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2676 [1/1] (0.00ns)   --->   "%or_ln117_246 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_354, i1 %tmp_171" [src/enc.c:117]   --->   Operation 2676 'bitconcatenate' 'or_ln117_246' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1584)   --->   "%xor_ln117_1211 = xor i6 %xor_ln117_1207, i6 %or_ln117_231" [src/enc.c:117]   --->   Operation 2677 'xor' 'xor_ln117_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2678 [1/1] (0.00ns)   --->   "%or_ln117_247 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_353, i1 %tmp_171" [src/enc.c:117]   --->   Operation 2678 'bitconcatenate' 'or_ln117_247' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1585)   --->   "%xor_ln117_1212 = xor i5 %xor_ln117_1206, i5 %or_ln117_230" [src/enc.c:117]   --->   Operation 2679 'xor' 'xor_ln117_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2680 [1/1] (0.00ns)   --->   "%or_ln117_248 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_352, i1 %tmp_171" [src/enc.c:117]   --->   Operation 2680 'bitconcatenate' 'or_ln117_248' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1586)   --->   "%xor_ln117_1213 = xor i4 %xor_ln117_1205, i4 %or_ln117_229" [src/enc.c:117]   --->   Operation 2681 'xor' 'xor_ln117_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%or_ln117_249 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_357, i1 %tmp_171" [src/enc.c:117]   --->   Operation 2682 'bitconcatenate' 'or_ln117_249' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%xor_ln117_1214 = xor i3 %xor_ln117_1204, i3 %or_ln117_228" [src/enc.c:117]   --->   Operation 2683 'xor' 'xor_ln117_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%or_ln117_250 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_356, i1 %tmp_171" [src/enc.c:117]   --->   Operation 2684 'bitconcatenate' 'or_ln117_250' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%xor_ln117_1215 = xor i2 %xor_ln117_1203, i2 %or_ln117_227" [src/enc.c:117]   --->   Operation 2685 'xor' 'xor_ln117_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_69)   --->   "%xor_ln117_1216 = xor i8 %xor_ln117_1209, i8 %x_assign_51" [src/enc.c:117]   --->   Operation 2686 'xor' 'xor_ln117_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%xor_ln117_1217 = xor i2 %xor_ln117_1201, i2 %trunc_ln117_147" [src/enc.c:117]   --->   Operation 2687 'xor' 'xor_ln117_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1588)   --->   "%xor_ln117_1218 = xor i2 %xor_ln117_1215, i2 %or_ln117_250" [src/enc.c:117]   --->   Operation 2688 'xor' 'xor_ln117_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%xor_ln117_1219 = xor i3 %xor_ln117_1200, i3 %trunc_ln117_146" [src/enc.c:117]   --->   Operation 2689 'xor' 'xor_ln117_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1587)   --->   "%xor_ln117_1220 = xor i3 %xor_ln117_1214, i3 %or_ln117_249" [src/enc.c:117]   --->   Operation 2690 'xor' 'xor_ln117_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1586)   --->   "%xor_ln117_1221 = xor i4 %xor_ln117_1199, i4 %trunc_ln117_145" [src/enc.c:117]   --->   Operation 2691 'xor' 'xor_ln117_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1586)   --->   "%xor_ln117_1222 = xor i4 %xor_ln117_1213, i4 %or_ln117_248" [src/enc.c:117]   --->   Operation 2692 'xor' 'xor_ln117_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1585)   --->   "%xor_ln117_1223 = xor i5 %xor_ln117_1198, i5 %trunc_ln117_144" [src/enc.c:117]   --->   Operation 2693 'xor' 'xor_ln117_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1585)   --->   "%xor_ln117_1224 = xor i5 %xor_ln117_1212, i5 %or_ln117_247" [src/enc.c:117]   --->   Operation 2694 'xor' 'xor_ln117_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1584)   --->   "%xor_ln117_1225 = xor i6 %xor_ln117_1197, i6 %trunc_ln117_143" [src/enc.c:117]   --->   Operation 2695 'xor' 'xor_ln117_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1584)   --->   "%xor_ln117_1226 = xor i6 %xor_ln117_1211, i6 %or_ln117_246" [src/enc.c:117]   --->   Operation 2696 'xor' 'xor_ln117_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1583)   --->   "%xor_ln117_1227 = xor i7 %xor_ln117_1196, i7 %trunc_ln117_142" [src/enc.c:117]   --->   Operation 2697 'xor' 'xor_ln117_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1583)   --->   "%xor_ln117_1228 = xor i7 %xor_ln117_1210, i7 %or_ln117_245" [src/enc.c:117]   --->   Operation 2698 'xor' 'xor_ln117_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2699 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_69 = xor i8 %xor_ln117_1216, i8 %xor_ln117_1202" [src/enc.c:117]   --->   Operation 2699 'xor' 'xor_ln117_69' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%or_ln117_251 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_363, i1 %tmp_173" [src/enc.c:117]   --->   Operation 2700 'bitconcatenate' 'or_ln117_251' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2701 [1/1] (0.00ns)   --->   "%or_ln117_252 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_359, i1 %tmp_173" [src/enc.c:117]   --->   Operation 2701 'bitconcatenate' 'or_ln117_252' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2702 [1/1] (0.00ns)   --->   "%or_ln117_253 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_360, i1 %tmp_173" [src/enc.c:117]   --->   Operation 2702 'bitconcatenate' 'or_ln117_253' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2703 [1/1] (0.00ns)   --->   "%or_ln117_254 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_361, i1 %tmp_173" [src/enc.c:117]   --->   Operation 2703 'bitconcatenate' 'or_ln117_254' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2704 [1/1] (0.00ns)   --->   "%or_ln117_255 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_362, i1 %tmp_173" [src/enc.c:117]   --->   Operation 2704 'bitconcatenate' 'or_ln117_255' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_70)   --->   "%xor_ln117_1229 = xor i8 %or_ln127_33, i8 %x_assign_50" [src/enc.c:117]   --->   Operation 2705 'xor' 'xor_ln117_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1617)   --->   "%trunc_ln117_148 = trunc i8 %z_34" [src/enc.c:117]   --->   Operation 2706 'trunc' 'trunc_ln117_148' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1617)   --->   "%xor_ln117_1230 = xor i7 %or_ln117_255, i7 %or_ln117_226" [src/enc.c:117]   --->   Operation 2707 'xor' 'xor_ln117_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1619)   --->   "%trunc_ln117_149 = trunc i8 %z_34" [src/enc.c:117]   --->   Operation 2708 'trunc' 'trunc_ln117_149' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1619)   --->   "%xor_ln117_1231 = xor i6 %or_ln117_254, i6 %or_ln117_224" [src/enc.c:117]   --->   Operation 2709 'xor' 'xor_ln117_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1621)   --->   "%trunc_ln117_150 = trunc i8 %z_34" [src/enc.c:117]   --->   Operation 2710 'trunc' 'trunc_ln117_150' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1621)   --->   "%xor_ln117_1232 = xor i5 %or_ln117_253, i5 %or_ln117_222" [src/enc.c:117]   --->   Operation 2711 'xor' 'xor_ln117_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1623)   --->   "%trunc_ln117_151 = trunc i8 %z_34" [src/enc.c:117]   --->   Operation 2712 'trunc' 'trunc_ln117_151' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1623)   --->   "%xor_ln117_1233 = xor i4 %or_ln117_252, i4 %or_ln117_220" [src/enc.c:117]   --->   Operation 2713 'xor' 'xor_ln117_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%trunc_ln117_152 = trunc i8 %z_34" [src/enc.c:117]   --->   Operation 2714 'trunc' 'trunc_ln117_152' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%xor_ln117_1234 = xor i3 %or_ln117_251, i3 %or_ln117_218" [src/enc.c:117]   --->   Operation 2715 'xor' 'xor_ln117_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_70)   --->   "%xor_ln117_1235 = xor i8 %xor_ln117_1229, i8 %z_34" [src/enc.c:117]   --->   Operation 2716 'xor' 'xor_ln117_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%or_ln117_256 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_369, i1 %tmp_175" [src/enc.c:117]   --->   Operation 2717 'bitconcatenate' 'or_ln117_256' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2718 [1/1] (0.00ns)   --->   "%or_ln117_257 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_365, i1 %tmp_175" [src/enc.c:117]   --->   Operation 2718 'bitconcatenate' 'or_ln117_257' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2719 [1/1] (0.00ns)   --->   "%or_ln117_258 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_366, i1 %tmp_175" [src/enc.c:117]   --->   Operation 2719 'bitconcatenate' 'or_ln117_258' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2720 [1/1] (0.00ns)   --->   "%or_ln117_259 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_367, i1 %tmp_175" [src/enc.c:117]   --->   Operation 2720 'bitconcatenate' 'or_ln117_259' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2721 [1/1] (0.00ns)   --->   "%or_ln117_260 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_368, i1 %tmp_175" [src/enc.c:117]   --->   Operation 2721 'bitconcatenate' 'or_ln117_260' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_70)   --->   "%xor_ln117_1241 = xor i8 %xor_ln117_46, i8 %or_ln127_34" [src/enc.c:117]   --->   Operation 2722 'xor' 'xor_ln117_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1617)   --->   "%xor_ln117_1242 = xor i7 %xor_ln117_1240, i7 %or_ln117_260" [src/enc.c:117]   --->   Operation 2723 'xor' 'xor_ln117_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1619)   --->   "%xor_ln117_1243 = xor i6 %xor_ln117_1239, i6 %or_ln117_259" [src/enc.c:117]   --->   Operation 2724 'xor' 'xor_ln117_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1621)   --->   "%xor_ln117_1244 = xor i5 %xor_ln117_1238, i5 %or_ln117_258" [src/enc.c:117]   --->   Operation 2725 'xor' 'xor_ln117_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1623)   --->   "%xor_ln117_1245 = xor i4 %xor_ln117_1237, i4 %or_ln117_257" [src/enc.c:117]   --->   Operation 2726 'xor' 'xor_ln117_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%xor_ln117_1246 = xor i3 %xor_ln117_1236, i3 %or_ln117_256" [src/enc.c:117]   --->   Operation 2727 'xor' 'xor_ln117_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_70)   --->   "%xor_ln117_1247 = xor i8 %xor_ln117_1241, i8 %x_assign_48" [src/enc.c:117]   --->   Operation 2728 'xor' 'xor_ln117_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%xor_ln117_1248 = xor i3 %xor_ln117_1234, i3 %trunc_ln117_152" [src/enc.c:117]   --->   Operation 2729 'xor' 'xor_ln117_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1625)   --->   "%xor_ln117_1249 = xor i3 %xor_ln117_1246, i3 %or_ln117_237" [src/enc.c:117]   --->   Operation 2730 'xor' 'xor_ln117_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1623)   --->   "%xor_ln117_1250 = xor i4 %xor_ln117_1233, i4 %trunc_ln117_151" [src/enc.c:117]   --->   Operation 2731 'xor' 'xor_ln117_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1623)   --->   "%xor_ln117_1251 = xor i4 %xor_ln117_1245, i4 %or_ln117_236" [src/enc.c:117]   --->   Operation 2732 'xor' 'xor_ln117_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1621)   --->   "%xor_ln117_1252 = xor i5 %xor_ln117_1232, i5 %trunc_ln117_150" [src/enc.c:117]   --->   Operation 2733 'xor' 'xor_ln117_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1621)   --->   "%xor_ln117_1253 = xor i5 %xor_ln117_1244, i5 %or_ln117_235" [src/enc.c:117]   --->   Operation 2734 'xor' 'xor_ln117_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1619)   --->   "%xor_ln117_1254 = xor i6 %xor_ln117_1231, i6 %trunc_ln117_149" [src/enc.c:117]   --->   Operation 2735 'xor' 'xor_ln117_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1619)   --->   "%xor_ln117_1255 = xor i6 %xor_ln117_1243, i6 %or_ln117_234" [src/enc.c:117]   --->   Operation 2736 'xor' 'xor_ln117_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1617)   --->   "%xor_ln117_1256 = xor i7 %xor_ln117_1230, i7 %trunc_ln117_148" [src/enc.c:117]   --->   Operation 2737 'xor' 'xor_ln117_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1617)   --->   "%xor_ln117_1257 = xor i7 %xor_ln117_1242, i7 %or_ln117_233" [src/enc.c:117]   --->   Operation 2738 'xor' 'xor_ln117_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2739 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_70 = xor i8 %xor_ln117_1247, i8 %xor_ln117_1235" [src/enc.c:117]   --->   Operation 2739 'xor' 'xor_ln117_70' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_71)   --->   "%xor_ln117_1258 = xor i8 %x_assign_49, i8 %or_ln127_33" [src/enc.c:117]   --->   Operation 2740 'xor' 'xor_ln117_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1645)   --->   "%trunc_ln117_153 = trunc i8 %z_35" [src/enc.c:117]   --->   Operation 2741 'trunc' 'trunc_ln117_153' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1645)   --->   "%xor_ln117_1259 = xor i4 %or_ln117_241, i4 %or_ln117_252" [src/enc.c:117]   --->   Operation 2742 'xor' 'xor_ln117_1259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1647)   --->   "%trunc_ln117_154 = trunc i8 %z_35" [src/enc.c:117]   --->   Operation 2743 'trunc' 'trunc_ln117_154' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1647)   --->   "%xor_ln117_1260 = xor i5 %or_ln117_242, i5 %or_ln117_253" [src/enc.c:117]   --->   Operation 2744 'xor' 'xor_ln117_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1649)   --->   "%trunc_ln117_155 = trunc i8 %z_35" [src/enc.c:117]   --->   Operation 2745 'trunc' 'trunc_ln117_155' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1649)   --->   "%xor_ln117_1261 = xor i6 %or_ln117_243, i6 %or_ln117_254" [src/enc.c:117]   --->   Operation 2746 'xor' 'xor_ln117_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1651)   --->   "%trunc_ln117_156 = trunc i8 %z_35" [src/enc.c:117]   --->   Operation 2747 'trunc' 'trunc_ln117_156' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1651)   --->   "%xor_ln117_1262 = xor i7 %or_ln117_244, i7 %or_ln117_255" [src/enc.c:117]   --->   Operation 2748 'xor' 'xor_ln117_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_71)   --->   "%xor_ln117_1263 = xor i8 %xor_ln117_1258, i8 %z_35" [src/enc.c:117]   --->   Operation 2749 'xor' 'xor_ln117_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_71)   --->   "%xor_ln117_1264 = xor i8 %x_assign_51, i8 %or_ln127_34" [src/enc.c:117]   --->   Operation 2750 'xor' 'xor_ln117_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1645)   --->   "%xor_ln117_1266 = xor i4 %or_ln117_248, i4 %or_ln117_257" [src/enc.c:117]   --->   Operation 2751 'xor' 'xor_ln117_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1647)   --->   "%xor_ln117_1268 = xor i5 %or_ln117_247, i5 %or_ln117_258" [src/enc.c:117]   --->   Operation 2752 'xor' 'xor_ln117_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1649)   --->   "%xor_ln117_1270 = xor i6 %or_ln117_246, i6 %or_ln117_259" [src/enc.c:117]   --->   Operation 2753 'xor' 'xor_ln117_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1651)   --->   "%xor_ln117_1272 = xor i7 %or_ln117_245, i7 %or_ln117_260" [src/enc.c:117]   --->   Operation 2754 'xor' 'xor_ln117_1272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_71)   --->   "%xor_ln117_1273 = xor i8 %xor_ln117_1264, i8 %xor_ln117_47" [src/enc.c:117]   --->   Operation 2755 'xor' 'xor_ln117_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1651)   --->   "%xor_ln117_1274 = xor i7 %xor_ln117_1262, i7 %trunc_ln117_156" [src/enc.c:117]   --->   Operation 2756 'xor' 'xor_ln117_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1651)   --->   "%xor_ln117_1275 = xor i7 %xor_ln117_1272, i7 %xor_ln117_1271" [src/enc.c:117]   --->   Operation 2757 'xor' 'xor_ln117_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1649)   --->   "%xor_ln117_1276 = xor i6 %xor_ln117_1261, i6 %trunc_ln117_155" [src/enc.c:117]   --->   Operation 2758 'xor' 'xor_ln117_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1649)   --->   "%xor_ln117_1277 = xor i6 %xor_ln117_1270, i6 %xor_ln117_1269" [src/enc.c:117]   --->   Operation 2759 'xor' 'xor_ln117_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1647)   --->   "%xor_ln117_1278 = xor i5 %xor_ln117_1260, i5 %trunc_ln117_154" [src/enc.c:117]   --->   Operation 2760 'xor' 'xor_ln117_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1647)   --->   "%xor_ln117_1279 = xor i5 %xor_ln117_1268, i5 %xor_ln117_1267" [src/enc.c:117]   --->   Operation 2761 'xor' 'xor_ln117_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1645)   --->   "%xor_ln117_1280 = xor i4 %xor_ln117_1259, i4 %trunc_ln117_153" [src/enc.c:117]   --->   Operation 2762 'xor' 'xor_ln117_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1645)   --->   "%xor_ln117_1281 = xor i4 %xor_ln117_1266, i4 %xor_ln117_1265" [src/enc.c:117]   --->   Operation 2763 'xor' 'xor_ln117_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2764 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_71 = xor i8 %xor_ln117_1273, i8 %xor_ln117_1263" [src/enc.c:117]   --->   Operation 2764 'xor' 'xor_ln117_71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2765 [1/1] (0.00ns)   --->   "%or_ln127_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_461, i1 %tmp_235" [src/enc.c:127]   --->   Operation 2765 'bitconcatenate' 'or_ln127_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2766 [1/1] (0.00ns)   --->   "%or_ln127_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_463, i1 %tmp_239" [src/enc.c:127]   --->   Operation 2766 'bitconcatenate' 'or_ln127_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_93)   --->   "%xor_ln117_1433 = xor i8 %x_assign_67, i8 %or_ln127_45" [src/enc.c:117]   --->   Operation 2767 'xor' 'xor_ln117_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_93)   --->   "%xor_ln117_1434 = xor i8 %xor_ln117_1433, i8 %z_45" [src/enc.c:117]   --->   Operation 2768 'xor' 'xor_ln117_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_93)   --->   "%xor_ln117_1435 = xor i8 %xor_ln117_53, i8 %or_ln127_46" [src/enc.c:117]   --->   Operation 2769 'xor' 'xor_ln117_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_93)   --->   "%xor_ln117_1436 = xor i8 %xor_ln117_1435, i8 %x_assign_66" [src/enc.c:117]   --->   Operation 2770 'xor' 'xor_ln117_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2771 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_93 = xor i8 %xor_ln117_1436, i8 %xor_ln117_1434" [src/enc.c:117]   --->   Operation 2771 'xor' 'xor_ln117_93' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_95)   --->   "%xor_ln117_1441 = xor i8 %x_assign_64, i8 %or_ln127_45" [src/enc.c:117]   --->   Operation 2772 'xor' 'xor_ln117_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_95)   --->   "%xor_ln117_1442 = xor i8 %xor_ln117_1441, i8 %z_47" [src/enc.c:117]   --->   Operation 2773 'xor' 'xor_ln117_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_95)   --->   "%xor_ln117_1443 = xor i8 %x_assign_69, i8 %or_ln127_46" [src/enc.c:117]   --->   Operation 2774 'xor' 'xor_ln117_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_95)   --->   "%xor_ln117_1444 = xor i8 %xor_ln117_1443, i8 %xor_ln117_55" [src/enc.c:117]   --->   Operation 2775 'xor' 'xor_ln117_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2776 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_95 = xor i8 %xor_ln117_1444, i8 %xor_ln117_1442" [src/enc.c:117]   --->   Operation 2776 'xor' 'xor_ln117_95' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2777 [1/1] (0.99ns)   --->   "%xor_ln117_105 = xor i8 %xor_ln117_93, i8 149" [src/enc.c:117]   --->   Operation 2777 'xor' 'xor_ln117_105' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2778 [1/1] (0.99ns)   --->   "%xor_ln117_107 = xor i8 %xor_ln117_95, i8 237" [src/enc.c:117]   --->   Operation 2778 'xor' 'xor_ln117_107' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln167_6 = zext i8 %xor_ln117_105" [src/enc.c:167->src/enc.c:188]   --->   Operation 2779 'zext' 'zext_ln167_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2780 [1/1] (0.00ns)   --->   "%clefia_s0_addr_26 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_6" [src/enc.c:167->src/enc.c:188]   --->   Operation 2780 'getelementptr' 'clefia_s0_addr_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2781 [2/2] (3.25ns)   --->   "%z_53 = load i8 %clefia_s0_addr_26" [src/enc.c:167->src/enc.c:188]   --->   Operation 2781 'load' 'z_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln169_6 = zext i8 %xor_ln117_107" [src/enc.c:169->src/enc.c:188]   --->   Operation 2782 'zext' 'zext_ln169_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2783 [1/1] (0.00ns)   --->   "%clefia_s0_addr_27 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_6" [src/enc.c:169->src/enc.c:188]   --->   Operation 2783 'getelementptr' 'clefia_s0_addr_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2784 [2/2] (3.25ns)   --->   "%z_55 = load i8 %clefia_s0_addr_27" [src/enc.c:169->src/enc.c:188]   --->   Operation 2784 'load' 'z_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2785 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1545 = xor i7 %xor_ln117_1194, i7 %xor_ln117_1193" [src/enc.c:117]   --->   Operation 2785 'xor' 'xor_ln117_1545' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2786 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1546 = xor i6 %xor_ln117_1192, i6 %xor_ln117_1191" [src/enc.c:117]   --->   Operation 2786 'xor' 'xor_ln117_1546' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2787 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1547 = xor i5 %xor_ln117_1190, i5 %xor_ln117_1189" [src/enc.c:117]   --->   Operation 2787 'xor' 'xor_ln117_1547' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2788 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1548 = xor i4 %xor_ln117_1188, i4 %xor_ln117_1187" [src/enc.c:117]   --->   Operation 2788 'xor' 'xor_ln117_1548' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2789 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1549 = xor i3 %xor_ln117_1186, i3 %xor_ln117_1185" [src/enc.c:117]   --->   Operation 2789 'xor' 'xor_ln117_1549' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2790 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1550 = xor i2 %xor_ln117_1184, i2 %xor_ln117_1183" [src/enc.c:117]   --->   Operation 2790 'xor' 'xor_ln117_1550' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2791 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1551 = xor i1 %xor_ln117_1182, i1 %xor_ln117_1181" [src/enc.c:117]   --->   Operation 2791 'xor' 'xor_ln117_1551' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2792 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1583 = xor i7 %xor_ln117_1228, i7 %xor_ln117_1227" [src/enc.c:117]   --->   Operation 2792 'xor' 'xor_ln117_1583' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2793 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1584 = xor i6 %xor_ln117_1226, i6 %xor_ln117_1225" [src/enc.c:117]   --->   Operation 2793 'xor' 'xor_ln117_1584' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2794 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1585 = xor i5 %xor_ln117_1224, i5 %xor_ln117_1223" [src/enc.c:117]   --->   Operation 2794 'xor' 'xor_ln117_1585' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2795 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1586 = xor i4 %xor_ln117_1222, i4 %xor_ln117_1221" [src/enc.c:117]   --->   Operation 2795 'xor' 'xor_ln117_1586' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2796 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1587 = xor i3 %xor_ln117_1220, i3 %xor_ln117_1219" [src/enc.c:117]   --->   Operation 2796 'xor' 'xor_ln117_1587' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2797 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1588 = xor i2 %xor_ln117_1218, i2 %xor_ln117_1217" [src/enc.c:117]   --->   Operation 2797 'xor' 'xor_ln117_1588' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2798 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1617 = xor i7 %xor_ln117_1257, i7 %xor_ln117_1256" [src/enc.c:117]   --->   Operation 2798 'xor' 'xor_ln117_1617' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2799 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1619 = xor i6 %xor_ln117_1255, i6 %xor_ln117_1254" [src/enc.c:117]   --->   Operation 2799 'xor' 'xor_ln117_1619' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2800 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1621 = xor i5 %xor_ln117_1253, i5 %xor_ln117_1252" [src/enc.c:117]   --->   Operation 2800 'xor' 'xor_ln117_1621' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2801 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1623 = xor i4 %xor_ln117_1251, i4 %xor_ln117_1250" [src/enc.c:117]   --->   Operation 2801 'xor' 'xor_ln117_1623' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2802 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1625 = xor i3 %xor_ln117_1249, i3 %xor_ln117_1248" [src/enc.c:117]   --->   Operation 2802 'xor' 'xor_ln117_1625' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2803 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1645 = xor i4 %xor_ln117_1281, i4 %xor_ln117_1280" [src/enc.c:117]   --->   Operation 2803 'xor' 'xor_ln117_1645' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2804 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1647 = xor i5 %xor_ln117_1279, i5 %xor_ln117_1278" [src/enc.c:117]   --->   Operation 2804 'xor' 'xor_ln117_1647' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2805 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1649 = xor i6 %xor_ln117_1277, i6 %xor_ln117_1276" [src/enc.c:117]   --->   Operation 2805 'xor' 'xor_ln117_1649' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2806 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1651 = xor i7 %xor_ln117_1275, i7 %xor_ln117_1274" [src/enc.c:117]   --->   Operation 2806 'xor' 'xor_ln117_1651' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2807 [1/2] (2.32ns)   --->   "%skey_load_16 = load i5 %skey_addr" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 2807 'load' 'skey_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_29 : Operation 2808 [2/2] (2.32ns)   --->   "%skey_load_17 = load i5 %skey_addr_1" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 2808 'load' 'skey_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 6.99>
ST_30 : Operation 2809 [1/1] (0.99ns)   --->   "%xor_ln117_104 = xor i8 %xor_ln117_92, i8 54" [src/enc.c:117]   --->   Operation 2809 'xor' 'xor_ln117_104' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2810 [1/1] (0.99ns)   --->   "%xor_ln117_106 = xor i8 %xor_ln117_94, i8 85" [src/enc.c:117]   --->   Operation 2810 'xor' 'xor_ln117_106' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln166_6 = zext i8 %xor_ln117_104" [src/enc.c:166->src/enc.c:188]   --->   Operation 2811 'zext' 'zext_ln166_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2812 [1/1] (0.00ns)   --->   "%clefia_s1_addr_26 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_6" [src/enc.c:166->src/enc.c:188]   --->   Operation 2812 'getelementptr' 'clefia_s1_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2813 [2/2] (3.25ns)   --->   "%z_52 = load i8 %clefia_s1_addr_26" [src/enc.c:166->src/enc.c:188]   --->   Operation 2813 'load' 'z_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 2814 [1/2] (3.25ns)   --->   "%z_53 = load i8 %clefia_s0_addr_26" [src/enc.c:167->src/enc.c:188]   --->   Operation 2814 'load' 'z_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i8 %xor_ln117_106" [src/enc.c:168->src/enc.c:188]   --->   Operation 2815 'zext' 'zext_ln168_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2816 [1/1] (0.00ns)   --->   "%clefia_s1_addr_27 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_6" [src/enc.c:168->src/enc.c:188]   --->   Operation 2816 'getelementptr' 'clefia_s1_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2817 [2/2] (3.25ns)   --->   "%z_54 = load i8 %clefia_s1_addr_27" [src/enc.c:168->src/enc.c:188]   --->   Operation 2817 'load' 'z_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 2818 [1/2] (3.25ns)   --->   "%z_55 = load i8 %clefia_s0_addr_27" [src/enc.c:169->src/enc.c:188]   --->   Operation 2818 'load' 'z_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_128)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_53, i32 7" [src/enc.c:124]   --->   Operation 2819 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_128)   --->   "%xor_ln125_128 = xor i8 %z_53, i8 14" [src/enc.c:125]   --->   Operation 2820 'xor' 'xor_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2821 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_128 = select i1 %tmp_256, i8 %xor_ln125_128, i8 %z_53" [src/enc.c:124]   --->   Operation 2821 'select' 'select_ln124_128' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2822 [1/1] (0.00ns)   --->   "%trunc_ln127_512 = trunc i8 %select_ln124_128" [src/enc.c:127]   --->   Operation 2822 'trunc' 'trunc_ln127_512' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2823 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_128, i32 7" [src/enc.c:127]   --->   Operation 2823 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln127_513 = trunc i8 %select_ln124_128" [src/enc.c:127]   --->   Operation 2824 'trunc' 'trunc_ln127_513' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2825 [1/1] (0.00ns)   --->   "%trunc_ln127_514 = trunc i8 %select_ln124_128" [src/enc.c:127]   --->   Operation 2825 'trunc' 'trunc_ln127_514' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln127_515 = trunc i8 %select_ln124_128" [src/enc.c:127]   --->   Operation 2826 'trunc' 'trunc_ln127_515' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2827 [1/1] (0.00ns)   --->   "%trunc_ln127_516 = trunc i8 %select_ln124_128" [src/enc.c:127]   --->   Operation 2827 'trunc' 'trunc_ln127_516' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2828 [1/1] (0.00ns)   --->   "%x_assign_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_512, i1 %tmp_257" [src/enc.c:127]   --->   Operation 2828 'bitconcatenate' 'x_assign_76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_129)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_128, i32 6" [src/enc.c:124]   --->   Operation 2829 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_129)   --->   "%xor_ln125_129 = xor i8 %x_assign_76, i8 14" [src/enc.c:125]   --->   Operation 2830 'xor' 'xor_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2831 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_129 = select i1 %tmp_258, i8 %xor_ln125_129, i8 %x_assign_76" [src/enc.c:124]   --->   Operation 2831 'select' 'select_ln124_129' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2832 [1/1] (0.00ns)   --->   "%trunc_ln127_518 = trunc i8 %select_ln124_129" [src/enc.c:127]   --->   Operation 2832 'trunc' 'trunc_ln127_518' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_129, i32 7" [src/enc.c:127]   --->   Operation 2833 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2834 [1/1] (0.00ns)   --->   "%x_assign_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_518, i1 %tmp_259" [src/enc.c:127]   --->   Operation 2834 'bitconcatenate' 'x_assign_77' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_130)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_129, i32 6" [src/enc.c:124]   --->   Operation 2835 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_130)   --->   "%xor_ln125_130 = xor i8 %x_assign_77, i8 14" [src/enc.c:125]   --->   Operation 2836 'xor' 'xor_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2837 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_130 = select i1 %tmp_260, i8 %xor_ln125_130, i8 %x_assign_77" [src/enc.c:124]   --->   Operation 2837 'select' 'select_ln124_130' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2838 [1/1] (0.00ns)   --->   "%trunc_ln127_519 = trunc i8 %select_ln124_130" [src/enc.c:127]   --->   Operation 2838 'trunc' 'trunc_ln127_519' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_130, i32 7" [src/enc.c:127]   --->   Operation 2839 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2840 [1/1] (0.00ns)   --->   "%trunc_ln127_520 = trunc i8 %select_ln124_130" [src/enc.c:127]   --->   Operation 2840 'trunc' 'trunc_ln127_520' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln127_521 = trunc i8 %select_ln124_130" [src/enc.c:127]   --->   Operation 2841 'trunc' 'trunc_ln127_521' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2842 [1/1] (0.00ns)   --->   "%trunc_ln127_522 = trunc i8 %select_ln124_130" [src/enc.c:127]   --->   Operation 2842 'trunc' 'trunc_ln127_522' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln127_523 = trunc i8 %select_ln124_130" [src/enc.c:127]   --->   Operation 2843 'trunc' 'trunc_ln127_523' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2844 [1/1] (0.00ns)   --->   "%trunc_ln127_524 = trunc i8 %select_ln124_130" [src/enc.c:127]   --->   Operation 2844 'trunc' 'trunc_ln127_524' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_132)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_55, i32 7" [src/enc.c:124]   --->   Operation 2845 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_132)   --->   "%xor_ln125_132 = xor i8 %z_55, i8 14" [src/enc.c:125]   --->   Operation 2846 'xor' 'xor_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2847 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_132 = select i1 %tmp_264, i8 %xor_ln125_132, i8 %z_55" [src/enc.c:124]   --->   Operation 2847 'select' 'select_ln124_132' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2848 [1/1] (0.00ns)   --->   "%trunc_ln127_533 = trunc i8 %select_ln124_132" [src/enc.c:127]   --->   Operation 2848 'trunc' 'trunc_ln127_533' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2849 [1/1] (0.00ns)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_132, i32 7" [src/enc.c:127]   --->   Operation 2849 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2850 [1/1] (0.00ns)   --->   "%trunc_ln127_534 = trunc i8 %select_ln124_132" [src/enc.c:127]   --->   Operation 2850 'trunc' 'trunc_ln127_534' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2851 [1/1] (0.00ns)   --->   "%trunc_ln127_535 = trunc i8 %select_ln124_132" [src/enc.c:127]   --->   Operation 2851 'trunc' 'trunc_ln127_535' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2852 [1/1] (0.00ns)   --->   "%trunc_ln127_536 = trunc i8 %select_ln124_132" [src/enc.c:127]   --->   Operation 2852 'trunc' 'trunc_ln127_536' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2853 [1/1] (0.00ns)   --->   "%trunc_ln127_537 = trunc i8 %select_ln124_132" [src/enc.c:127]   --->   Operation 2853 'trunc' 'trunc_ln127_537' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2854 [1/1] (0.00ns)   --->   "%trunc_ln127_538 = trunc i8 %select_ln124_132" [src/enc.c:127]   --->   Operation 2854 'trunc' 'trunc_ln127_538' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2855 [1/1] (0.00ns)   --->   "%trunc_ln127_539 = trunc i8 %select_ln124_132" [src/enc.c:127]   --->   Operation 2855 'trunc' 'trunc_ln127_539' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2856 [1/1] (0.00ns)   --->   "%x_assign_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_533, i1 %tmp_265" [src/enc.c:127]   --->   Operation 2856 'bitconcatenate' 'x_assign_79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_133)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_132, i32 6" [src/enc.c:124]   --->   Operation 2857 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_133)   --->   "%xor_ln125_133 = xor i8 %x_assign_79, i8 14" [src/enc.c:125]   --->   Operation 2858 'xor' 'xor_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2859 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_133 = select i1 %tmp_266, i8 %xor_ln125_133, i8 %x_assign_79" [src/enc.c:124]   --->   Operation 2859 'select' 'select_ln124_133' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2860 [1/1] (0.00ns)   --->   "%trunc_ln127_540 = trunc i8 %select_ln124_133" [src/enc.c:127]   --->   Operation 2860 'trunc' 'trunc_ln127_540' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_133, i32 7" [src/enc.c:127]   --->   Operation 2861 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2862 [1/1] (0.00ns)   --->   "%x_assign_80 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_540, i1 %tmp_267" [src/enc.c:127]   --->   Operation 2862 'bitconcatenate' 'x_assign_80' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_134)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_133, i32 6" [src/enc.c:124]   --->   Operation 2863 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_134)   --->   "%xor_ln125_134 = xor i8 %x_assign_80, i8 14" [src/enc.c:125]   --->   Operation 2864 'xor' 'xor_ln125_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2865 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_134 = select i1 %tmp_268, i8 %xor_ln125_134, i8 %x_assign_80" [src/enc.c:124]   --->   Operation 2865 'select' 'select_ln124_134' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2866 [1/1] (0.00ns)   --->   "%trunc_ln127_541 = trunc i8 %select_ln124_134" [src/enc.c:127]   --->   Operation 2866 'trunc' 'trunc_ln127_541' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_134, i32 7" [src/enc.c:127]   --->   Operation 2867 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2868 [1/1] (0.00ns)   --->   "%trunc_ln127_542 = trunc i8 %select_ln124_134" [src/enc.c:127]   --->   Operation 2868 'trunc' 'trunc_ln127_542' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2869 [1/1] (0.00ns)   --->   "%trunc_ln127_543 = trunc i8 %select_ln124_134" [src/enc.c:127]   --->   Operation 2869 'trunc' 'trunc_ln127_543' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2870 [1/1] (0.00ns)   --->   "%trunc_ln127_544 = trunc i8 %select_ln124_134" [src/enc.c:127]   --->   Operation 2870 'trunc' 'trunc_ln127_544' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2871 [1/1] (0.00ns)   --->   "%trunc_ln127_545 = trunc i8 %select_ln124_134" [src/enc.c:127]   --->   Operation 2871 'trunc' 'trunc_ln127_545' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2872 [1/1] (0.00ns)   --->   "%trunc_ln127_546 = trunc i8 %select_ln124_134" [src/enc.c:127]   --->   Operation 2872 'trunc' 'trunc_ln127_546' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2873 [1/2] (2.32ns)   --->   "%skey_load_17 = load i5 %skey_addr_1" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 2873 'load' 'skey_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_30 : Operation 2874 [2/2] (2.32ns)   --->   "%skey_load_18 = load i5 %skey_addr_2" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 2874 'load' 'skey_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 6.99>
ST_31 : Operation 2875 [1/1] (0.99ns)   --->   "%xor_ln117_80 = xor i8 %xor_ln117_68, i8 197" [src/enc.c:117]   --->   Operation 2875 'xor' 'xor_ln117_80' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2876 [1/1] (0.99ns)   --->   "%xor_ln117_81 = xor i8 %xor_ln117_69, i8 122" [src/enc.c:117]   --->   Operation 2876 'xor' 'xor_ln117_81' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2877 [1/1] (0.99ns)   --->   "%xor_ln117_82 = xor i8 %xor_ln117_70, i8 26" [src/enc.c:117]   --->   Operation 2877 'xor' 'xor_ln117_82' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2878 [1/1] (0.99ns)   --->   "%xor_ln117_83 = xor i8 %xor_ln117_71, i8 201" [src/enc.c:117]   --->   Operation 2878 'xor' 'xor_ln117_83' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln143_5 = zext i8 %xor_ln117_80" [src/enc.c:143->src/enc.c:187]   --->   Operation 2879 'zext' 'zext_ln143_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2880 [1/1] (0.00ns)   --->   "%clefia_s0_addr_20 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_5" [src/enc.c:143->src/enc.c:187]   --->   Operation 2880 'getelementptr' 'clefia_s0_addr_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2881 [2/2] (3.25ns)   --->   "%z_40 = load i8 %clefia_s0_addr_20" [src/enc.c:143->src/enc.c:187]   --->   Operation 2881 'load' 'z_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln144_5 = zext i8 %xor_ln117_81" [src/enc.c:144->src/enc.c:187]   --->   Operation 2882 'zext' 'zext_ln144_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2883 [1/1] (0.00ns)   --->   "%clefia_s1_addr_20 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_5" [src/enc.c:144->src/enc.c:187]   --->   Operation 2883 'getelementptr' 'clefia_s1_addr_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2884 [2/2] (3.25ns)   --->   "%z_41 = load i8 %clefia_s1_addr_20" [src/enc.c:144->src/enc.c:187]   --->   Operation 2884 'load' 'z_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln145_5 = zext i8 %xor_ln117_82" [src/enc.c:145->src/enc.c:187]   --->   Operation 2885 'zext' 'zext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2886 [1/1] (0.00ns)   --->   "%clefia_s0_addr_21 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_5" [src/enc.c:145->src/enc.c:187]   --->   Operation 2886 'getelementptr' 'clefia_s0_addr_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2887 [2/2] (3.25ns)   --->   "%z_42 = load i8 %clefia_s0_addr_21" [src/enc.c:145->src/enc.c:187]   --->   Operation 2887 'load' 'z_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln146_5 = zext i8 %xor_ln117_83" [src/enc.c:146->src/enc.c:187]   --->   Operation 2888 'zext' 'zext_ln146_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2889 [1/1] (0.00ns)   --->   "%clefia_s1_addr_21 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_5" [src/enc.c:146->src/enc.c:187]   --->   Operation 2889 'getelementptr' 'clefia_s1_addr_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2890 [2/2] (3.25ns)   --->   "%z_43 = load i8 %clefia_s1_addr_21" [src/enc.c:146->src/enc.c:187]   --->   Operation 2890 'load' 'z_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2891 [1/2] (3.25ns)   --->   "%z_52 = load i8 %clefia_s1_addr_26" [src/enc.c:166->src/enc.c:188]   --->   Operation 2891 'load' 'z_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2892 [1/2] (3.25ns)   --->   "%z_54 = load i8 %clefia_s1_addr_27" [src/enc.c:168->src/enc.c:188]   --->   Operation 2892 'load' 'z_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%trunc_ln127_517 = trunc i8 %select_ln124_128" [src/enc.c:127]   --->   Operation 2893 'trunc' 'trunc_ln127_517' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%trunc_ln127_525 = trunc i8 %select_ln124_130" [src/enc.c:127]   --->   Operation 2894 'trunc' 'trunc_ln127_525' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2895 [1/1] (0.00ns)   --->   "%or_ln127_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_519, i1 %tmp_261" [src/enc.c:127]   --->   Operation 2895 'bitconcatenate' 'or_ln127_51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_131)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_54, i32 7" [src/enc.c:124]   --->   Operation 2896 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_131)   --->   "%xor_ln125_131 = xor i8 %z_54, i8 14" [src/enc.c:125]   --->   Operation 2897 'xor' 'xor_ln125_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2898 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_131 = select i1 %tmp_262, i8 %xor_ln125_131, i8 %z_54" [src/enc.c:124]   --->   Operation 2898 'select' 'select_ln124_131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2899 [1/1] (0.00ns)   --->   "%trunc_ln127_526 = trunc i8 %select_ln124_131" [src/enc.c:127]   --->   Operation 2899 'trunc' 'trunc_ln127_526' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_131, i32 7" [src/enc.c:127]   --->   Operation 2900 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2901 [1/1] (0.00ns)   --->   "%trunc_ln127_527 = trunc i8 %select_ln124_131" [src/enc.c:127]   --->   Operation 2901 'trunc' 'trunc_ln127_527' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2902 [1/1] (0.00ns)   --->   "%trunc_ln127_528 = trunc i8 %select_ln124_131" [src/enc.c:127]   --->   Operation 2902 'trunc' 'trunc_ln127_528' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2903 [1/1] (0.00ns)   --->   "%trunc_ln127_529 = trunc i8 %select_ln124_131" [src/enc.c:127]   --->   Operation 2903 'trunc' 'trunc_ln127_529' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln127_530 = trunc i8 %select_ln124_131" [src/enc.c:127]   --->   Operation 2904 'trunc' 'trunc_ln127_530' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2905 [1/1] (0.00ns)   --->   "%trunc_ln127_531 = trunc i8 %select_ln124_131" [src/enc.c:127]   --->   Operation 2905 'trunc' 'trunc_ln127_531' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2906 [1/1] (0.00ns)   --->   "%trunc_ln127_532 = trunc i8 %select_ln124_131" [src/enc.c:127]   --->   Operation 2906 'trunc' 'trunc_ln127_532' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2907 [1/1] (0.00ns)   --->   "%x_assign_78 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_526, i1 %tmp_263" [src/enc.c:127]   --->   Operation 2907 'bitconcatenate' 'x_assign_78' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%trunc_ln127_547 = trunc i8 %select_ln124_134" [src/enc.c:127]   --->   Operation 2908 'trunc' 'trunc_ln127_547' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2909 [1/1] (0.00ns)   --->   "%or_ln127_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_541, i1 %tmp_269" [src/enc.c:127]   --->   Operation 2909 'bitconcatenate' 'or_ln127_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_135)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_52, i32 7" [src/enc.c:124]   --->   Operation 2910 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_135)   --->   "%xor_ln125_135 = xor i8 %z_52, i8 14" [src/enc.c:125]   --->   Operation 2911 'xor' 'xor_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2912 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_135 = select i1 %tmp_270, i8 %xor_ln125_135, i8 %z_52" [src/enc.c:124]   --->   Operation 2912 'select' 'select_ln124_135' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2913 [1/1] (0.00ns)   --->   "%trunc_ln127_548 = trunc i8 %select_ln124_135" [src/enc.c:127]   --->   Operation 2913 'trunc' 'trunc_ln127_548' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_135, i32 7" [src/enc.c:127]   --->   Operation 2914 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2915 [1/1] (0.00ns)   --->   "%trunc_ln127_549 = trunc i8 %select_ln124_135" [src/enc.c:127]   --->   Operation 2915 'trunc' 'trunc_ln127_549' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2916 [1/1] (0.00ns)   --->   "%trunc_ln127_550 = trunc i8 %select_ln124_135" [src/enc.c:127]   --->   Operation 2916 'trunc' 'trunc_ln127_550' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2917 [1/1] (0.00ns)   --->   "%trunc_ln127_551 = trunc i8 %select_ln124_135" [src/enc.c:127]   --->   Operation 2917 'trunc' 'trunc_ln127_551' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2918 [1/1] (0.00ns)   --->   "%trunc_ln127_552 = trunc i8 %select_ln124_135" [src/enc.c:127]   --->   Operation 2918 'trunc' 'trunc_ln127_552' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%trunc_ln127_553 = trunc i8 %select_ln124_135" [src/enc.c:127]   --->   Operation 2919 'trunc' 'trunc_ln127_553' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2920 [1/1] (0.00ns)   --->   "%x_assign_81 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_548, i1 %tmp_271" [src/enc.c:127]   --->   Operation 2920 'bitconcatenate' 'x_assign_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_136)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_135, i32 6" [src/enc.c:124]   --->   Operation 2921 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_136)   --->   "%xor_ln125_136 = xor i8 %x_assign_81, i8 14" [src/enc.c:125]   --->   Operation 2922 'xor' 'xor_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2923 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_136 = select i1 %tmp_272, i8 %xor_ln125_136, i8 %x_assign_81" [src/enc.c:124]   --->   Operation 2923 'select' 'select_ln124_136' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2924 [1/1] (0.00ns)   --->   "%trunc_ln127_554 = trunc i8 %select_ln124_136" [src/enc.c:127]   --->   Operation 2924 'trunc' 'trunc_ln127_554' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_136, i32 7" [src/enc.c:127]   --->   Operation 2925 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2926 [1/1] (0.00ns)   --->   "%x_assign_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_554, i1 %tmp_273" [src/enc.c:127]   --->   Operation 2926 'bitconcatenate' 'x_assign_82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_137)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_136, i32 6" [src/enc.c:124]   --->   Operation 2927 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_137)   --->   "%xor_ln125_137 = xor i8 %x_assign_82, i8 14" [src/enc.c:125]   --->   Operation 2928 'xor' 'xor_ln125_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2929 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_137 = select i1 %tmp_274, i8 %xor_ln125_137, i8 %x_assign_82" [src/enc.c:124]   --->   Operation 2929 'select' 'select_ln124_137' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2930 [1/1] (0.00ns)   --->   "%trunc_ln127_555 = trunc i8 %select_ln124_137" [src/enc.c:127]   --->   Operation 2930 'trunc' 'trunc_ln127_555' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2931 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_137, i32 7" [src/enc.c:127]   --->   Operation 2931 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2932 [1/1] (0.00ns)   --->   "%trunc_ln127_556 = trunc i8 %select_ln124_137" [src/enc.c:127]   --->   Operation 2932 'trunc' 'trunc_ln127_556' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2933 [1/1] (0.00ns)   --->   "%trunc_ln127_557 = trunc i8 %select_ln124_137" [src/enc.c:127]   --->   Operation 2933 'trunc' 'trunc_ln127_557' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2934 [1/1] (0.00ns)   --->   "%trunc_ln127_558 = trunc i8 %select_ln124_137" [src/enc.c:127]   --->   Operation 2934 'trunc' 'trunc_ln127_558' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2935 [1/1] (0.00ns)   --->   "%trunc_ln127_559 = trunc i8 %select_ln124_137" [src/enc.c:127]   --->   Operation 2935 'trunc' 'trunc_ln127_559' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_138)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_131, i32 6" [src/enc.c:124]   --->   Operation 2936 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_138)   --->   "%xor_ln125_138 = xor i8 %x_assign_78, i8 14" [src/enc.c:125]   --->   Operation 2937 'xor' 'xor_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2938 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_138 = select i1 %tmp_276, i8 %xor_ln125_138, i8 %x_assign_78" [src/enc.c:124]   --->   Operation 2938 'select' 'select_ln124_138' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2939 [1/1] (0.00ns)   --->   "%trunc_ln127_562 = trunc i8 %select_ln124_138" [src/enc.c:127]   --->   Operation 2939 'trunc' 'trunc_ln127_562' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_138, i32 7" [src/enc.c:127]   --->   Operation 2940 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2941 [1/1] (0.00ns)   --->   "%x_assign_83 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_562, i1 %tmp_277" [src/enc.c:127]   --->   Operation 2941 'bitconcatenate' 'x_assign_83' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_139)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_138, i32 6" [src/enc.c:124]   --->   Operation 2942 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_139)   --->   "%xor_ln125_139 = xor i8 %x_assign_83, i8 14" [src/enc.c:125]   --->   Operation 2943 'xor' 'xor_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2944 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_139 = select i1 %tmp_278, i8 %xor_ln125_139, i8 %x_assign_83" [src/enc.c:124]   --->   Operation 2944 'select' 'select_ln124_139' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2945 [1/1] (0.00ns)   --->   "%trunc_ln127_563 = trunc i8 %select_ln124_139" [src/enc.c:127]   --->   Operation 2945 'trunc' 'trunc_ln127_563' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_139, i32 7" [src/enc.c:127]   --->   Operation 2946 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2947 [1/1] (0.00ns)   --->   "%trunc_ln127_564 = trunc i8 %select_ln124_139" [src/enc.c:127]   --->   Operation 2947 'trunc' 'trunc_ln127_564' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2948 [1/1] (0.00ns)   --->   "%trunc_ln127_565 = trunc i8 %select_ln124_139" [src/enc.c:127]   --->   Operation 2948 'trunc' 'trunc_ln127_565' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2949 [1/1] (0.00ns)   --->   "%trunc_ln127_566 = trunc i8 %select_ln124_139" [src/enc.c:127]   --->   Operation 2949 'trunc' 'trunc_ln127_566' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2950 [1/1] (0.00ns)   --->   "%trunc_ln127_567 = trunc i8 %select_ln124_139" [src/enc.c:127]   --->   Operation 2950 'trunc' 'trunc_ln127_567' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2951 [1/1] (0.00ns)   --->   "%or_ln117_363 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_520, i1 %tmp_261" [src/enc.c:117]   --->   Operation 2951 'bitconcatenate' 'or_ln117_363' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2952 [1/1] (0.00ns)   --->   "%or_ln117_364 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_539, i1 %tmp_265" [src/enc.c:117]   --->   Operation 2952 'bitconcatenate' 'or_ln117_364' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2953 [1/1] (0.00ns)   --->   "%or_ln117_365 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_521, i1 %tmp_261" [src/enc.c:117]   --->   Operation 2953 'bitconcatenate' 'or_ln117_365' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2954 [1/1] (0.00ns)   --->   "%or_ln117_366 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_538, i1 %tmp_265" [src/enc.c:117]   --->   Operation 2954 'bitconcatenate' 'or_ln117_366' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2955 [1/1] (0.00ns)   --->   "%or_ln117_367 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_522, i1 %tmp_261" [src/enc.c:117]   --->   Operation 2955 'bitconcatenate' 'or_ln117_367' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2956 [1/1] (0.00ns)   --->   "%or_ln117_368 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_537, i1 %tmp_265" [src/enc.c:117]   --->   Operation 2956 'bitconcatenate' 'or_ln117_368' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2957 [1/1] (0.00ns)   --->   "%or_ln117_369 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_523, i1 %tmp_261" [src/enc.c:117]   --->   Operation 2957 'bitconcatenate' 'or_ln117_369' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2958 [1/1] (0.00ns)   --->   "%or_ln117_370 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_536, i1 %tmp_265" [src/enc.c:117]   --->   Operation 2958 'bitconcatenate' 'or_ln117_370' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2959 [1/1] (0.00ns)   --->   "%or_ln117_371 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_524, i1 %tmp_261" [src/enc.c:117]   --->   Operation 2959 'bitconcatenate' 'or_ln117_371' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2960 [1/1] (0.00ns)   --->   "%or_ln117_372 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_535, i1 %tmp_265" [src/enc.c:117]   --->   Operation 2960 'bitconcatenate' 'or_ln117_372' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%or_ln117_373 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_525, i1 %tmp_261" [src/enc.c:117]   --->   Operation 2961 'bitconcatenate' 'or_ln117_373' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2962 [1/1] (0.00ns)   --->   "%or_ln117_374 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_534, i1 %tmp_265" [src/enc.c:117]   --->   Operation 2962 'bitconcatenate' 'or_ln117_374' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_108)   --->   "%xor_ln117_1536 = xor i8 %x_assign_79, i8 %or_ln127_51" [src/enc.c:117]   --->   Operation 2963 'xor' 'xor_ln117_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1743)   --->   "%trunc_ln117_195 = trunc i8 %z_52" [src/enc.c:117]   --->   Operation 2964 'trunc' 'trunc_ln117_195' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1743)   --->   "%xor_ln117_1537 = xor i1 %tmp_265, i1 %tmp_261" [src/enc.c:117]   --->   Operation 2965 'xor' 'xor_ln117_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%trunc_ln117_196 = trunc i8 %z_52" [src/enc.c:117]   --->   Operation 2966 'trunc' 'trunc_ln117_196' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%xor_ln117_1538 = xor i2 %or_ln117_374, i2 %or_ln117_373" [src/enc.c:117]   --->   Operation 2967 'xor' 'xor_ln117_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1745)   --->   "%trunc_ln117_197 = trunc i8 %z_52" [src/enc.c:117]   --->   Operation 2968 'trunc' 'trunc_ln117_197' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1745)   --->   "%xor_ln117_1539 = xor i3 %or_ln117_372, i3 %or_ln117_371" [src/enc.c:117]   --->   Operation 2969 'xor' 'xor_ln117_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1746)   --->   "%trunc_ln117_198 = trunc i8 %z_52" [src/enc.c:117]   --->   Operation 2970 'trunc' 'trunc_ln117_198' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1746)   --->   "%xor_ln117_1540 = xor i4 %or_ln117_370, i4 %or_ln117_369" [src/enc.c:117]   --->   Operation 2971 'xor' 'xor_ln117_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1747)   --->   "%trunc_ln117_199 = trunc i8 %z_52" [src/enc.c:117]   --->   Operation 2972 'trunc' 'trunc_ln117_199' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1747)   --->   "%xor_ln117_1541 = xor i5 %or_ln117_368, i5 %or_ln117_367" [src/enc.c:117]   --->   Operation 2973 'xor' 'xor_ln117_1541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1748)   --->   "%trunc_ln117_200 = trunc i8 %z_52" [src/enc.c:117]   --->   Operation 2974 'trunc' 'trunc_ln117_200' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1748)   --->   "%xor_ln117_1542 = xor i6 %or_ln117_366, i6 %or_ln117_365" [src/enc.c:117]   --->   Operation 2975 'xor' 'xor_ln117_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1749)   --->   "%trunc_ln117_201 = trunc i8 %z_52" [src/enc.c:117]   --->   Operation 2976 'trunc' 'trunc_ln117_201' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1749)   --->   "%xor_ln117_1543 = xor i7 %or_ln117_364, i7 %or_ln117_363" [src/enc.c:117]   --->   Operation 2977 'xor' 'xor_ln117_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_108)   --->   "%xor_ln117_1544 = xor i8 %xor_ln117_1536, i8 %z_52" [src/enc.c:117]   --->   Operation 2978 'xor' 'xor_ln117_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2979 [1/1] (0.00ns)   --->   "%or_ln117_375 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_542, i1 %tmp_269" [src/enc.c:117]   --->   Operation 2979 'bitconcatenate' 'or_ln117_375' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2980 [1/1] (0.00ns)   --->   "%or_ln117_376 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_543, i1 %tmp_269" [src/enc.c:117]   --->   Operation 2980 'bitconcatenate' 'or_ln117_376' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2981 [1/1] (0.00ns)   --->   "%or_ln117_377 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_544, i1 %tmp_269" [src/enc.c:117]   --->   Operation 2981 'bitconcatenate' 'or_ln117_377' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2982 [1/1] (0.00ns)   --->   "%or_ln117_378 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_545, i1 %tmp_269" [src/enc.c:117]   --->   Operation 2982 'bitconcatenate' 'or_ln117_378' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2983 [1/1] (0.00ns)   --->   "%or_ln117_379 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_546, i1 %tmp_269" [src/enc.c:117]   --->   Operation 2983 'bitconcatenate' 'or_ln117_379' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%or_ln117_380 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_547, i1 %tmp_269" [src/enc.c:117]   --->   Operation 2984 'bitconcatenate' 'or_ln117_380' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_108)   --->   "%xor_ln117_1552 = xor i8 %xor_ln117_68, i8 %or_ln127_52" [src/enc.c:117]   --->   Operation 2985 'xor' 'xor_ln117_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1743)   --->   "%xor_ln117_1553 = xor i1 %xor_ln117_1551, i1 %tmp_269" [src/enc.c:117]   --->   Operation 2986 'xor' 'xor_ln117_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2987 [1/1] (0.00ns)   --->   "%or_ln117_381 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_532, i1 %tmp_263" [src/enc.c:117]   --->   Operation 2987 'bitconcatenate' 'or_ln117_381' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%xor_ln117_1554 = xor i2 %xor_ln117_1550, i2 %or_ln117_380" [src/enc.c:117]   --->   Operation 2988 'xor' 'xor_ln117_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2989 [1/1] (0.00ns)   --->   "%or_ln117_382 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_531, i1 %tmp_263" [src/enc.c:117]   --->   Operation 2989 'bitconcatenate' 'or_ln117_382' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1745)   --->   "%xor_ln117_1555 = xor i3 %xor_ln117_1549, i3 %or_ln117_379" [src/enc.c:117]   --->   Operation 2990 'xor' 'xor_ln117_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2991 [1/1] (0.00ns)   --->   "%or_ln117_383 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_530, i1 %tmp_263" [src/enc.c:117]   --->   Operation 2991 'bitconcatenate' 'or_ln117_383' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1746)   --->   "%xor_ln117_1556 = xor i4 %xor_ln117_1548, i4 %or_ln117_378" [src/enc.c:117]   --->   Operation 2992 'xor' 'xor_ln117_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2993 [1/1] (0.00ns)   --->   "%or_ln117_384 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_529, i1 %tmp_263" [src/enc.c:117]   --->   Operation 2993 'bitconcatenate' 'or_ln117_384' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1747)   --->   "%xor_ln117_1557 = xor i5 %xor_ln117_1547, i5 %or_ln117_377" [src/enc.c:117]   --->   Operation 2994 'xor' 'xor_ln117_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2995 [1/1] (0.00ns)   --->   "%or_ln117_385 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_528, i1 %tmp_263" [src/enc.c:117]   --->   Operation 2995 'bitconcatenate' 'or_ln117_385' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1748)   --->   "%xor_ln117_1558 = xor i6 %xor_ln117_1546, i6 %or_ln117_376" [src/enc.c:117]   --->   Operation 2996 'xor' 'xor_ln117_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2997 [1/1] (0.00ns)   --->   "%or_ln117_386 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_527, i1 %tmp_263" [src/enc.c:117]   --->   Operation 2997 'bitconcatenate' 'or_ln117_386' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1749)   --->   "%xor_ln117_1559 = xor i7 %xor_ln117_1545, i7 %or_ln117_375" [src/enc.c:117]   --->   Operation 2998 'xor' 'xor_ln117_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_108)   --->   "%xor_ln117_1560 = xor i8 %xor_ln117_1552, i8 %x_assign_78" [src/enc.c:117]   --->   Operation 2999 'xor' 'xor_ln117_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1749)   --->   "%xor_ln117_1561 = xor i7 %xor_ln117_1543, i7 %trunc_ln117_201" [src/enc.c:117]   --->   Operation 3000 'xor' 'xor_ln117_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1749)   --->   "%xor_ln117_1562 = xor i7 %xor_ln117_1559, i7 %or_ln117_386" [src/enc.c:117]   --->   Operation 3001 'xor' 'xor_ln117_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1748)   --->   "%xor_ln117_1563 = xor i6 %xor_ln117_1542, i6 %trunc_ln117_200" [src/enc.c:117]   --->   Operation 3002 'xor' 'xor_ln117_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1748)   --->   "%xor_ln117_1564 = xor i6 %xor_ln117_1558, i6 %or_ln117_385" [src/enc.c:117]   --->   Operation 3003 'xor' 'xor_ln117_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1747)   --->   "%xor_ln117_1565 = xor i5 %xor_ln117_1541, i5 %trunc_ln117_199" [src/enc.c:117]   --->   Operation 3004 'xor' 'xor_ln117_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1747)   --->   "%xor_ln117_1566 = xor i5 %xor_ln117_1557, i5 %or_ln117_384" [src/enc.c:117]   --->   Operation 3005 'xor' 'xor_ln117_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1746)   --->   "%xor_ln117_1567 = xor i4 %xor_ln117_1540, i4 %trunc_ln117_198" [src/enc.c:117]   --->   Operation 3006 'xor' 'xor_ln117_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1746)   --->   "%xor_ln117_1568 = xor i4 %xor_ln117_1556, i4 %or_ln117_383" [src/enc.c:117]   --->   Operation 3007 'xor' 'xor_ln117_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1745)   --->   "%xor_ln117_1569 = xor i3 %xor_ln117_1539, i3 %trunc_ln117_197" [src/enc.c:117]   --->   Operation 3008 'xor' 'xor_ln117_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1745)   --->   "%xor_ln117_1570 = xor i3 %xor_ln117_1555, i3 %or_ln117_382" [src/enc.c:117]   --->   Operation 3009 'xor' 'xor_ln117_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%xor_ln117_1571 = xor i2 %xor_ln117_1538, i2 %trunc_ln117_196" [src/enc.c:117]   --->   Operation 3010 'xor' 'xor_ln117_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1744)   --->   "%xor_ln117_1572 = xor i2 %xor_ln117_1554, i2 %or_ln117_381" [src/enc.c:117]   --->   Operation 3011 'xor' 'xor_ln117_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1743)   --->   "%xor_ln117_1573 = xor i1 %xor_ln117_1537, i1 %trunc_ln117_195" [src/enc.c:117]   --->   Operation 3012 'xor' 'xor_ln117_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1743)   --->   "%xor_ln117_1574 = xor i1 %xor_ln117_1553, i1 %tmp_263" [src/enc.c:117]   --->   Operation 3013 'xor' 'xor_ln117_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3014 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_108 = xor i8 %xor_ln117_1560, i8 %xor_ln117_1544" [src/enc.c:117]   --->   Operation 3014 'xor' 'xor_ln117_108' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%or_ln117_399 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_517, i1 %tmp_257" [src/enc.c:117]   --->   Operation 3015 'bitconcatenate' 'or_ln117_399' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3016 [1/1] (0.00ns)   --->   "%or_ln117_400 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_513, i1 %tmp_257" [src/enc.c:117]   --->   Operation 3016 'bitconcatenate' 'or_ln117_400' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3017 [1/1] (0.00ns)   --->   "%or_ln117_401 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_514, i1 %tmp_257" [src/enc.c:117]   --->   Operation 3017 'bitconcatenate' 'or_ln117_401' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3018 [1/1] (0.00ns)   --->   "%or_ln117_402 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_515, i1 %tmp_257" [src/enc.c:117]   --->   Operation 3018 'bitconcatenate' 'or_ln117_402' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3019 [1/1] (0.00ns)   --->   "%or_ln117_403 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_516, i1 %tmp_257" [src/enc.c:117]   --->   Operation 3019 'bitconcatenate' 'or_ln117_403' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_110)   --->   "%xor_ln117_1609 = xor i8 %x_assign_76, i8 %or_ln127_51" [src/enc.c:117]   --->   Operation 3020 'xor' 'xor_ln117_1609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1814)   --->   "%trunc_ln117_208 = trunc i8 %z_54" [src/enc.c:117]   --->   Operation 3021 'trunc' 'trunc_ln117_208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1814)   --->   "%xor_ln117_1610 = xor i7 %or_ln117_403, i7 %or_ln117_363" [src/enc.c:117]   --->   Operation 3022 'xor' 'xor_ln117_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1815)   --->   "%trunc_ln117_209 = trunc i8 %z_54" [src/enc.c:117]   --->   Operation 3023 'trunc' 'trunc_ln117_209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1815)   --->   "%xor_ln117_1611 = xor i6 %or_ln117_402, i6 %or_ln117_365" [src/enc.c:117]   --->   Operation 3024 'xor' 'xor_ln117_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1816)   --->   "%trunc_ln117_210 = trunc i8 %z_54" [src/enc.c:117]   --->   Operation 3025 'trunc' 'trunc_ln117_210' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1816)   --->   "%xor_ln117_1612 = xor i5 %or_ln117_401, i5 %or_ln117_367" [src/enc.c:117]   --->   Operation 3026 'xor' 'xor_ln117_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1817)   --->   "%trunc_ln117_211 = trunc i8 %z_54" [src/enc.c:117]   --->   Operation 3027 'trunc' 'trunc_ln117_211' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1817)   --->   "%xor_ln117_1613 = xor i4 %or_ln117_400, i4 %or_ln117_369" [src/enc.c:117]   --->   Operation 3028 'xor' 'xor_ln117_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%trunc_ln117_212 = trunc i8 %z_54" [src/enc.c:117]   --->   Operation 3029 'trunc' 'trunc_ln117_212' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%xor_ln117_1614 = xor i3 %or_ln117_399, i3 %or_ln117_371" [src/enc.c:117]   --->   Operation 3030 'xor' 'xor_ln117_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_110)   --->   "%xor_ln117_1615 = xor i8 %xor_ln117_1609, i8 %z_54" [src/enc.c:117]   --->   Operation 3031 'xor' 'xor_ln117_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%or_ln117_404 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_553, i1 %tmp_271" [src/enc.c:117]   --->   Operation 3032 'bitconcatenate' 'or_ln117_404' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3033 [1/1] (0.00ns)   --->   "%or_ln117_405 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_549, i1 %tmp_271" [src/enc.c:117]   --->   Operation 3033 'bitconcatenate' 'or_ln117_405' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3034 [1/1] (0.00ns)   --->   "%or_ln117_406 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_550, i1 %tmp_271" [src/enc.c:117]   --->   Operation 3034 'bitconcatenate' 'or_ln117_406' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3035 [1/1] (0.00ns)   --->   "%or_ln117_407 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_551, i1 %tmp_271" [src/enc.c:117]   --->   Operation 3035 'bitconcatenate' 'or_ln117_407' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3036 [1/1] (0.00ns)   --->   "%or_ln117_408 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_552, i1 %tmp_271" [src/enc.c:117]   --->   Operation 3036 'bitconcatenate' 'or_ln117_408' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_110)   --->   "%xor_ln117_1616 = xor i8 %x_assign_81, i8 %or_ln127_52" [src/enc.c:117]   --->   Operation 3037 'xor' 'xor_ln117_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1814)   --->   "%xor_ln117_1618 = xor i7 %or_ln117_408, i7 %or_ln117_375" [src/enc.c:117]   --->   Operation 3038 'xor' 'xor_ln117_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1815)   --->   "%xor_ln117_1620 = xor i6 %or_ln117_407, i6 %or_ln117_376" [src/enc.c:117]   --->   Operation 3039 'xor' 'xor_ln117_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1816)   --->   "%xor_ln117_1622 = xor i5 %or_ln117_406, i5 %or_ln117_377" [src/enc.c:117]   --->   Operation 3040 'xor' 'xor_ln117_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1817)   --->   "%xor_ln117_1624 = xor i4 %or_ln117_405, i4 %or_ln117_378" [src/enc.c:117]   --->   Operation 3041 'xor' 'xor_ln117_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%xor_ln117_1626 = xor i3 %or_ln117_404, i3 %or_ln117_379" [src/enc.c:117]   --->   Operation 3042 'xor' 'xor_ln117_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_110)   --->   "%xor_ln117_1627 = xor i8 %xor_ln117_1616, i8 %xor_ln117_70" [src/enc.c:117]   --->   Operation 3043 'xor' 'xor_ln117_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%xor_ln117_1628 = xor i3 %xor_ln117_1614, i3 %trunc_ln117_212" [src/enc.c:117]   --->   Operation 3044 'xor' 'xor_ln117_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1818)   --->   "%xor_ln117_1629 = xor i3 %xor_ln117_1626, i3 %xor_ln117_1625" [src/enc.c:117]   --->   Operation 3045 'xor' 'xor_ln117_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1817)   --->   "%xor_ln117_1630 = xor i4 %xor_ln117_1613, i4 %trunc_ln117_211" [src/enc.c:117]   --->   Operation 3046 'xor' 'xor_ln117_1630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1817)   --->   "%xor_ln117_1631 = xor i4 %xor_ln117_1624, i4 %xor_ln117_1623" [src/enc.c:117]   --->   Operation 3047 'xor' 'xor_ln117_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1816)   --->   "%xor_ln117_1632 = xor i5 %xor_ln117_1612, i5 %trunc_ln117_210" [src/enc.c:117]   --->   Operation 3048 'xor' 'xor_ln117_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1816)   --->   "%xor_ln117_1633 = xor i5 %xor_ln117_1622, i5 %xor_ln117_1621" [src/enc.c:117]   --->   Operation 3049 'xor' 'xor_ln117_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1815)   --->   "%xor_ln117_1634 = xor i6 %xor_ln117_1611, i6 %trunc_ln117_209" [src/enc.c:117]   --->   Operation 3050 'xor' 'xor_ln117_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1815)   --->   "%xor_ln117_1635 = xor i6 %xor_ln117_1620, i6 %xor_ln117_1619" [src/enc.c:117]   --->   Operation 3051 'xor' 'xor_ln117_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1814)   --->   "%xor_ln117_1636 = xor i7 %xor_ln117_1610, i7 %trunc_ln117_208" [src/enc.c:117]   --->   Operation 3052 'xor' 'xor_ln117_1636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1814)   --->   "%xor_ln117_1637 = xor i7 %xor_ln117_1618, i7 %xor_ln117_1617" [src/enc.c:117]   --->   Operation 3053 'xor' 'xor_ln117_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3054 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_110 = xor i8 %xor_ln117_1627, i8 %xor_ln117_1615" [src/enc.c:117]   --->   Operation 3054 'xor' 'xor_ln117_110' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3055 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1743 = xor i1 %xor_ln117_1574, i1 %xor_ln117_1573" [src/enc.c:117]   --->   Operation 3055 'xor' 'xor_ln117_1743' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3056 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1744 = xor i2 %xor_ln117_1572, i2 %xor_ln117_1571" [src/enc.c:117]   --->   Operation 3056 'xor' 'xor_ln117_1744' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3057 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1745 = xor i3 %xor_ln117_1570, i3 %xor_ln117_1569" [src/enc.c:117]   --->   Operation 3057 'xor' 'xor_ln117_1745' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3058 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1746 = xor i4 %xor_ln117_1568, i4 %xor_ln117_1567" [src/enc.c:117]   --->   Operation 3058 'xor' 'xor_ln117_1746' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3059 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1747 = xor i5 %xor_ln117_1566, i5 %xor_ln117_1565" [src/enc.c:117]   --->   Operation 3059 'xor' 'xor_ln117_1747' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3060 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1748 = xor i6 %xor_ln117_1564, i6 %xor_ln117_1563" [src/enc.c:117]   --->   Operation 3060 'xor' 'xor_ln117_1748' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3061 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1749 = xor i7 %xor_ln117_1562, i7 %xor_ln117_1561" [src/enc.c:117]   --->   Operation 3061 'xor' 'xor_ln117_1749' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3062 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1814 = xor i7 %xor_ln117_1637, i7 %xor_ln117_1636" [src/enc.c:117]   --->   Operation 3062 'xor' 'xor_ln117_1814' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3063 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1815 = xor i6 %xor_ln117_1635, i6 %xor_ln117_1634" [src/enc.c:117]   --->   Operation 3063 'xor' 'xor_ln117_1815' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3064 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1816 = xor i5 %xor_ln117_1633, i5 %xor_ln117_1632" [src/enc.c:117]   --->   Operation 3064 'xor' 'xor_ln117_1816' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3065 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1817 = xor i4 %xor_ln117_1631, i4 %xor_ln117_1630" [src/enc.c:117]   --->   Operation 3065 'xor' 'xor_ln117_1817' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3066 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1818 = xor i3 %xor_ln117_1629, i3 %xor_ln117_1628" [src/enc.c:117]   --->   Operation 3066 'xor' 'xor_ln117_1818' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3067 [1/2] (2.32ns)   --->   "%skey_load_18 = load i5 %skey_addr_2" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3067 'load' 'skey_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_31 : Operation 3068 [2/2] (2.32ns)   --->   "%skey_load_19 = load i5 %skey_addr_3" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3068 'load' 'skey_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 6.74>
ST_32 : Operation 3069 [1/2] (3.25ns)   --->   "%z_40 = load i8 %clefia_s0_addr_20" [src/enc.c:143->src/enc.c:187]   --->   Operation 3069 'load' 'z_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 3070 [1/2] (3.25ns)   --->   "%z_41 = load i8 %clefia_s1_addr_20" [src/enc.c:144->src/enc.c:187]   --->   Operation 3070 'load' 'z_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 3071 [1/2] (3.25ns)   --->   "%z_42 = load i8 %clefia_s0_addr_21" [src/enc.c:145->src/enc.c:187]   --->   Operation 3071 'load' 'z_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 3072 [1/2] (3.25ns)   --->   "%z_43 = load i8 %clefia_s1_addr_21" [src/enc.c:146->src/enc.c:187]   --->   Operation 3072 'load' 'z_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_100)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_41, i32 7" [src/enc.c:124]   --->   Operation 3073 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_100)   --->   "%xor_ln125_100 = xor i8 %z_41, i8 14" [src/enc.c:125]   --->   Operation 3074 'xor' 'xor_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3075 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_100 = select i1 %tmp_200, i8 %xor_ln125_100, i8 %z_41" [src/enc.c:124]   --->   Operation 3075 'select' 'select_ln124_100' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln127_422 = trunc i8 %select_ln124_100" [src/enc.c:127]   --->   Operation 3076 'trunc' 'trunc_ln127_422' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3077 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_100, i32 7" [src/enc.c:127]   --->   Operation 3077 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3078 [1/1] (0.00ns)   --->   "%trunc_ln127_423 = trunc i8 %select_ln124_100" [src/enc.c:127]   --->   Operation 3078 'trunc' 'trunc_ln127_423' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%trunc_ln127_424 = trunc i8 %select_ln124_100" [src/enc.c:127]   --->   Operation 3079 'trunc' 'trunc_ln127_424' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%trunc_ln127_425 = trunc i8 %select_ln124_100" [src/enc.c:127]   --->   Operation 3080 'trunc' 'trunc_ln127_425' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3081 [1/1] (0.00ns)   --->   "%x_assign_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_422, i1 %tmp_201" [src/enc.c:127]   --->   Operation 3081 'bitconcatenate' 'x_assign_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_101)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_42, i32 7" [src/enc.c:124]   --->   Operation 3082 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_101)   --->   "%xor_ln125_101 = xor i8 %z_42, i8 14" [src/enc.c:125]   --->   Operation 3083 'xor' 'xor_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3084 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_101 = select i1 %tmp_202, i8 %xor_ln125_101, i8 %z_42" [src/enc.c:124]   --->   Operation 3084 'select' 'select_ln124_101' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3085 [1/1] (0.00ns)   --->   "%trunc_ln127_426 = trunc i8 %select_ln124_101" [src/enc.c:127]   --->   Operation 3085 'trunc' 'trunc_ln127_426' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3086 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_101, i32 7" [src/enc.c:127]   --->   Operation 3086 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3087 [1/1] (0.00ns)   --->   "%trunc_ln127_427 = trunc i8 %select_ln124_101" [src/enc.c:127]   --->   Operation 3087 'trunc' 'trunc_ln127_427' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%trunc_ln127_428 = trunc i8 %select_ln124_101" [src/enc.c:127]   --->   Operation 3088 'trunc' 'trunc_ln127_428' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3089 [1/1] (0.00ns)   --->   "%x_assign_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_426, i1 %tmp_203" [src/enc.c:127]   --->   Operation 3089 'bitconcatenate' 'x_assign_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_102)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_101, i32 6" [src/enc.c:124]   --->   Operation 3090 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_102)   --->   "%xor_ln125_102 = xor i8 %x_assign_61, i8 14" [src/enc.c:125]   --->   Operation 3091 'xor' 'xor_ln125_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3092 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_102 = select i1 %tmp_204, i8 %xor_ln125_102, i8 %x_assign_61" [src/enc.c:124]   --->   Operation 3092 'select' 'select_ln124_102' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3093 [1/1] (0.00ns)   --->   "%trunc_ln127_429 = trunc i8 %select_ln124_102" [src/enc.c:127]   --->   Operation 3093 'trunc' 'trunc_ln127_429' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_102, i32 7" [src/enc.c:127]   --->   Operation 3094 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3095 [1/1] (0.00ns)   --->   "%trunc_ln127_430 = trunc i8 %select_ln124_102" [src/enc.c:127]   --->   Operation 3095 'trunc' 'trunc_ln127_430' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3096 [1/1] (0.00ns)   --->   "%trunc_ln127_431 = trunc i8 %select_ln124_102" [src/enc.c:127]   --->   Operation 3096 'trunc' 'trunc_ln127_431' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%trunc_ln127_432 = trunc i8 %select_ln124_102" [src/enc.c:127]   --->   Operation 3097 'trunc' 'trunc_ln127_432' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3098 [1/1] (0.00ns)   --->   "%or_ln127_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_429, i1 %tmp_205" [src/enc.c:127]   --->   Operation 3098 'bitconcatenate' 'or_ln127_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_103)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_43, i32 7" [src/enc.c:124]   --->   Operation 3099 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_103)   --->   "%xor_ln125_103 = xor i8 %z_43, i8 14" [src/enc.c:125]   --->   Operation 3100 'xor' 'xor_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_103 = select i1 %tmp_206, i8 %xor_ln125_103, i8 %z_43" [src/enc.c:124]   --->   Operation 3101 'select' 'select_ln124_103' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3102 [1/1] (0.00ns)   --->   "%trunc_ln127_433 = trunc i8 %select_ln124_103" [src/enc.c:127]   --->   Operation 3102 'trunc' 'trunc_ln127_433' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_103, i32 7" [src/enc.c:127]   --->   Operation 3103 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3104 [1/1] (0.00ns)   --->   "%trunc_ln127_434 = trunc i8 %select_ln124_103" [src/enc.c:127]   --->   Operation 3104 'trunc' 'trunc_ln127_434' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%trunc_ln127_435 = trunc i8 %select_ln124_103" [src/enc.c:127]   --->   Operation 3105 'trunc' 'trunc_ln127_435' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%trunc_ln127_436 = trunc i8 %select_ln124_103" [src/enc.c:127]   --->   Operation 3106 'trunc' 'trunc_ln127_436' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3107 [1/1] (0.00ns)   --->   "%x_assign_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_433, i1 %tmp_207" [src/enc.c:127]   --->   Operation 3107 'bitconcatenate' 'x_assign_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_104)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_103, i32 6" [src/enc.c:124]   --->   Operation 3108 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_104)   --->   "%xor_ln125_104 = xor i8 %x_assign_62, i8 14" [src/enc.c:125]   --->   Operation 3109 'xor' 'xor_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3110 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_104 = select i1 %tmp_208, i8 %xor_ln125_104, i8 %x_assign_62" [src/enc.c:124]   --->   Operation 3110 'select' 'select_ln124_104' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3111 [1/1] (0.00ns)   --->   "%trunc_ln127_437 = trunc i8 %select_ln124_104" [src/enc.c:127]   --->   Operation 3111 'trunc' 'trunc_ln127_437' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_104, i32 7" [src/enc.c:127]   --->   Operation 3112 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3113 [1/1] (0.00ns)   --->   "%trunc_ln127_438 = trunc i8 %select_ln124_104" [src/enc.c:127]   --->   Operation 3113 'trunc' 'trunc_ln127_438' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3114 [1/1] (0.00ns)   --->   "%trunc_ln127_439 = trunc i8 %select_ln124_104" [src/enc.c:127]   --->   Operation 3114 'trunc' 'trunc_ln127_439' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%trunc_ln127_440 = trunc i8 %select_ln124_104" [src/enc.c:127]   --->   Operation 3115 'trunc' 'trunc_ln127_440' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3116 [1/1] (0.00ns)   --->   "%or_ln127_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_437, i1 %tmp_209" [src/enc.c:127]   --->   Operation 3116 'bitconcatenate' 'or_ln127_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_105)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_40, i32 7" [src/enc.c:124]   --->   Operation 3117 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_105)   --->   "%xor_ln125_105 = xor i8 %z_40, i8 14" [src/enc.c:125]   --->   Operation 3118 'xor' 'xor_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_105 = select i1 %tmp_210, i8 %xor_ln125_105, i8 %z_40" [src/enc.c:124]   --->   Operation 3119 'select' 'select_ln124_105' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3120 [1/1] (0.00ns)   --->   "%trunc_ln127_441 = trunc i8 %select_ln124_105" [src/enc.c:127]   --->   Operation 3120 'trunc' 'trunc_ln127_441' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_105, i32 7" [src/enc.c:127]   --->   Operation 3121 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3122 [1/1] (0.00ns)   --->   "%trunc_ln127_442 = trunc i8 %select_ln124_105" [src/enc.c:127]   --->   Operation 3122 'trunc' 'trunc_ln127_442' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%trunc_ln127_443 = trunc i8 %select_ln124_105" [src/enc.c:127]   --->   Operation 3123 'trunc' 'trunc_ln127_443' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3124 [1/1] (0.00ns)   --->   "%x_assign_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_441, i1 %tmp_211" [src/enc.c:127]   --->   Operation 3124 'bitconcatenate' 'x_assign_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_106)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_105, i32 6" [src/enc.c:124]   --->   Operation 3125 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_106)   --->   "%xor_ln125_106 = xor i8 %x_assign_63, i8 14" [src/enc.c:125]   --->   Operation 3126 'xor' 'xor_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3127 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_106 = select i1 %tmp_212, i8 %xor_ln125_106, i8 %x_assign_63" [src/enc.c:124]   --->   Operation 3127 'select' 'select_ln124_106' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3128 [1/1] (0.00ns)   --->   "%trunc_ln127_444 = trunc i8 %select_ln124_106" [src/enc.c:127]   --->   Operation 3128 'trunc' 'trunc_ln127_444' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_106, i32 7" [src/enc.c:127]   --->   Operation 3129 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3130 [1/1] (0.00ns)   --->   "%trunc_ln127_445 = trunc i8 %select_ln124_106" [src/enc.c:127]   --->   Operation 3130 'trunc' 'trunc_ln127_445' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3131 [1/1] (0.00ns)   --->   "%or_ln127_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_444, i1 %tmp_213" [src/enc.c:127]   --->   Operation 3131 'bitconcatenate' 'or_ln127_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_107)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_100, i32 6" [src/enc.c:124]   --->   Operation 3132 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_107)   --->   "%xor_ln125_107 = xor i8 %x_assign_60, i8 14" [src/enc.c:125]   --->   Operation 3133 'xor' 'xor_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3134 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_107 = select i1 %tmp_214, i8 %xor_ln125_107, i8 %x_assign_60" [src/enc.c:124]   --->   Operation 3134 'select' 'select_ln124_107' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3135 [1/1] (0.00ns)   --->   "%trunc_ln127_446 = trunc i8 %select_ln124_107" [src/enc.c:127]   --->   Operation 3135 'trunc' 'trunc_ln127_446' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_107, i32 7" [src/enc.c:127]   --->   Operation 3136 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3137 [1/1] (0.00ns)   --->   "%trunc_ln127_447 = trunc i8 %select_ln124_107" [src/enc.c:127]   --->   Operation 3137 'trunc' 'trunc_ln127_447' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3138 [1/1] (0.00ns)   --->   "%or_ln127_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_446, i1 %tmp_215" [src/enc.c:127]   --->   Operation 3138 'bitconcatenate' 'or_ln127_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%or_ln117_301 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_432, i1 %tmp_205" [src/enc.c:117]   --->   Operation 3139 'bitconcatenate' 'or_ln117_301' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%or_ln117_302 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_436, i1 %tmp_207" [src/enc.c:117]   --->   Operation 3140 'bitconcatenate' 'or_ln117_302' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3141 [1/1] (0.00ns)   --->   "%or_ln117_303 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_431, i1 %tmp_205" [src/enc.c:117]   --->   Operation 3141 'bitconcatenate' 'or_ln117_303' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%or_ln117_304 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_435, i1 %tmp_207" [src/enc.c:117]   --->   Operation 3142 'bitconcatenate' 'or_ln117_304' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3143 [1/1] (0.00ns)   --->   "%or_ln117_305 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_430, i1 %tmp_205" [src/enc.c:117]   --->   Operation 3143 'bitconcatenate' 'or_ln117_305' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3144 [1/1] (0.00ns)   --->   "%or_ln117_306 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_434, i1 %tmp_207" [src/enc.c:117]   --->   Operation 3144 'bitconcatenate' 'or_ln117_306' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_84)   --->   "%xor_ln117_1373 = xor i8 %x_assign_62, i8 %or_ln127_39" [src/enc.c:117]   --->   Operation 3145 'xor' 'xor_ln117_1373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1688)   --->   "%trunc_ln117_172 = trunc i8 %z_40" [src/enc.c:117]   --->   Operation 3146 'trunc' 'trunc_ln117_172' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1688)   --->   "%xor_ln117_1374 = xor i7 %or_ln117_306, i7 %or_ln117_305" [src/enc.c:117]   --->   Operation 3147 'xor' 'xor_ln117_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%trunc_ln117_173 = trunc i8 %z_40" [src/enc.c:117]   --->   Operation 3148 'trunc' 'trunc_ln117_173' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%xor_ln117_1375 = xor i6 %or_ln117_304, i6 %or_ln117_303" [src/enc.c:117]   --->   Operation 3149 'xor' 'xor_ln117_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%trunc_ln117_174 = trunc i8 %z_40" [src/enc.c:117]   --->   Operation 3150 'trunc' 'trunc_ln117_174' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%xor_ln117_1376 = xor i5 %or_ln117_302, i5 %or_ln117_301" [src/enc.c:117]   --->   Operation 3151 'xor' 'xor_ln117_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_84)   --->   "%xor_ln117_1377 = xor i8 %xor_ln117_1373, i8 %z_40" [src/enc.c:117]   --->   Operation 3152 'xor' 'xor_ln117_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%or_ln117_307 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_440, i1 %tmp_209" [src/enc.c:117]   --->   Operation 3153 'bitconcatenate' 'or_ln117_307' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3154 [1/1] (0.00ns)   --->   "%or_ln117_308 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_439, i1 %tmp_209" [src/enc.c:117]   --->   Operation 3154 'bitconcatenate' 'or_ln117_308' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3155 [1/1] (0.00ns)   --->   "%or_ln117_309 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_438, i1 %tmp_209" [src/enc.c:117]   --->   Operation 3155 'bitconcatenate' 'or_ln117_309' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_84)   --->   "%xor_ln117_1381 = xor i8 %xor_ln117_60, i8 %or_ln127_40" [src/enc.c:117]   --->   Operation 3156 'xor' 'xor_ln117_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3157 [1/1] (0.00ns)   --->   "%or_ln117_310 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_423, i1 %tmp_201" [src/enc.c:117]   --->   Operation 3157 'bitconcatenate' 'or_ln117_310' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1688)   --->   "%xor_ln117_1382 = xor i7 %xor_ln117_1380, i7 %or_ln117_309" [src/enc.c:117]   --->   Operation 3158 'xor' 'xor_ln117_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%or_ln117_311 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_425, i1 %tmp_201" [src/enc.c:117]   --->   Operation 3159 'bitconcatenate' 'or_ln117_311' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%xor_ln117_1383 = xor i6 %xor_ln117_1379, i6 %or_ln117_308" [src/enc.c:117]   --->   Operation 3160 'xor' 'xor_ln117_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%or_ln117_312 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_424, i1 %tmp_201" [src/enc.c:117]   --->   Operation 3161 'bitconcatenate' 'or_ln117_312' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%xor_ln117_1384 = xor i5 %xor_ln117_1378, i5 %or_ln117_307" [src/enc.c:117]   --->   Operation 3162 'xor' 'xor_ln117_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_84)   --->   "%xor_ln117_1385 = xor i8 %xor_ln117_1381, i8 %x_assign_60" [src/enc.c:117]   --->   Operation 3163 'xor' 'xor_ln117_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%xor_ln117_1386 = xor i5 %xor_ln117_1376, i5 %trunc_ln117_174" [src/enc.c:117]   --->   Operation 3164 'xor' 'xor_ln117_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1690)   --->   "%xor_ln117_1387 = xor i5 %xor_ln117_1384, i5 %or_ln117_312" [src/enc.c:117]   --->   Operation 3165 'xor' 'xor_ln117_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%xor_ln117_1388 = xor i6 %xor_ln117_1375, i6 %trunc_ln117_173" [src/enc.c:117]   --->   Operation 3166 'xor' 'xor_ln117_1388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1689)   --->   "%xor_ln117_1389 = xor i6 %xor_ln117_1383, i6 %or_ln117_311" [src/enc.c:117]   --->   Operation 3167 'xor' 'xor_ln117_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1688)   --->   "%xor_ln117_1390 = xor i7 %xor_ln117_1374, i7 %trunc_ln117_172" [src/enc.c:117]   --->   Operation 3168 'xor' 'xor_ln117_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1688)   --->   "%xor_ln117_1391 = xor i7 %xor_ln117_1382, i7 %or_ln117_310" [src/enc.c:117]   --->   Operation 3169 'xor' 'xor_ln117_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3170 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_84 = xor i8 %xor_ln117_1385, i8 %xor_ln117_1377" [src/enc.c:117]   --->   Operation 3170 'xor' 'xor_ln117_84' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%or_ln117_313 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_428, i1 %tmp_203" [src/enc.c:117]   --->   Operation 3171 'bitconcatenate' 'or_ln117_313' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3172 [1/1] (0.00ns)   --->   "%or_ln117_314 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_427, i1 %tmp_203" [src/enc.c:117]   --->   Operation 3172 'bitconcatenate' 'or_ln117_314' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_85)   --->   "%xor_ln117_1392 = xor i8 %x_assign_61, i8 %or_ln127_39" [src/enc.c:117]   --->   Operation 3173 'xor' 'xor_ln117_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1706)   --->   "%trunc_ln117_175 = trunc i8 %z_41" [src/enc.c:117]   --->   Operation 3174 'trunc' 'trunc_ln117_175' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1706)   --->   "%xor_ln117_1393 = xor i7 %or_ln117_314, i7 %or_ln117_305" [src/enc.c:117]   --->   Operation 3175 'xor' 'xor_ln117_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%trunc_ln117_176 = trunc i8 %z_41" [src/enc.c:117]   --->   Operation 3176 'trunc' 'trunc_ln117_176' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%xor_ln117_1394 = xor i6 %or_ln117_313, i6 %or_ln117_303" [src/enc.c:117]   --->   Operation 3177 'xor' 'xor_ln117_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_85)   --->   "%xor_ln117_1395 = xor i8 %xor_ln117_1392, i8 %z_41" [src/enc.c:117]   --->   Operation 3178 'xor' 'xor_ln117_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_85)   --->   "%xor_ln117_1398 = xor i8 %xor_ln117_61, i8 %or_ln127_40" [src/enc.c:117]   --->   Operation 3179 'xor' 'xor_ln117_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3180 [1/1] (0.00ns)   --->   "%or_ln117_315 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_442, i1 %tmp_211" [src/enc.c:117]   --->   Operation 3180 'bitconcatenate' 'or_ln117_315' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1706)   --->   "%xor_ln117_1399 = xor i7 %xor_ln117_1397, i7 %or_ln117_309" [src/enc.c:117]   --->   Operation 3181 'xor' 'xor_ln117_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%or_ln117_316 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_443, i1 %tmp_211" [src/enc.c:117]   --->   Operation 3182 'bitconcatenate' 'or_ln117_316' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%xor_ln117_1400 = xor i6 %xor_ln117_1396, i6 %or_ln117_308" [src/enc.c:117]   --->   Operation 3183 'xor' 'xor_ln117_1400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_85)   --->   "%xor_ln117_1401 = xor i8 %xor_ln117_1398, i8 %x_assign_63" [src/enc.c:117]   --->   Operation 3184 'xor' 'xor_ln117_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%xor_ln117_1402 = xor i6 %xor_ln117_1394, i6 %trunc_ln117_176" [src/enc.c:117]   --->   Operation 3185 'xor' 'xor_ln117_1402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1707)   --->   "%xor_ln117_1403 = xor i6 %xor_ln117_1400, i6 %or_ln117_316" [src/enc.c:117]   --->   Operation 3186 'xor' 'xor_ln117_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1706)   --->   "%xor_ln117_1404 = xor i7 %xor_ln117_1393, i7 %trunc_ln117_175" [src/enc.c:117]   --->   Operation 3187 'xor' 'xor_ln117_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1706)   --->   "%xor_ln117_1405 = xor i7 %xor_ln117_1399, i7 %or_ln117_315" [src/enc.c:117]   --->   Operation 3188 'xor' 'xor_ln117_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3189 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_85 = xor i8 %xor_ln117_1401, i8 %xor_ln117_1395" [src/enc.c:117]   --->   Operation 3189 'xor' 'xor_ln117_85' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3190 [1/1] (0.00ns)   --->   "%or_ln117_317 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_445, i1 %tmp_213" [src/enc.c:117]   --->   Operation 3190 'bitconcatenate' 'or_ln117_317' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_86)   --->   "%xor_ln117_1406 = xor i8 %or_ln127_41, i8 %x_assign_62" [src/enc.c:117]   --->   Operation 3191 'xor' 'xor_ln117_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1720)   --->   "%trunc_ln117_177 = trunc i8 %z_42" [src/enc.c:117]   --->   Operation 3192 'trunc' 'trunc_ln117_177' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1720)   --->   "%xor_ln117_1407 = xor i7 %or_ln117_317, i7 %or_ln117_306" [src/enc.c:117]   --->   Operation 3193 'xor' 'xor_ln117_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_86)   --->   "%xor_ln117_1408 = xor i8 %xor_ln117_1406, i8 %z_42" [src/enc.c:117]   --->   Operation 3194 'xor' 'xor_ln117_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3195 [1/1] (0.00ns)   --->   "%or_ln117_318 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_447, i1 %tmp_215" [src/enc.c:117]   --->   Operation 3195 'bitconcatenate' 'or_ln117_318' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_86)   --->   "%xor_ln117_1410 = xor i8 %xor_ln117_62, i8 %or_ln127_42" [src/enc.c:117]   --->   Operation 3196 'xor' 'xor_ln117_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1720)   --->   "%xor_ln117_1411 = xor i7 %xor_ln117_1409, i7 %or_ln117_318" [src/enc.c:117]   --->   Operation 3197 'xor' 'xor_ln117_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_86)   --->   "%xor_ln117_1412 = xor i8 %xor_ln117_1410, i8 %x_assign_60" [src/enc.c:117]   --->   Operation 3198 'xor' 'xor_ln117_1412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1720)   --->   "%xor_ln117_1413 = xor i7 %xor_ln117_1407, i7 %trunc_ln117_177" [src/enc.c:117]   --->   Operation 3199 'xor' 'xor_ln117_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1720)   --->   "%xor_ln117_1414 = xor i7 %xor_ln117_1411, i7 %or_ln117_310" [src/enc.c:117]   --->   Operation 3200 'xor' 'xor_ln117_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3201 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_86 = xor i8 %xor_ln117_1412, i8 %xor_ln117_1408" [src/enc.c:117]   --->   Operation 3201 'xor' 'xor_ln117_86' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_87)   --->   "%xor_ln117_1415 = xor i8 %x_assign_61, i8 %or_ln127_41" [src/enc.c:117]   --->   Operation 3202 'xor' 'xor_ln117_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1729)   --->   "%trunc_ln117_178 = trunc i8 %z_43" [src/enc.c:117]   --->   Operation 3203 'trunc' 'trunc_ln117_178' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1729)   --->   "%xor_ln117_1416 = xor i7 %or_ln117_314, i7 %or_ln117_317" [src/enc.c:117]   --->   Operation 3204 'xor' 'xor_ln117_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_87)   --->   "%xor_ln117_1417 = xor i8 %xor_ln117_1415, i8 %z_43" [src/enc.c:117]   --->   Operation 3205 'xor' 'xor_ln117_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_87)   --->   "%xor_ln117_1418 = xor i8 %x_assign_63, i8 %or_ln127_42" [src/enc.c:117]   --->   Operation 3206 'xor' 'xor_ln117_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1729)   --->   "%xor_ln117_1420 = xor i7 %or_ln117_315, i7 %or_ln117_318" [src/enc.c:117]   --->   Operation 3207 'xor' 'xor_ln117_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_87)   --->   "%xor_ln117_1421 = xor i8 %xor_ln117_1418, i8 %xor_ln117_63" [src/enc.c:117]   --->   Operation 3208 'xor' 'xor_ln117_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1729)   --->   "%xor_ln117_1422 = xor i7 %xor_ln117_1416, i7 %trunc_ln117_178" [src/enc.c:117]   --->   Operation 3209 'xor' 'xor_ln117_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1729)   --->   "%xor_ln117_1423 = xor i7 %xor_ln117_1420, i7 %xor_ln117_1419" [src/enc.c:117]   --->   Operation 3210 'xor' 'xor_ln117_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3211 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_87 = xor i8 %xor_ln117_1421, i8 %xor_ln117_1417" [src/enc.c:117]   --->   Operation 3211 'xor' 'xor_ln117_87' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%trunc_ln127_560 = trunc i8 %select_ln124_137" [src/enc.c:127]   --->   Operation 3212 'trunc' 'trunc_ln127_560' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%trunc_ln127_561 = trunc i8 %select_ln124_137" [src/enc.c:127]   --->   Operation 3213 'trunc' 'trunc_ln127_561' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3214 [1/1] (0.00ns)   --->   "%or_ln127_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_555, i1 %tmp_275" [src/enc.c:127]   --->   Operation 3214 'bitconcatenate' 'or_ln127_53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%trunc_ln127_568 = trunc i8 %select_ln124_139" [src/enc.c:127]   --->   Operation 3215 'trunc' 'trunc_ln127_568' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%trunc_ln127_569 = trunc i8 %select_ln124_139" [src/enc.c:127]   --->   Operation 3216 'trunc' 'trunc_ln127_569' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3217 [1/1] (0.00ns)   --->   "%or_ln127_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_563, i1 %tmp_279" [src/enc.c:127]   --->   Operation 3217 'bitconcatenate' 'or_ln127_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3218 [1/1] (0.00ns)   --->   "%or_ln117_387 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_559, i1 %tmp_275" [src/enc.c:117]   --->   Operation 3218 'bitconcatenate' 'or_ln117_387' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3219 [1/1] (0.00ns)   --->   "%or_ln117_388 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_558, i1 %tmp_275" [src/enc.c:117]   --->   Operation 3219 'bitconcatenate' 'or_ln117_388' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3220 [1/1] (0.00ns)   --->   "%or_ln117_389 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_557, i1 %tmp_275" [src/enc.c:117]   --->   Operation 3220 'bitconcatenate' 'or_ln117_389' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3221 [1/1] (0.00ns)   --->   "%or_ln117_390 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_556, i1 %tmp_275" [src/enc.c:117]   --->   Operation 3221 'bitconcatenate' 'or_ln117_390' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%or_ln117_391 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_561, i1 %tmp_275" [src/enc.c:117]   --->   Operation 3222 'bitconcatenate' 'or_ln117_391' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%or_ln117_392 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_560, i1 %tmp_275" [src/enc.c:117]   --->   Operation 3223 'bitconcatenate' 'or_ln117_392' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_109)   --->   "%xor_ln117_1575 = xor i8 %x_assign_79, i8 %or_ln127_53" [src/enc.c:117]   --->   Operation 3224 'xor' 'xor_ln117_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%trunc_ln117_202 = trunc i8 %z_53" [src/enc.c:117]   --->   Operation 3225 'trunc' 'trunc_ln117_202' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%xor_ln117_1576 = xor i2 %or_ln117_374, i2 %or_ln117_392" [src/enc.c:117]   --->   Operation 3226 'xor' 'xor_ln117_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%trunc_ln117_203 = trunc i8 %z_53" [src/enc.c:117]   --->   Operation 3227 'trunc' 'trunc_ln117_203' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%xor_ln117_1577 = xor i3 %or_ln117_372, i3 %or_ln117_391" [src/enc.c:117]   --->   Operation 3228 'xor' 'xor_ln117_1577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1783)   --->   "%trunc_ln117_204 = trunc i8 %z_53" [src/enc.c:117]   --->   Operation 3229 'trunc' 'trunc_ln117_204' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1783)   --->   "%xor_ln117_1578 = xor i4 %or_ln117_370, i4 %or_ln117_390" [src/enc.c:117]   --->   Operation 3230 'xor' 'xor_ln117_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1784)   --->   "%trunc_ln117_205 = trunc i8 %z_53" [src/enc.c:117]   --->   Operation 3231 'trunc' 'trunc_ln117_205' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1784)   --->   "%xor_ln117_1579 = xor i5 %or_ln117_368, i5 %or_ln117_389" [src/enc.c:117]   --->   Operation 3232 'xor' 'xor_ln117_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1785)   --->   "%trunc_ln117_206 = trunc i8 %z_53" [src/enc.c:117]   --->   Operation 3233 'trunc' 'trunc_ln117_206' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1785)   --->   "%xor_ln117_1580 = xor i6 %or_ln117_366, i6 %or_ln117_388" [src/enc.c:117]   --->   Operation 3234 'xor' 'xor_ln117_1580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1786)   --->   "%trunc_ln117_207 = trunc i8 %z_53" [src/enc.c:117]   --->   Operation 3235 'trunc' 'trunc_ln117_207' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1786)   --->   "%xor_ln117_1581 = xor i7 %or_ln117_364, i7 %or_ln117_387" [src/enc.c:117]   --->   Operation 3236 'xor' 'xor_ln117_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_109)   --->   "%xor_ln117_1582 = xor i8 %xor_ln117_1575, i8 %z_53" [src/enc.c:117]   --->   Operation 3237 'xor' 'xor_ln117_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3238 [1/1] (0.00ns)   --->   "%or_ln117_393 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_567, i1 %tmp_279" [src/enc.c:117]   --->   Operation 3238 'bitconcatenate' 'or_ln117_393' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3239 [1/1] (0.00ns)   --->   "%or_ln117_394 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_566, i1 %tmp_279" [src/enc.c:117]   --->   Operation 3239 'bitconcatenate' 'or_ln117_394' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3240 [1/1] (0.00ns)   --->   "%or_ln117_395 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_565, i1 %tmp_279" [src/enc.c:117]   --->   Operation 3240 'bitconcatenate' 'or_ln117_395' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3241 [1/1] (0.00ns)   --->   "%or_ln117_396 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_564, i1 %tmp_279" [src/enc.c:117]   --->   Operation 3241 'bitconcatenate' 'or_ln117_396' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%or_ln117_397 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_569, i1 %tmp_279" [src/enc.c:117]   --->   Operation 3242 'bitconcatenate' 'or_ln117_397' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%or_ln117_398 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_568, i1 %tmp_279" [src/enc.c:117]   --->   Operation 3243 'bitconcatenate' 'or_ln117_398' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_109)   --->   "%xor_ln117_1589 = xor i8 %xor_ln117_69, i8 %or_ln127_54" [src/enc.c:117]   --->   Operation 3244 'xor' 'xor_ln117_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%xor_ln117_1590 = xor i2 %xor_ln117_1588, i2 %or_ln117_398" [src/enc.c:117]   --->   Operation 3245 'xor' 'xor_ln117_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%xor_ln117_1591 = xor i3 %xor_ln117_1587, i3 %or_ln117_397" [src/enc.c:117]   --->   Operation 3246 'xor' 'xor_ln117_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1783)   --->   "%xor_ln117_1592 = xor i4 %xor_ln117_1586, i4 %or_ln117_396" [src/enc.c:117]   --->   Operation 3247 'xor' 'xor_ln117_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1784)   --->   "%xor_ln117_1593 = xor i5 %xor_ln117_1585, i5 %or_ln117_395" [src/enc.c:117]   --->   Operation 3248 'xor' 'xor_ln117_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1785)   --->   "%xor_ln117_1594 = xor i6 %xor_ln117_1584, i6 %or_ln117_394" [src/enc.c:117]   --->   Operation 3249 'xor' 'xor_ln117_1594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1786)   --->   "%xor_ln117_1595 = xor i7 %xor_ln117_1583, i7 %or_ln117_393" [src/enc.c:117]   --->   Operation 3250 'xor' 'xor_ln117_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_109)   --->   "%xor_ln117_1596 = xor i8 %xor_ln117_1589, i8 %x_assign_78" [src/enc.c:117]   --->   Operation 3251 'xor' 'xor_ln117_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1786)   --->   "%xor_ln117_1597 = xor i7 %xor_ln117_1581, i7 %trunc_ln117_207" [src/enc.c:117]   --->   Operation 3252 'xor' 'xor_ln117_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1786)   --->   "%xor_ln117_1598 = xor i7 %xor_ln117_1595, i7 %or_ln117_386" [src/enc.c:117]   --->   Operation 3253 'xor' 'xor_ln117_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1785)   --->   "%xor_ln117_1599 = xor i6 %xor_ln117_1580, i6 %trunc_ln117_206" [src/enc.c:117]   --->   Operation 3254 'xor' 'xor_ln117_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1785)   --->   "%xor_ln117_1600 = xor i6 %xor_ln117_1594, i6 %or_ln117_385" [src/enc.c:117]   --->   Operation 3255 'xor' 'xor_ln117_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1784)   --->   "%xor_ln117_1601 = xor i5 %xor_ln117_1579, i5 %trunc_ln117_205" [src/enc.c:117]   --->   Operation 3256 'xor' 'xor_ln117_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1784)   --->   "%xor_ln117_1602 = xor i5 %xor_ln117_1593, i5 %or_ln117_384" [src/enc.c:117]   --->   Operation 3257 'xor' 'xor_ln117_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1783)   --->   "%xor_ln117_1603 = xor i4 %xor_ln117_1578, i4 %trunc_ln117_204" [src/enc.c:117]   --->   Operation 3258 'xor' 'xor_ln117_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1783)   --->   "%xor_ln117_1604 = xor i4 %xor_ln117_1592, i4 %or_ln117_383" [src/enc.c:117]   --->   Operation 3259 'xor' 'xor_ln117_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%xor_ln117_1605 = xor i3 %xor_ln117_1577, i3 %trunc_ln117_203" [src/enc.c:117]   --->   Operation 3260 'xor' 'xor_ln117_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1782)   --->   "%xor_ln117_1606 = xor i3 %xor_ln117_1591, i3 %or_ln117_382" [src/enc.c:117]   --->   Operation 3261 'xor' 'xor_ln117_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%xor_ln117_1607 = xor i2 %xor_ln117_1576, i2 %trunc_ln117_202" [src/enc.c:117]   --->   Operation 3262 'xor' 'xor_ln117_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1781)   --->   "%xor_ln117_1608 = xor i2 %xor_ln117_1590, i2 %or_ln117_381" [src/enc.c:117]   --->   Operation 3263 'xor' 'xor_ln117_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3264 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_109 = xor i8 %xor_ln117_1596, i8 %xor_ln117_1582" [src/enc.c:117]   --->   Operation 3264 'xor' 'xor_ln117_109' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_111)   --->   "%xor_ln117_1638 = xor i8 %x_assign_76, i8 %or_ln127_53" [src/enc.c:117]   --->   Operation 3265 'xor' 'xor_ln117_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1843)   --->   "%trunc_ln117_213 = trunc i8 %z_55" [src/enc.c:117]   --->   Operation 3266 'trunc' 'trunc_ln117_213' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1843)   --->   "%xor_ln117_1639 = xor i4 %or_ln117_400, i4 %or_ln117_390" [src/enc.c:117]   --->   Operation 3267 'xor' 'xor_ln117_1639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1845)   --->   "%trunc_ln117_214 = trunc i8 %z_55" [src/enc.c:117]   --->   Operation 3268 'trunc' 'trunc_ln117_214' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1845)   --->   "%xor_ln117_1640 = xor i5 %or_ln117_401, i5 %or_ln117_389" [src/enc.c:117]   --->   Operation 3269 'xor' 'xor_ln117_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1847)   --->   "%trunc_ln117_215 = trunc i8 %z_55" [src/enc.c:117]   --->   Operation 3270 'trunc' 'trunc_ln117_215' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1847)   --->   "%xor_ln117_1641 = xor i6 %or_ln117_402, i6 %or_ln117_388" [src/enc.c:117]   --->   Operation 3271 'xor' 'xor_ln117_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1849)   --->   "%trunc_ln117_216 = trunc i8 %z_55" [src/enc.c:117]   --->   Operation 3272 'trunc' 'trunc_ln117_216' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1849)   --->   "%xor_ln117_1642 = xor i7 %or_ln117_403, i7 %or_ln117_387" [src/enc.c:117]   --->   Operation 3273 'xor' 'xor_ln117_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_111)   --->   "%xor_ln117_1643 = xor i8 %xor_ln117_1638, i8 %z_55" [src/enc.c:117]   --->   Operation 3274 'xor' 'xor_ln117_1643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_111)   --->   "%xor_ln117_1644 = xor i8 %x_assign_81, i8 %or_ln127_54" [src/enc.c:117]   --->   Operation 3275 'xor' 'xor_ln117_1644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1843)   --->   "%xor_ln117_1646 = xor i4 %or_ln117_405, i4 %or_ln117_396" [src/enc.c:117]   --->   Operation 3276 'xor' 'xor_ln117_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1845)   --->   "%xor_ln117_1648 = xor i5 %or_ln117_406, i5 %or_ln117_395" [src/enc.c:117]   --->   Operation 3277 'xor' 'xor_ln117_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1847)   --->   "%xor_ln117_1650 = xor i6 %or_ln117_407, i6 %or_ln117_394" [src/enc.c:117]   --->   Operation 3278 'xor' 'xor_ln117_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1849)   --->   "%xor_ln117_1652 = xor i7 %or_ln117_408, i7 %or_ln117_393" [src/enc.c:117]   --->   Operation 3279 'xor' 'xor_ln117_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_111)   --->   "%xor_ln117_1653 = xor i8 %xor_ln117_1644, i8 %xor_ln117_71" [src/enc.c:117]   --->   Operation 3280 'xor' 'xor_ln117_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1849)   --->   "%xor_ln117_1654 = xor i7 %xor_ln117_1642, i7 %trunc_ln117_216" [src/enc.c:117]   --->   Operation 3281 'xor' 'xor_ln117_1654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1849)   --->   "%xor_ln117_1655 = xor i7 %xor_ln117_1652, i7 %xor_ln117_1651" [src/enc.c:117]   --->   Operation 3282 'xor' 'xor_ln117_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1847)   --->   "%xor_ln117_1656 = xor i6 %xor_ln117_1641, i6 %trunc_ln117_215" [src/enc.c:117]   --->   Operation 3283 'xor' 'xor_ln117_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1847)   --->   "%xor_ln117_1657 = xor i6 %xor_ln117_1650, i6 %xor_ln117_1649" [src/enc.c:117]   --->   Operation 3284 'xor' 'xor_ln117_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1845)   --->   "%xor_ln117_1658 = xor i5 %xor_ln117_1640, i5 %trunc_ln117_214" [src/enc.c:117]   --->   Operation 3285 'xor' 'xor_ln117_1658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1845)   --->   "%xor_ln117_1659 = xor i5 %xor_ln117_1648, i5 %xor_ln117_1647" [src/enc.c:117]   --->   Operation 3286 'xor' 'xor_ln117_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1843)   --->   "%xor_ln117_1660 = xor i4 %xor_ln117_1639, i4 %trunc_ln117_213" [src/enc.c:117]   --->   Operation 3287 'xor' 'xor_ln117_1660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1843)   --->   "%xor_ln117_1661 = xor i4 %xor_ln117_1646, i4 %xor_ln117_1645" [src/enc.c:117]   --->   Operation 3288 'xor' 'xor_ln117_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3289 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_111 = xor i8 %xor_ln117_1653, i8 %xor_ln117_1643" [src/enc.c:117]   --->   Operation 3289 'xor' 'xor_ln117_111' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3290 [1/1] (0.99ns)   --->   "%xor_ln117_121 = xor i8 %xor_ln117_109, i8 114" [src/enc.c:117]   --->   Operation 3290 'xor' 'xor_ln117_121' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3291 [1/1] (0.99ns)   --->   "%xor_ln117_123 = xor i8 %xor_ln117_111, i8 162" [src/enc.c:117]   --->   Operation 3291 'xor' 'xor_ln117_123' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln167_7 = zext i8 %xor_ln117_121" [src/enc.c:167->src/enc.c:188]   --->   Operation 3292 'zext' 'zext_ln167_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3293 [1/1] (0.00ns)   --->   "%clefia_s0_addr_30 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_7" [src/enc.c:167->src/enc.c:188]   --->   Operation 3293 'getelementptr' 'clefia_s0_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3294 [2/2] (3.25ns)   --->   "%z_61 = load i8 %clefia_s0_addr_30" [src/enc.c:167->src/enc.c:188]   --->   Operation 3294 'load' 'z_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 3295 [1/1] (0.00ns)   --->   "%zext_ln169_7 = zext i8 %xor_ln117_123" [src/enc.c:169->src/enc.c:188]   --->   Operation 3295 'zext' 'zext_ln169_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3296 [1/1] (0.00ns)   --->   "%clefia_s0_addr_31 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_7" [src/enc.c:169->src/enc.c:188]   --->   Operation 3296 'getelementptr' 'clefia_s0_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3297 [2/2] (3.25ns)   --->   "%z_63 = load i8 %clefia_s0_addr_31" [src/enc.c:169->src/enc.c:188]   --->   Operation 3297 'load' 'z_63' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 3298 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1688 = xor i7 %xor_ln117_1391, i7 %xor_ln117_1390" [src/enc.c:117]   --->   Operation 3298 'xor' 'xor_ln117_1688' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3299 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1689 = xor i6 %xor_ln117_1389, i6 %xor_ln117_1388" [src/enc.c:117]   --->   Operation 3299 'xor' 'xor_ln117_1689' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3300 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1690 = xor i5 %xor_ln117_1387, i5 %xor_ln117_1386" [src/enc.c:117]   --->   Operation 3300 'xor' 'xor_ln117_1690' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3301 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1706 = xor i7 %xor_ln117_1405, i7 %xor_ln117_1404" [src/enc.c:117]   --->   Operation 3301 'xor' 'xor_ln117_1706' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3302 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1707 = xor i6 %xor_ln117_1403, i6 %xor_ln117_1402" [src/enc.c:117]   --->   Operation 3302 'xor' 'xor_ln117_1707' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3303 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1720 = xor i7 %xor_ln117_1414, i7 %xor_ln117_1413" [src/enc.c:117]   --->   Operation 3303 'xor' 'xor_ln117_1720' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3304 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1729 = xor i7 %xor_ln117_1423, i7 %xor_ln117_1422" [src/enc.c:117]   --->   Operation 3304 'xor' 'xor_ln117_1729' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3305 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1781 = xor i2 %xor_ln117_1608, i2 %xor_ln117_1607" [src/enc.c:117]   --->   Operation 3305 'xor' 'xor_ln117_1781' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3306 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1782 = xor i3 %xor_ln117_1606, i3 %xor_ln117_1605" [src/enc.c:117]   --->   Operation 3306 'xor' 'xor_ln117_1782' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3307 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1783 = xor i4 %xor_ln117_1604, i4 %xor_ln117_1603" [src/enc.c:117]   --->   Operation 3307 'xor' 'xor_ln117_1783' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3308 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1784 = xor i5 %xor_ln117_1602, i5 %xor_ln117_1601" [src/enc.c:117]   --->   Operation 3308 'xor' 'xor_ln117_1784' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3309 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1785 = xor i6 %xor_ln117_1600, i6 %xor_ln117_1599" [src/enc.c:117]   --->   Operation 3309 'xor' 'xor_ln117_1785' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3310 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1786 = xor i7 %xor_ln117_1598, i7 %xor_ln117_1597" [src/enc.c:117]   --->   Operation 3310 'xor' 'xor_ln117_1786' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3311 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1843 = xor i4 %xor_ln117_1661, i4 %xor_ln117_1660" [src/enc.c:117]   --->   Operation 3311 'xor' 'xor_ln117_1843' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3312 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1845 = xor i5 %xor_ln117_1659, i5 %xor_ln117_1658" [src/enc.c:117]   --->   Operation 3312 'xor' 'xor_ln117_1845' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3313 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1847 = xor i6 %xor_ln117_1657, i6 %xor_ln117_1656" [src/enc.c:117]   --->   Operation 3313 'xor' 'xor_ln117_1847' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3314 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1849 = xor i7 %xor_ln117_1655, i7 %xor_ln117_1654" [src/enc.c:117]   --->   Operation 3314 'xor' 'xor_ln117_1849' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3315 [1/2] (2.32ns)   --->   "%skey_load_19 = load i5 %skey_addr_3" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3315 'load' 'skey_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_32 : Operation 3316 [2/2] (2.32ns)   --->   "%skey_load_20 = load i5 %skey_addr_4" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3316 'load' 'skey_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 6.99>
ST_33 : Operation 3317 [1/1] (0.99ns)   --->   "%xor_ln117_120 = xor i8 %xor_ln117_108, i8 121" [src/enc.c:117]   --->   Operation 3317 'xor' 'xor_ln117_120' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3318 [1/1] (0.99ns)   --->   "%xor_ln117_122 = xor i8 %xor_ln117_110, i8 178" [src/enc.c:117]   --->   Operation 3318 'xor' 'xor_ln117_122' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln166_7 = zext i8 %xor_ln117_120" [src/enc.c:166->src/enc.c:188]   --->   Operation 3319 'zext' 'zext_ln166_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3320 [1/1] (0.00ns)   --->   "%clefia_s1_addr_30 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_7" [src/enc.c:166->src/enc.c:188]   --->   Operation 3320 'getelementptr' 'clefia_s1_addr_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3321 [2/2] (3.25ns)   --->   "%z_60 = load i8 %clefia_s1_addr_30" [src/enc.c:166->src/enc.c:188]   --->   Operation 3321 'load' 'z_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 3322 [1/2] (3.25ns)   --->   "%z_61 = load i8 %clefia_s0_addr_30" [src/enc.c:167->src/enc.c:188]   --->   Operation 3322 'load' 'z_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 3323 [1/1] (0.00ns)   --->   "%zext_ln168_7 = zext i8 %xor_ln117_122" [src/enc.c:168->src/enc.c:188]   --->   Operation 3323 'zext' 'zext_ln168_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3324 [1/1] (0.00ns)   --->   "%clefia_s1_addr_31 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_7" [src/enc.c:168->src/enc.c:188]   --->   Operation 3324 'getelementptr' 'clefia_s1_addr_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3325 [2/2] (3.25ns)   --->   "%z_62 = load i8 %clefia_s1_addr_31" [src/enc.c:168->src/enc.c:188]   --->   Operation 3325 'load' 'z_62' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 3326 [1/2] (3.25ns)   --->   "%z_63 = load i8 %clefia_s0_addr_31" [src/enc.c:169->src/enc.c:188]   --->   Operation 3326 'load' 'z_63' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_148)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_61, i32 7" [src/enc.c:124]   --->   Operation 3327 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_148)   --->   "%xor_ln125_148 = xor i8 %z_61, i8 14" [src/enc.c:125]   --->   Operation 3328 'xor' 'xor_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3329 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_148 = select i1 %tmp_296, i8 %xor_ln125_148, i8 %z_61" [src/enc.c:124]   --->   Operation 3329 'select' 'select_ln124_148' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3330 [1/1] (0.00ns)   --->   "%trunc_ln127_582 = trunc i8 %select_ln124_148" [src/enc.c:127]   --->   Operation 3330 'trunc' 'trunc_ln127_582' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3331 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_148, i32 7" [src/enc.c:127]   --->   Operation 3331 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3332 [1/1] (0.00ns)   --->   "%trunc_ln127_583 = trunc i8 %select_ln124_148" [src/enc.c:127]   --->   Operation 3332 'trunc' 'trunc_ln127_583' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3333 [1/1] (0.00ns)   --->   "%x_assign_88 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_582, i1 %tmp_297" [src/enc.c:127]   --->   Operation 3333 'bitconcatenate' 'x_assign_88' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_149)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_148, i32 6" [src/enc.c:124]   --->   Operation 3334 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_149)   --->   "%xor_ln125_149 = xor i8 %x_assign_88, i8 14" [src/enc.c:125]   --->   Operation 3335 'xor' 'xor_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3336 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_149 = select i1 %tmp_298, i8 %xor_ln125_149, i8 %x_assign_88" [src/enc.c:124]   --->   Operation 3336 'select' 'select_ln124_149' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3337 [1/1] (0.00ns)   --->   "%trunc_ln127_584 = trunc i8 %select_ln124_149" [src/enc.c:127]   --->   Operation 3337 'trunc' 'trunc_ln127_584' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_149, i32 7" [src/enc.c:127]   --->   Operation 3338 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3339 [1/1] (0.00ns)   --->   "%x_assign_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_584, i1 %tmp_299" [src/enc.c:127]   --->   Operation 3339 'bitconcatenate' 'x_assign_89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_150)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_149, i32 6" [src/enc.c:124]   --->   Operation 3340 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_150)   --->   "%xor_ln125_150 = xor i8 %x_assign_89, i8 14" [src/enc.c:125]   --->   Operation 3341 'xor' 'xor_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3342 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_150 = select i1 %tmp_300, i8 %xor_ln125_150, i8 %x_assign_89" [src/enc.c:124]   --->   Operation 3342 'select' 'select_ln124_150' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3343 [1/1] (0.00ns)   --->   "%trunc_ln127_585 = trunc i8 %select_ln124_150" [src/enc.c:127]   --->   Operation 3343 'trunc' 'trunc_ln127_585' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3344 [1/1] (0.00ns)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_150, i32 7" [src/enc.c:127]   --->   Operation 3344 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3345 [1/1] (0.00ns)   --->   "%trunc_ln127_586 = trunc i8 %select_ln124_150" [src/enc.c:127]   --->   Operation 3345 'trunc' 'trunc_ln127_586' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_152)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_63, i32 7" [src/enc.c:124]   --->   Operation 3346 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_152)   --->   "%xor_ln125_152 = xor i8 %z_63, i8 14" [src/enc.c:125]   --->   Operation 3347 'xor' 'xor_ln125_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3348 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_152 = select i1 %tmp_304, i8 %xor_ln125_152, i8 %z_63" [src/enc.c:124]   --->   Operation 3348 'select' 'select_ln124_152' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3349 [1/1] (0.00ns)   --->   "%trunc_ln127_593 = trunc i8 %select_ln124_152" [src/enc.c:127]   --->   Operation 3349 'trunc' 'trunc_ln127_593' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3350 [1/1] (0.00ns)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_152, i32 7" [src/enc.c:127]   --->   Operation 3350 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3351 [1/1] (0.00ns)   --->   "%trunc_ln127_594 = trunc i8 %select_ln124_152" [src/enc.c:127]   --->   Operation 3351 'trunc' 'trunc_ln127_594' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3352 [1/1] (0.00ns)   --->   "%trunc_ln127_595 = trunc i8 %select_ln124_152" [src/enc.c:127]   --->   Operation 3352 'trunc' 'trunc_ln127_595' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3353 [1/1] (0.00ns)   --->   "%x_assign_91 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_593, i1 %tmp_305" [src/enc.c:127]   --->   Operation 3353 'bitconcatenate' 'x_assign_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_153)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_152, i32 6" [src/enc.c:124]   --->   Operation 3354 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_153)   --->   "%xor_ln125_153 = xor i8 %x_assign_91, i8 14" [src/enc.c:125]   --->   Operation 3355 'xor' 'xor_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3356 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_153 = select i1 %tmp_306, i8 %xor_ln125_153, i8 %x_assign_91" [src/enc.c:124]   --->   Operation 3356 'select' 'select_ln124_153' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3357 [1/1] (0.00ns)   --->   "%trunc_ln127_597 = trunc i8 %select_ln124_153" [src/enc.c:127]   --->   Operation 3357 'trunc' 'trunc_ln127_597' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_153, i32 7" [src/enc.c:127]   --->   Operation 3358 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3359 [1/1] (0.00ns)   --->   "%x_assign_92 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_597, i1 %tmp_307" [src/enc.c:127]   --->   Operation 3359 'bitconcatenate' 'x_assign_92' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_154)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_153, i32 6" [src/enc.c:124]   --->   Operation 3360 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_154)   --->   "%xor_ln125_154 = xor i8 %x_assign_92, i8 14" [src/enc.c:125]   --->   Operation 3361 'xor' 'xor_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3362 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_154 = select i1 %tmp_308, i8 %xor_ln125_154, i8 %x_assign_92" [src/enc.c:124]   --->   Operation 3362 'select' 'select_ln124_154' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3363 [1/1] (0.00ns)   --->   "%trunc_ln127_598 = trunc i8 %select_ln124_154" [src/enc.c:127]   --->   Operation 3363 'trunc' 'trunc_ln127_598' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_154, i32 7" [src/enc.c:127]   --->   Operation 3364 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3365 [1/1] (0.00ns)   --->   "%trunc_ln127_599 = trunc i8 %select_ln124_154" [src/enc.c:127]   --->   Operation 3365 'trunc' 'trunc_ln127_599' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3366 [1/2] (2.32ns)   --->   "%skey_load_20 = load i5 %skey_addr_4" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3366 'load' 'skey_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_33 : Operation 3367 [2/2] (2.32ns)   --->   "%skey_load_21 = load i5 %skey_addr_5" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3367 'load' 'skey_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 34 <SV = 33> <Delay = 6.99>
ST_34 : Operation 3368 [1/1] (0.99ns)   --->   "%xor_ln117_96 = xor i8 %xor_ln117_84, i8 90" [src/enc.c:117]   --->   Operation 3368 'xor' 'xor_ln117_96' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3369 [1/1] (0.99ns)   --->   "%xor_ln117_97 = xor i8 %xor_ln117_85, i8 180" [src/enc.c:117]   --->   Operation 3369 'xor' 'xor_ln117_97' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3370 [1/1] (0.99ns)   --->   "%xor_ln117_98 = xor i8 %xor_ln117_86, i8 37" [src/enc.c:117]   --->   Operation 3370 'xor' 'xor_ln117_98' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3371 [1/1] (0.99ns)   --->   "%xor_ln117_99 = xor i8 %xor_ln117_87, i8 84" [src/enc.c:117]   --->   Operation 3371 'xor' 'xor_ln117_99' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3372 [1/1] (0.00ns)   --->   "%zext_ln143_6 = zext i8 %xor_ln117_96" [src/enc.c:143->src/enc.c:187]   --->   Operation 3372 'zext' 'zext_ln143_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3373 [1/1] (0.00ns)   --->   "%clefia_s0_addr_24 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_6" [src/enc.c:143->src/enc.c:187]   --->   Operation 3373 'getelementptr' 'clefia_s0_addr_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3374 [2/2] (3.25ns)   --->   "%z_48 = load i8 %clefia_s0_addr_24" [src/enc.c:143->src/enc.c:187]   --->   Operation 3374 'load' 'z_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 3375 [1/1] (0.00ns)   --->   "%zext_ln144_6 = zext i8 %xor_ln117_97" [src/enc.c:144->src/enc.c:187]   --->   Operation 3375 'zext' 'zext_ln144_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3376 [1/1] (0.00ns)   --->   "%clefia_s1_addr_24 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_6" [src/enc.c:144->src/enc.c:187]   --->   Operation 3376 'getelementptr' 'clefia_s1_addr_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3377 [2/2] (3.25ns)   --->   "%z_49 = load i8 %clefia_s1_addr_24" [src/enc.c:144->src/enc.c:187]   --->   Operation 3377 'load' 'z_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 3378 [1/1] (0.00ns)   --->   "%zext_ln145_6 = zext i8 %xor_ln117_98" [src/enc.c:145->src/enc.c:187]   --->   Operation 3378 'zext' 'zext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3379 [1/1] (0.00ns)   --->   "%clefia_s0_addr_25 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_6" [src/enc.c:145->src/enc.c:187]   --->   Operation 3379 'getelementptr' 'clefia_s0_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3380 [2/2] (3.25ns)   --->   "%z_50 = load i8 %clefia_s0_addr_25" [src/enc.c:145->src/enc.c:187]   --->   Operation 3380 'load' 'z_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 3381 [1/1] (0.00ns)   --->   "%zext_ln146_6 = zext i8 %xor_ln117_99" [src/enc.c:146->src/enc.c:187]   --->   Operation 3381 'zext' 'zext_ln146_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3382 [1/1] (0.00ns)   --->   "%clefia_s1_addr_25 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_6" [src/enc.c:146->src/enc.c:187]   --->   Operation 3382 'getelementptr' 'clefia_s1_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3383 [2/2] (3.25ns)   --->   "%z_51 = load i8 %clefia_s1_addr_25" [src/enc.c:146->src/enc.c:187]   --->   Operation 3383 'load' 'z_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 3384 [1/2] (3.25ns)   --->   "%z_60 = load i8 %clefia_s1_addr_30" [src/enc.c:166->src/enc.c:188]   --->   Operation 3384 'load' 'z_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 3385 [1/2] (3.25ns)   --->   "%z_62 = load i8 %clefia_s1_addr_31" [src/enc.c:168->src/enc.c:188]   --->   Operation 3385 'load' 'z_62' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%trunc_ln127_587 = trunc i8 %select_ln124_150" [src/enc.c:127]   --->   Operation 3386 'trunc' 'trunc_ln127_587' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%trunc_ln127_588 = trunc i8 %select_ln124_150" [src/enc.c:127]   --->   Operation 3387 'trunc' 'trunc_ln127_588' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3388 [1/1] (0.00ns)   --->   "%or_ln127_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_585, i1 %tmp_301" [src/enc.c:127]   --->   Operation 3388 'bitconcatenate' 'or_ln127_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_151)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_62, i32 7" [src/enc.c:124]   --->   Operation 3389 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_151)   --->   "%xor_ln125_151 = xor i8 %z_62, i8 14" [src/enc.c:125]   --->   Operation 3390 'xor' 'xor_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3391 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_151 = select i1 %tmp_302, i8 %xor_ln125_151, i8 %z_62" [src/enc.c:124]   --->   Operation 3391 'select' 'select_ln124_151' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3392 [1/1] (0.00ns)   --->   "%trunc_ln127_589 = trunc i8 %select_ln124_151" [src/enc.c:127]   --->   Operation 3392 'trunc' 'trunc_ln127_589' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_151, i32 7" [src/enc.c:127]   --->   Operation 3393 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3394 [1/1] (0.00ns)   --->   "%trunc_ln127_590 = trunc i8 %select_ln124_151" [src/enc.c:127]   --->   Operation 3394 'trunc' 'trunc_ln127_590' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3395 [1/1] (0.00ns)   --->   "%trunc_ln127_591 = trunc i8 %select_ln124_151" [src/enc.c:127]   --->   Operation 3395 'trunc' 'trunc_ln127_591' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%trunc_ln127_592 = trunc i8 %select_ln124_151" [src/enc.c:127]   --->   Operation 3396 'trunc' 'trunc_ln127_592' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3397 [1/1] (0.00ns)   --->   "%x_assign_90 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_589, i1 %tmp_303" [src/enc.c:127]   --->   Operation 3397 'bitconcatenate' 'x_assign_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%trunc_ln127_596 = trunc i8 %select_ln124_152" [src/enc.c:127]   --->   Operation 3398 'trunc' 'trunc_ln127_596' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%trunc_ln127_600 = trunc i8 %select_ln124_154" [src/enc.c:127]   --->   Operation 3399 'trunc' 'trunc_ln127_600' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%trunc_ln127_601 = trunc i8 %select_ln124_154" [src/enc.c:127]   --->   Operation 3400 'trunc' 'trunc_ln127_601' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3401 [1/1] (0.00ns)   --->   "%or_ln127_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_598, i1 %tmp_309" [src/enc.c:127]   --->   Operation 3401 'bitconcatenate' 'or_ln127_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_155)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_60, i32 7" [src/enc.c:124]   --->   Operation 3402 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_155)   --->   "%xor_ln125_155 = xor i8 %z_60, i8 14" [src/enc.c:125]   --->   Operation 3403 'xor' 'xor_ln125_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3404 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_155 = select i1 %tmp_310, i8 %xor_ln125_155, i8 %z_60" [src/enc.c:124]   --->   Operation 3404 'select' 'select_ln124_155' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3405 [1/1] (0.00ns)   --->   "%trunc_ln127_602 = trunc i8 %select_ln124_155" [src/enc.c:127]   --->   Operation 3405 'trunc' 'trunc_ln127_602' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3406 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_155, i32 7" [src/enc.c:127]   --->   Operation 3406 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3407 [1/1] (0.00ns)   --->   "%trunc_ln127_603 = trunc i8 %select_ln124_155" [src/enc.c:127]   --->   Operation 3407 'trunc' 'trunc_ln127_603' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3408 [1/1] (0.00ns)   --->   "%x_assign_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_602, i1 %tmp_311" [src/enc.c:127]   --->   Operation 3408 'bitconcatenate' 'x_assign_93' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_156)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_155, i32 6" [src/enc.c:124]   --->   Operation 3409 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_156)   --->   "%xor_ln125_156 = xor i8 %x_assign_93, i8 14" [src/enc.c:125]   --->   Operation 3410 'xor' 'xor_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3411 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_156 = select i1 %tmp_312, i8 %xor_ln125_156, i8 %x_assign_93" [src/enc.c:124]   --->   Operation 3411 'select' 'select_ln124_156' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln127_604 = trunc i8 %select_ln124_156" [src/enc.c:127]   --->   Operation 3412 'trunc' 'trunc_ln127_604' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3413 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_156, i32 7" [src/enc.c:127]   --->   Operation 3413 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3414 [1/1] (0.00ns)   --->   "%x_assign_94 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_604, i1 %tmp_313" [src/enc.c:127]   --->   Operation 3414 'bitconcatenate' 'x_assign_94' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_157)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_156, i32 6" [src/enc.c:124]   --->   Operation 3415 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_157)   --->   "%xor_ln125_157 = xor i8 %x_assign_94, i8 14" [src/enc.c:125]   --->   Operation 3416 'xor' 'xor_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3417 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_157 = select i1 %tmp_314, i8 %xor_ln125_157, i8 %x_assign_94" [src/enc.c:124]   --->   Operation 3417 'select' 'select_ln124_157' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3418 [1/1] (0.00ns)   --->   "%trunc_ln127_605 = trunc i8 %select_ln124_157" [src/enc.c:127]   --->   Operation 3418 'trunc' 'trunc_ln127_605' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3419 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_157, i32 7" [src/enc.c:127]   --->   Operation 3419 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3420 [1/1] (0.00ns)   --->   "%trunc_ln127_606 = trunc i8 %select_ln124_157" [src/enc.c:127]   --->   Operation 3420 'trunc' 'trunc_ln127_606' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_158)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_151, i32 6" [src/enc.c:124]   --->   Operation 3421 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_158)   --->   "%xor_ln125_158 = xor i8 %x_assign_90, i8 14" [src/enc.c:125]   --->   Operation 3422 'xor' 'xor_ln125_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3423 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_158 = select i1 %tmp_316, i8 %xor_ln125_158, i8 %x_assign_90" [src/enc.c:124]   --->   Operation 3423 'select' 'select_ln124_158' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3424 [1/1] (0.00ns)   --->   "%trunc_ln127_608 = trunc i8 %select_ln124_158" [src/enc.c:127]   --->   Operation 3424 'trunc' 'trunc_ln127_608' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_158, i32 7" [src/enc.c:127]   --->   Operation 3425 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3426 [1/1] (0.00ns)   --->   "%x_assign_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_608, i1 %tmp_317" [src/enc.c:127]   --->   Operation 3426 'bitconcatenate' 'x_assign_95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_159)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_158, i32 6" [src/enc.c:124]   --->   Operation 3427 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_159)   --->   "%xor_ln125_159 = xor i8 %x_assign_95, i8 14" [src/enc.c:125]   --->   Operation 3428 'xor' 'xor_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3429 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_159 = select i1 %tmp_318, i8 %xor_ln125_159, i8 %x_assign_95" [src/enc.c:124]   --->   Operation 3429 'select' 'select_ln124_159' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3430 [1/1] (0.00ns)   --->   "%trunc_ln127_609 = trunc i8 %select_ln124_159" [src/enc.c:127]   --->   Operation 3430 'trunc' 'trunc_ln127_609' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3431 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_159, i32 7" [src/enc.c:127]   --->   Operation 3431 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3432 [1/1] (0.00ns)   --->   "%trunc_ln127_610 = trunc i8 %select_ln124_159" [src/enc.c:127]   --->   Operation 3432 'trunc' 'trunc_ln127_610' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3433 [1/1] (0.00ns)   --->   "%or_ln117_413 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_586, i1 %tmp_301" [src/enc.c:117]   --->   Operation 3433 'bitconcatenate' 'or_ln117_413' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3434 [1/1] (0.00ns)   --->   "%or_ln117_414 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_595, i1 %tmp_305" [src/enc.c:117]   --->   Operation 3434 'bitconcatenate' 'or_ln117_414' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%or_ln117_415 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_588, i1 %tmp_301" [src/enc.c:117]   --->   Operation 3435 'bitconcatenate' 'or_ln117_415' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3436 [1/1] (0.00ns)   --->   "%or_ln117_416 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_594, i1 %tmp_305" [src/enc.c:117]   --->   Operation 3436 'bitconcatenate' 'or_ln117_416' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%or_ln117_417 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_587, i1 %tmp_301" [src/enc.c:117]   --->   Operation 3437 'bitconcatenate' 'or_ln117_417' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%or_ln117_418 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_596, i1 %tmp_305" [src/enc.c:117]   --->   Operation 3438 'bitconcatenate' 'or_ln117_418' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_124)   --->   "%xor_ln117_1683 = xor i8 %x_assign_91, i8 %or_ln127_59" [src/enc.c:117]   --->   Operation 3439 'xor' 'xor_ln117_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%trunc_ln117_218 = trunc i8 %z_60" [src/enc.c:117]   --->   Operation 3440 'trunc' 'trunc_ln117_218' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%xor_ln117_1684 = xor i5 %or_ln117_418, i5 %or_ln117_417" [src/enc.c:117]   --->   Operation 3441 'xor' 'xor_ln117_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%trunc_ln117_219 = trunc i8 %z_60" [src/enc.c:117]   --->   Operation 3442 'trunc' 'trunc_ln117_219' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%xor_ln117_1685 = xor i6 %or_ln117_416, i6 %or_ln117_415" [src/enc.c:117]   --->   Operation 3443 'xor' 'xor_ln117_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1958)   --->   "%trunc_ln117_220 = trunc i8 %z_60" [src/enc.c:117]   --->   Operation 3444 'trunc' 'trunc_ln117_220' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1958)   --->   "%xor_ln117_1686 = xor i7 %or_ln117_414, i7 %or_ln117_413" [src/enc.c:117]   --->   Operation 3445 'xor' 'xor_ln117_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_124)   --->   "%xor_ln117_1687 = xor i8 %xor_ln117_1683, i8 %z_60" [src/enc.c:117]   --->   Operation 3446 'xor' 'xor_ln117_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3447 [1/1] (0.00ns)   --->   "%or_ln117_419 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_599, i1 %tmp_309" [src/enc.c:117]   --->   Operation 3447 'bitconcatenate' 'or_ln117_419' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%or_ln117_420 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_601, i1 %tmp_309" [src/enc.c:117]   --->   Operation 3448 'bitconcatenate' 'or_ln117_420' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%or_ln117_421 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_600, i1 %tmp_309" [src/enc.c:117]   --->   Operation 3449 'bitconcatenate' 'or_ln117_421' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_124)   --->   "%xor_ln117_1691 = xor i8 %xor_ln117_84, i8 %or_ln127_60" [src/enc.c:117]   --->   Operation 3450 'xor' 'xor_ln117_1691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%or_ln117_422 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_592, i1 %tmp_303" [src/enc.c:117]   --->   Operation 3451 'bitconcatenate' 'or_ln117_422' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%xor_ln117_1692 = xor i5 %xor_ln117_1690, i5 %or_ln117_421" [src/enc.c:117]   --->   Operation 3452 'xor' 'xor_ln117_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3453 [1/1] (0.00ns)   --->   "%or_ln117_423 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_591, i1 %tmp_303" [src/enc.c:117]   --->   Operation 3453 'bitconcatenate' 'or_ln117_423' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%xor_ln117_1693 = xor i6 %xor_ln117_1689, i6 %or_ln117_420" [src/enc.c:117]   --->   Operation 3454 'xor' 'xor_ln117_1693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3455 [1/1] (0.00ns)   --->   "%or_ln117_424 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_590, i1 %tmp_303" [src/enc.c:117]   --->   Operation 3455 'bitconcatenate' 'or_ln117_424' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1958)   --->   "%xor_ln117_1694 = xor i7 %xor_ln117_1688, i7 %or_ln117_419" [src/enc.c:117]   --->   Operation 3456 'xor' 'xor_ln117_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_124)   --->   "%xor_ln117_1695 = xor i8 %xor_ln117_1691, i8 %x_assign_90" [src/enc.c:117]   --->   Operation 3457 'xor' 'xor_ln117_1695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1958)   --->   "%xor_ln117_1696 = xor i7 %xor_ln117_1686, i7 %trunc_ln117_220" [src/enc.c:117]   --->   Operation 3458 'xor' 'xor_ln117_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1958)   --->   "%xor_ln117_1697 = xor i7 %xor_ln117_1694, i7 %or_ln117_424" [src/enc.c:117]   --->   Operation 3459 'xor' 'xor_ln117_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%xor_ln117_1698 = xor i6 %xor_ln117_1685, i6 %trunc_ln117_219" [src/enc.c:117]   --->   Operation 3460 'xor' 'xor_ln117_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1957)   --->   "%xor_ln117_1699 = xor i6 %xor_ln117_1693, i6 %or_ln117_423" [src/enc.c:117]   --->   Operation 3461 'xor' 'xor_ln117_1699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%xor_ln117_1700 = xor i5 %xor_ln117_1684, i5 %trunc_ln117_218" [src/enc.c:117]   --->   Operation 3462 'xor' 'xor_ln117_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1956)   --->   "%xor_ln117_1701 = xor i5 %xor_ln117_1692, i5 %or_ln117_422" [src/enc.c:117]   --->   Operation 3463 'xor' 'xor_ln117_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3464 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_124 = xor i8 %xor_ln117_1695, i8 %xor_ln117_1687" [src/enc.c:117]   --->   Operation 3464 'xor' 'xor_ln117_124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3465 [1/1] (0.00ns)   --->   "%or_ln117_429 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_583, i1 %tmp_297" [src/enc.c:117]   --->   Operation 3465 'bitconcatenate' 'or_ln117_429' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_126)   --->   "%xor_ln117_1716 = xor i8 %x_assign_88, i8 %or_ln127_59" [src/enc.c:117]   --->   Operation 3466 'xor' 'xor_ln117_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1987)   --->   "%trunc_ln117_223 = trunc i8 %z_62" [src/enc.c:117]   --->   Operation 3467 'trunc' 'trunc_ln117_223' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1987)   --->   "%xor_ln117_1717 = xor i7 %or_ln117_429, i7 %or_ln117_413" [src/enc.c:117]   --->   Operation 3468 'xor' 'xor_ln117_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_126)   --->   "%xor_ln117_1718 = xor i8 %xor_ln117_1716, i8 %z_62" [src/enc.c:117]   --->   Operation 3469 'xor' 'xor_ln117_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3470 [1/1] (0.00ns)   --->   "%or_ln117_430 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_603, i1 %tmp_311" [src/enc.c:117]   --->   Operation 3470 'bitconcatenate' 'or_ln117_430' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_126)   --->   "%xor_ln117_1719 = xor i8 %x_assign_93, i8 %or_ln127_60" [src/enc.c:117]   --->   Operation 3471 'xor' 'xor_ln117_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1987)   --->   "%xor_ln117_1721 = xor i7 %or_ln117_430, i7 %or_ln117_419" [src/enc.c:117]   --->   Operation 3472 'xor' 'xor_ln117_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_126)   --->   "%xor_ln117_1722 = xor i8 %xor_ln117_1719, i8 %xor_ln117_86" [src/enc.c:117]   --->   Operation 3473 'xor' 'xor_ln117_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1987)   --->   "%xor_ln117_1723 = xor i7 %xor_ln117_1717, i7 %trunc_ln117_223" [src/enc.c:117]   --->   Operation 3474 'xor' 'xor_ln117_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1987)   --->   "%xor_ln117_1724 = xor i7 %xor_ln117_1721, i7 %xor_ln117_1720" [src/enc.c:117]   --->   Operation 3475 'xor' 'xor_ln117_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3476 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_126 = xor i8 %xor_ln117_1722, i8 %xor_ln117_1718" [src/enc.c:117]   --->   Operation 3476 'xor' 'xor_ln117_126' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3477 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1956 = xor i5 %xor_ln117_1701, i5 %xor_ln117_1700" [src/enc.c:117]   --->   Operation 3477 'xor' 'xor_ln117_1956' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3478 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1957 = xor i6 %xor_ln117_1699, i6 %xor_ln117_1698" [src/enc.c:117]   --->   Operation 3478 'xor' 'xor_ln117_1957' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3479 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1958 = xor i7 %xor_ln117_1697, i7 %xor_ln117_1696" [src/enc.c:117]   --->   Operation 3479 'xor' 'xor_ln117_1958' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3480 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1987 = xor i7 %xor_ln117_1724, i7 %xor_ln117_1723" [src/enc.c:117]   --->   Operation 3480 'xor' 'xor_ln117_1987' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3481 [1/2] (2.32ns)   --->   "%skey_load_21 = load i5 %skey_addr_5" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3481 'load' 'skey_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_34 : Operation 3482 [2/2] (2.32ns)   --->   "%skey_load_22 = load i5 %skey_addr_6" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3482 'load' 'skey_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 35 <SV = 34> <Delay = 6.74>
ST_35 : Operation 3483 [1/2] (3.25ns)   --->   "%z_48 = load i8 %clefia_s0_addr_24" [src/enc.c:143->src/enc.c:187]   --->   Operation 3483 'load' 'z_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 3484 [1/2] (3.25ns)   --->   "%z_49 = load i8 %clefia_s1_addr_24" [src/enc.c:144->src/enc.c:187]   --->   Operation 3484 'load' 'z_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 3485 [1/2] (3.25ns)   --->   "%z_50 = load i8 %clefia_s0_addr_25" [src/enc.c:145->src/enc.c:187]   --->   Operation 3485 'load' 'z_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 3486 [1/2] (3.25ns)   --->   "%z_51 = load i8 %clefia_s1_addr_25" [src/enc.c:146->src/enc.c:187]   --->   Operation 3486 'load' 'z_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_120)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_49, i32 7" [src/enc.c:124]   --->   Operation 3487 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_120)   --->   "%xor_ln125_120 = xor i8 %z_49, i8 14" [src/enc.c:125]   --->   Operation 3488 'xor' 'xor_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3489 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_120 = select i1 %tmp_240, i8 %xor_ln125_120, i8 %z_49" [src/enc.c:124]   --->   Operation 3489 'select' 'select_ln124_120' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3490 [1/1] (0.00ns)   --->   "%trunc_ln127_464 = trunc i8 %select_ln124_120" [src/enc.c:127]   --->   Operation 3490 'trunc' 'trunc_ln127_464' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3491 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_120, i32 7" [src/enc.c:127]   --->   Operation 3491 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3492 [1/1] (0.00ns)   --->   "%trunc_ln127_465 = trunc i8 %select_ln124_120" [src/enc.c:127]   --->   Operation 3492 'trunc' 'trunc_ln127_465' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3493 [1/1] (0.00ns)   --->   "%trunc_ln127_466 = trunc i8 %select_ln124_120" [src/enc.c:127]   --->   Operation 3493 'trunc' 'trunc_ln127_466' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%trunc_ln127_467 = trunc i8 %select_ln124_120" [src/enc.c:127]   --->   Operation 3494 'trunc' 'trunc_ln127_467' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%trunc_ln127_468 = trunc i8 %select_ln124_120" [src/enc.c:127]   --->   Operation 3495 'trunc' 'trunc_ln127_468' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%trunc_ln127_469 = trunc i8 %select_ln124_120" [src/enc.c:127]   --->   Operation 3496 'trunc' 'trunc_ln127_469' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%trunc_ln127_470 = trunc i8 %select_ln124_120" [src/enc.c:127]   --->   Operation 3497 'trunc' 'trunc_ln127_470' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3498 [1/1] (0.00ns)   --->   "%x_assign_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_464, i1 %tmp_241" [src/enc.c:127]   --->   Operation 3498 'bitconcatenate' 'x_assign_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_121)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_50, i32 7" [src/enc.c:124]   --->   Operation 3499 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_121)   --->   "%xor_ln125_121 = xor i8 %z_50, i8 14" [src/enc.c:125]   --->   Operation 3500 'xor' 'xor_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3501 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_121 = select i1 %tmp_242, i8 %xor_ln125_121, i8 %z_50" [src/enc.c:124]   --->   Operation 3501 'select' 'select_ln124_121' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3502 [1/1] (0.00ns)   --->   "%trunc_ln127_471 = trunc i8 %select_ln124_121" [src/enc.c:127]   --->   Operation 3502 'trunc' 'trunc_ln127_471' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3503 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_121, i32 7" [src/enc.c:127]   --->   Operation 3503 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%trunc_ln127_472 = trunc i8 %select_ln124_121" [src/enc.c:127]   --->   Operation 3504 'trunc' 'trunc_ln127_472' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%trunc_ln127_473 = trunc i8 %select_ln124_121" [src/enc.c:127]   --->   Operation 3505 'trunc' 'trunc_ln127_473' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%trunc_ln127_474 = trunc i8 %select_ln124_121" [src/enc.c:127]   --->   Operation 3506 'trunc' 'trunc_ln127_474' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%trunc_ln127_475 = trunc i8 %select_ln124_121" [src/enc.c:127]   --->   Operation 3507 'trunc' 'trunc_ln127_475' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%trunc_ln127_476 = trunc i8 %select_ln124_121" [src/enc.c:127]   --->   Operation 3508 'trunc' 'trunc_ln127_476' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3509 [1/1] (0.00ns)   --->   "%x_assign_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_471, i1 %tmp_243" [src/enc.c:127]   --->   Operation 3509 'bitconcatenate' 'x_assign_73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_122)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_121, i32 6" [src/enc.c:124]   --->   Operation 3510 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_122)   --->   "%xor_ln125_122 = xor i8 %x_assign_73, i8 14" [src/enc.c:125]   --->   Operation 3511 'xor' 'xor_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3512 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_122 = select i1 %tmp_244, i8 %xor_ln125_122, i8 %x_assign_73" [src/enc.c:124]   --->   Operation 3512 'select' 'select_ln124_122' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3513 [1/1] (0.00ns)   --->   "%trunc_ln127_477 = trunc i8 %select_ln124_122" [src/enc.c:127]   --->   Operation 3513 'trunc' 'trunc_ln127_477' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_122, i32 7" [src/enc.c:127]   --->   Operation 3514 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3515 [1/1] (0.00ns)   --->   "%trunc_ln127_478 = trunc i8 %select_ln124_122" [src/enc.c:127]   --->   Operation 3515 'trunc' 'trunc_ln127_478' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3516 [1/1] (0.00ns)   --->   "%trunc_ln127_479 = trunc i8 %select_ln124_122" [src/enc.c:127]   --->   Operation 3516 'trunc' 'trunc_ln127_479' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3517 [1/1] (0.00ns)   --->   "%trunc_ln127_480 = trunc i8 %select_ln124_122" [src/enc.c:127]   --->   Operation 3517 'trunc' 'trunc_ln127_480' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3518 [1/1] (0.00ns)   --->   "%trunc_ln127_481 = trunc i8 %select_ln124_122" [src/enc.c:127]   --->   Operation 3518 'trunc' 'trunc_ln127_481' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%trunc_ln127_482 = trunc i8 %select_ln124_122" [src/enc.c:127]   --->   Operation 3519 'trunc' 'trunc_ln127_482' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%trunc_ln127_483 = trunc i8 %select_ln124_122" [src/enc.c:127]   --->   Operation 3520 'trunc' 'trunc_ln127_483' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3521 [1/1] (0.00ns)   --->   "%or_ln127_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_477, i1 %tmp_245" [src/enc.c:127]   --->   Operation 3521 'bitconcatenate' 'or_ln127_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_123)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_51, i32 7" [src/enc.c:124]   --->   Operation 3522 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_123)   --->   "%xor_ln125_123 = xor i8 %z_51, i8 14" [src/enc.c:125]   --->   Operation 3523 'xor' 'xor_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3524 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_123 = select i1 %tmp_246, i8 %xor_ln125_123, i8 %z_51" [src/enc.c:124]   --->   Operation 3524 'select' 'select_ln124_123' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3525 [1/1] (0.00ns)   --->   "%trunc_ln127_484 = trunc i8 %select_ln124_123" [src/enc.c:127]   --->   Operation 3525 'trunc' 'trunc_ln127_484' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3526 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_123, i32 7" [src/enc.c:127]   --->   Operation 3526 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3527 [1/1] (0.00ns)   --->   "%trunc_ln127_485 = trunc i8 %select_ln124_123" [src/enc.c:127]   --->   Operation 3527 'trunc' 'trunc_ln127_485' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3528 [1/1] (0.00ns)   --->   "%trunc_ln127_486 = trunc i8 %select_ln124_123" [src/enc.c:127]   --->   Operation 3528 'trunc' 'trunc_ln127_486' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%trunc_ln127_487 = trunc i8 %select_ln124_123" [src/enc.c:127]   --->   Operation 3529 'trunc' 'trunc_ln127_487' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%trunc_ln127_488 = trunc i8 %select_ln124_123" [src/enc.c:127]   --->   Operation 3530 'trunc' 'trunc_ln127_488' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%trunc_ln127_489 = trunc i8 %select_ln124_123" [src/enc.c:127]   --->   Operation 3531 'trunc' 'trunc_ln127_489' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%trunc_ln127_490 = trunc i8 %select_ln124_123" [src/enc.c:127]   --->   Operation 3532 'trunc' 'trunc_ln127_490' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3533 [1/1] (0.00ns)   --->   "%x_assign_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_484, i1 %tmp_247" [src/enc.c:127]   --->   Operation 3533 'bitconcatenate' 'x_assign_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_124)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_123, i32 6" [src/enc.c:124]   --->   Operation 3534 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_124)   --->   "%xor_ln125_124 = xor i8 %x_assign_74, i8 14" [src/enc.c:125]   --->   Operation 3535 'xor' 'xor_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3536 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_124 = select i1 %tmp_248, i8 %xor_ln125_124, i8 %x_assign_74" [src/enc.c:124]   --->   Operation 3536 'select' 'select_ln124_124' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3537 [1/1] (0.00ns)   --->   "%trunc_ln127_491 = trunc i8 %select_ln124_124" [src/enc.c:127]   --->   Operation 3537 'trunc' 'trunc_ln127_491' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_124, i32 7" [src/enc.c:127]   --->   Operation 3538 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3539 [1/1] (0.00ns)   --->   "%trunc_ln127_492 = trunc i8 %select_ln124_124" [src/enc.c:127]   --->   Operation 3539 'trunc' 'trunc_ln127_492' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3540 [1/1] (0.00ns)   --->   "%trunc_ln127_493 = trunc i8 %select_ln124_124" [src/enc.c:127]   --->   Operation 3540 'trunc' 'trunc_ln127_493' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3541 [1/1] (0.00ns)   --->   "%trunc_ln127_494 = trunc i8 %select_ln124_124" [src/enc.c:127]   --->   Operation 3541 'trunc' 'trunc_ln127_494' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3542 [1/1] (0.00ns)   --->   "%trunc_ln127_495 = trunc i8 %select_ln124_124" [src/enc.c:127]   --->   Operation 3542 'trunc' 'trunc_ln127_495' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%trunc_ln127_496 = trunc i8 %select_ln124_124" [src/enc.c:127]   --->   Operation 3543 'trunc' 'trunc_ln127_496' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%trunc_ln127_497 = trunc i8 %select_ln124_124" [src/enc.c:127]   --->   Operation 3544 'trunc' 'trunc_ln127_497' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3545 [1/1] (0.00ns)   --->   "%or_ln127_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_491, i1 %tmp_249" [src/enc.c:127]   --->   Operation 3545 'bitconcatenate' 'or_ln127_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_125)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_48, i32 7" [src/enc.c:124]   --->   Operation 3546 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_125)   --->   "%xor_ln125_125 = xor i8 %z_48, i8 14" [src/enc.c:125]   --->   Operation 3547 'xor' 'xor_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3548 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_125 = select i1 %tmp_250, i8 %xor_ln125_125, i8 %z_48" [src/enc.c:124]   --->   Operation 3548 'select' 'select_ln124_125' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3549 [1/1] (0.00ns)   --->   "%trunc_ln127_498 = trunc i8 %select_ln124_125" [src/enc.c:127]   --->   Operation 3549 'trunc' 'trunc_ln127_498' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3550 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_125, i32 7" [src/enc.c:127]   --->   Operation 3550 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%trunc_ln127_499 = trunc i8 %select_ln124_125" [src/enc.c:127]   --->   Operation 3551 'trunc' 'trunc_ln127_499' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%trunc_ln127_500 = trunc i8 %select_ln124_125" [src/enc.c:127]   --->   Operation 3552 'trunc' 'trunc_ln127_500' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%trunc_ln127_501 = trunc i8 %select_ln124_125" [src/enc.c:127]   --->   Operation 3553 'trunc' 'trunc_ln127_501' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%trunc_ln127_502 = trunc i8 %select_ln124_125" [src/enc.c:127]   --->   Operation 3554 'trunc' 'trunc_ln127_502' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%trunc_ln127_503 = trunc i8 %select_ln124_125" [src/enc.c:127]   --->   Operation 3555 'trunc' 'trunc_ln127_503' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3556 [1/1] (0.00ns)   --->   "%x_assign_75 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_498, i1 %tmp_251" [src/enc.c:127]   --->   Operation 3556 'bitconcatenate' 'x_assign_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_126)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_125, i32 6" [src/enc.c:124]   --->   Operation 3557 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_126)   --->   "%xor_ln125_126 = xor i8 %x_assign_75, i8 14" [src/enc.c:125]   --->   Operation 3558 'xor' 'xor_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3559 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_126 = select i1 %tmp_252, i8 %xor_ln125_126, i8 %x_assign_75" [src/enc.c:124]   --->   Operation 3559 'select' 'select_ln124_126' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3560 [1/1] (0.00ns)   --->   "%trunc_ln127_504 = trunc i8 %select_ln124_126" [src/enc.c:127]   --->   Operation 3560 'trunc' 'trunc_ln127_504' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3561 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_126, i32 7" [src/enc.c:127]   --->   Operation 3561 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%trunc_ln127_505 = trunc i8 %select_ln124_126" [src/enc.c:127]   --->   Operation 3562 'trunc' 'trunc_ln127_505' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%trunc_ln127_506 = trunc i8 %select_ln124_126" [src/enc.c:127]   --->   Operation 3563 'trunc' 'trunc_ln127_506' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%trunc_ln127_507 = trunc i8 %select_ln124_126" [src/enc.c:127]   --->   Operation 3564 'trunc' 'trunc_ln127_507' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3565 [1/1] (0.00ns)   --->   "%or_ln127_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_504, i1 %tmp_253" [src/enc.c:127]   --->   Operation 3565 'bitconcatenate' 'or_ln127_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_127)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_120, i32 6" [src/enc.c:124]   --->   Operation 3566 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_127)   --->   "%xor_ln125_127 = xor i8 %x_assign_72, i8 14" [src/enc.c:125]   --->   Operation 3567 'xor' 'xor_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3568 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_127 = select i1 %tmp_254, i8 %xor_ln125_127, i8 %x_assign_72" [src/enc.c:124]   --->   Operation 3568 'select' 'select_ln124_127' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3569 [1/1] (0.00ns)   --->   "%trunc_ln127_508 = trunc i8 %select_ln124_127" [src/enc.c:127]   --->   Operation 3569 'trunc' 'trunc_ln127_508' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3570 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_127, i32 7" [src/enc.c:127]   --->   Operation 3570 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%trunc_ln127_509 = trunc i8 %select_ln124_127" [src/enc.c:127]   --->   Operation 3571 'trunc' 'trunc_ln127_509' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%trunc_ln127_510 = trunc i8 %select_ln124_127" [src/enc.c:127]   --->   Operation 3572 'trunc' 'trunc_ln127_510' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%trunc_ln127_511 = trunc i8 %select_ln124_127" [src/enc.c:127]   --->   Operation 3573 'trunc' 'trunc_ln127_511' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3574 [1/1] (0.00ns)   --->   "%or_ln127_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_508, i1 %tmp_255" [src/enc.c:127]   --->   Operation 3574 'bitconcatenate' 'or_ln127_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3575 [1/1] (0.00ns)   --->   "%or_ln117_323 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_481, i1 %tmp_245" [src/enc.c:117]   --->   Operation 3575 'bitconcatenate' 'or_ln117_323' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3576 [1/1] (0.00ns)   --->   "%or_ln117_324 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_485, i1 %tmp_247" [src/enc.c:117]   --->   Operation 3576 'bitconcatenate' 'or_ln117_324' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3577 [1/1] (0.00ns)   --->   "%or_ln117_325 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_480, i1 %tmp_245" [src/enc.c:117]   --->   Operation 3577 'bitconcatenate' 'or_ln117_325' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3578 [1/1] (0.00ns)   --->   "%or_ln117_326 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_486, i1 %tmp_247" [src/enc.c:117]   --->   Operation 3578 'bitconcatenate' 'or_ln117_326' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3579 [1/1] (0.00ns)   --->   "%or_ln117_327 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_479, i1 %tmp_245" [src/enc.c:117]   --->   Operation 3579 'bitconcatenate' 'or_ln117_327' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%or_ln117_328 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_490, i1 %tmp_247" [src/enc.c:117]   --->   Operation 3580 'bitconcatenate' 'or_ln117_328' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3581 [1/1] (0.00ns)   --->   "%or_ln117_329 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_478, i1 %tmp_245" [src/enc.c:117]   --->   Operation 3581 'bitconcatenate' 'or_ln117_329' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%or_ln117_330 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_489, i1 %tmp_247" [src/enc.c:117]   --->   Operation 3582 'bitconcatenate' 'or_ln117_330' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%or_ln117_331 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_483, i1 %tmp_245" [src/enc.c:117]   --->   Operation 3583 'bitconcatenate' 'or_ln117_331' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%or_ln117_332 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_488, i1 %tmp_247" [src/enc.c:117]   --->   Operation 3584 'bitconcatenate' 'or_ln117_332' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%or_ln117_333 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_482, i1 %tmp_245" [src/enc.c:117]   --->   Operation 3585 'bitconcatenate' 'or_ln117_333' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%or_ln117_334 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_487, i1 %tmp_247" [src/enc.c:117]   --->   Operation 3586 'bitconcatenate' 'or_ln117_334' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_100)   --->   "%xor_ln117_1445 = xor i8 %x_assign_74, i8 %or_ln127_47" [src/enc.c:117]   --->   Operation 3587 'xor' 'xor_ln117_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%trunc_ln117_180 = trunc i8 %z_48" [src/enc.c:117]   --->   Operation 3588 'trunc' 'trunc_ln117_180' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%xor_ln117_1446 = xor i2 %or_ln117_334, i2 %or_ln117_333" [src/enc.c:117]   --->   Operation 3589 'xor' 'xor_ln117_1446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%trunc_ln117_181 = trunc i8 %z_48" [src/enc.c:117]   --->   Operation 3590 'trunc' 'trunc_ln117_181' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%xor_ln117_1447 = xor i3 %or_ln117_332, i3 %or_ln117_331" [src/enc.c:117]   --->   Operation 3591 'xor' 'xor_ln117_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%trunc_ln117_182 = trunc i8 %z_48" [src/enc.c:117]   --->   Operation 3592 'trunc' 'trunc_ln117_182' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%xor_ln117_1448 = xor i4 %or_ln117_330, i4 %or_ln117_329" [src/enc.c:117]   --->   Operation 3593 'xor' 'xor_ln117_1448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%trunc_ln117_183 = trunc i8 %z_48" [src/enc.c:117]   --->   Operation 3594 'trunc' 'trunc_ln117_183' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%xor_ln117_1449 = xor i5 %or_ln117_328, i5 %or_ln117_327" [src/enc.c:117]   --->   Operation 3595 'xor' 'xor_ln117_1449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1872)   --->   "%trunc_ln117_184 = trunc i8 %z_48" [src/enc.c:117]   --->   Operation 3596 'trunc' 'trunc_ln117_184' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1872)   --->   "%xor_ln117_1450 = xor i6 %or_ln117_326, i6 %or_ln117_325" [src/enc.c:117]   --->   Operation 3597 'xor' 'xor_ln117_1450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1873)   --->   "%trunc_ln117_185 = trunc i8 %z_48" [src/enc.c:117]   --->   Operation 3598 'trunc' 'trunc_ln117_185' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1873)   --->   "%xor_ln117_1451 = xor i7 %or_ln117_324, i7 %or_ln117_323" [src/enc.c:117]   --->   Operation 3599 'xor' 'xor_ln117_1451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_100)   --->   "%xor_ln117_1452 = xor i8 %xor_ln117_1445, i8 %z_48" [src/enc.c:117]   --->   Operation 3600 'xor' 'xor_ln117_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3601 [1/1] (0.00ns)   --->   "%or_ln117_335 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_495, i1 %tmp_249" [src/enc.c:117]   --->   Operation 3601 'bitconcatenate' 'or_ln117_335' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3602 [1/1] (0.00ns)   --->   "%or_ln117_336 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_494, i1 %tmp_249" [src/enc.c:117]   --->   Operation 3602 'bitconcatenate' 'or_ln117_336' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3603 [1/1] (0.00ns)   --->   "%or_ln117_337 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_493, i1 %tmp_249" [src/enc.c:117]   --->   Operation 3603 'bitconcatenate' 'or_ln117_337' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3604 [1/1] (0.00ns)   --->   "%or_ln117_338 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_492, i1 %tmp_249" [src/enc.c:117]   --->   Operation 3604 'bitconcatenate' 'or_ln117_338' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%or_ln117_339 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_497, i1 %tmp_249" [src/enc.c:117]   --->   Operation 3605 'bitconcatenate' 'or_ln117_339' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%or_ln117_340 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_496, i1 %tmp_249" [src/enc.c:117]   --->   Operation 3606 'bitconcatenate' 'or_ln117_340' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_100)   --->   "%xor_ln117_1459 = xor i8 %xor_ln117_76, i8 %or_ln127_48" [src/enc.c:117]   --->   Operation 3607 'xor' 'xor_ln117_1459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%or_ln117_341 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_470, i1 %tmp_241" [src/enc.c:117]   --->   Operation 3608 'bitconcatenate' 'or_ln117_341' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%xor_ln117_1460 = xor i2 %xor_ln117_1458, i2 %or_ln117_340" [src/enc.c:117]   --->   Operation 3609 'xor' 'xor_ln117_1460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%or_ln117_342 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_469, i1 %tmp_241" [src/enc.c:117]   --->   Operation 3610 'bitconcatenate' 'or_ln117_342' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%xor_ln117_1461 = xor i3 %xor_ln117_1457, i3 %or_ln117_339" [src/enc.c:117]   --->   Operation 3611 'xor' 'xor_ln117_1461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%or_ln117_343 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_468, i1 %tmp_241" [src/enc.c:117]   --->   Operation 3612 'bitconcatenate' 'or_ln117_343' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%xor_ln117_1462 = xor i4 %xor_ln117_1456, i4 %or_ln117_338" [src/enc.c:117]   --->   Operation 3613 'xor' 'xor_ln117_1462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%or_ln117_344 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_467, i1 %tmp_241" [src/enc.c:117]   --->   Operation 3614 'bitconcatenate' 'or_ln117_344' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%xor_ln117_1463 = xor i5 %xor_ln117_1455, i5 %or_ln117_337" [src/enc.c:117]   --->   Operation 3615 'xor' 'xor_ln117_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3616 [1/1] (0.00ns)   --->   "%or_ln117_345 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_465, i1 %tmp_241" [src/enc.c:117]   --->   Operation 3616 'bitconcatenate' 'or_ln117_345' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1872)   --->   "%xor_ln117_1464 = xor i6 %xor_ln117_1454, i6 %or_ln117_336" [src/enc.c:117]   --->   Operation 3617 'xor' 'xor_ln117_1464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3618 [1/1] (0.00ns)   --->   "%or_ln117_346 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_466, i1 %tmp_241" [src/enc.c:117]   --->   Operation 3618 'bitconcatenate' 'or_ln117_346' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1873)   --->   "%xor_ln117_1465 = xor i7 %xor_ln117_1453, i7 %or_ln117_335" [src/enc.c:117]   --->   Operation 3619 'xor' 'xor_ln117_1465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_100)   --->   "%xor_ln117_1466 = xor i8 %xor_ln117_1459, i8 %x_assign_72" [src/enc.c:117]   --->   Operation 3620 'xor' 'xor_ln117_1466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1873)   --->   "%xor_ln117_1467 = xor i7 %xor_ln117_1451, i7 %trunc_ln117_185" [src/enc.c:117]   --->   Operation 3621 'xor' 'xor_ln117_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1873)   --->   "%xor_ln117_1468 = xor i7 %xor_ln117_1465, i7 %or_ln117_346" [src/enc.c:117]   --->   Operation 3622 'xor' 'xor_ln117_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1872)   --->   "%xor_ln117_1469 = xor i6 %xor_ln117_1450, i6 %trunc_ln117_184" [src/enc.c:117]   --->   Operation 3623 'xor' 'xor_ln117_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1872)   --->   "%xor_ln117_1470 = xor i6 %xor_ln117_1464, i6 %or_ln117_345" [src/enc.c:117]   --->   Operation 3624 'xor' 'xor_ln117_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%xor_ln117_1471 = xor i5 %xor_ln117_1449, i5 %trunc_ln117_183" [src/enc.c:117]   --->   Operation 3625 'xor' 'xor_ln117_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1871)   --->   "%xor_ln117_1472 = xor i5 %xor_ln117_1463, i5 %or_ln117_344" [src/enc.c:117]   --->   Operation 3626 'xor' 'xor_ln117_1472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%xor_ln117_1473 = xor i4 %xor_ln117_1448, i4 %trunc_ln117_182" [src/enc.c:117]   --->   Operation 3627 'xor' 'xor_ln117_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1870)   --->   "%xor_ln117_1474 = xor i4 %xor_ln117_1462, i4 %or_ln117_343" [src/enc.c:117]   --->   Operation 3628 'xor' 'xor_ln117_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%xor_ln117_1475 = xor i3 %xor_ln117_1447, i3 %trunc_ln117_181" [src/enc.c:117]   --->   Operation 3629 'xor' 'xor_ln117_1475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1869)   --->   "%xor_ln117_1476 = xor i3 %xor_ln117_1461, i3 %or_ln117_342" [src/enc.c:117]   --->   Operation 3630 'xor' 'xor_ln117_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%xor_ln117_1477 = xor i2 %xor_ln117_1446, i2 %trunc_ln117_180" [src/enc.c:117]   --->   Operation 3631 'xor' 'xor_ln117_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1868)   --->   "%xor_ln117_1478 = xor i2 %xor_ln117_1460, i2 %or_ln117_341" [src/enc.c:117]   --->   Operation 3632 'xor' 'xor_ln117_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3633 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_100 = xor i8 %xor_ln117_1466, i8 %xor_ln117_1452" [src/enc.c:117]   --->   Operation 3633 'xor' 'xor_ln117_100' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%or_ln117_347 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_476, i1 %tmp_243" [src/enc.c:117]   --->   Operation 3634 'bitconcatenate' 'or_ln117_347' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%or_ln117_348 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_475, i1 %tmp_243" [src/enc.c:117]   --->   Operation 3635 'bitconcatenate' 'or_ln117_348' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%or_ln117_349 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_474, i1 %tmp_243" [src/enc.c:117]   --->   Operation 3636 'bitconcatenate' 'or_ln117_349' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%or_ln117_350 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_473, i1 %tmp_243" [src/enc.c:117]   --->   Operation 3637 'bitconcatenate' 'or_ln117_350' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_101)   --->   "%xor_ln117_1479 = xor i8 %x_assign_73, i8 %or_ln127_47" [src/enc.c:117]   --->   Operation 3638 'xor' 'xor_ln117_1479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%trunc_ln117_186 = trunc i8 %z_49" [src/enc.c:117]   --->   Operation 3639 'trunc' 'trunc_ln117_186' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%xor_ln117_1480 = xor i4 %or_ln117_350, i4 %or_ln117_329" [src/enc.c:117]   --->   Operation 3640 'xor' 'xor_ln117_1480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%trunc_ln117_187 = trunc i8 %z_49" [src/enc.c:117]   --->   Operation 3641 'trunc' 'trunc_ln117_187' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%xor_ln117_1481 = xor i5 %or_ln117_349, i5 %or_ln117_327" [src/enc.c:117]   --->   Operation 3642 'xor' 'xor_ln117_1481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%trunc_ln117_188 = trunc i8 %z_49" [src/enc.c:117]   --->   Operation 3643 'trunc' 'trunc_ln117_188' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%xor_ln117_1482 = xor i6 %or_ln117_348, i6 %or_ln117_325" [src/enc.c:117]   --->   Operation 3644 'xor' 'xor_ln117_1482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%trunc_ln117_189 = trunc i8 %z_49" [src/enc.c:117]   --->   Operation 3645 'trunc' 'trunc_ln117_189' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%xor_ln117_1483 = xor i7 %or_ln117_347, i7 %or_ln117_323" [src/enc.c:117]   --->   Operation 3646 'xor' 'xor_ln117_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1905)   --->   "%trunc_ln117_190 = trunc i8 %z_49" [src/enc.c:117]   --->   Operation 3647 'trunc' 'trunc_ln117_190' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1905)   --->   "%xor_ln117_1484 = xor i1 %tmp_243, i1 %tmp_245" [src/enc.c:117]   --->   Operation 3648 'xor' 'xor_ln117_1484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_101)   --->   "%xor_ln117_1485 = xor i8 %xor_ln117_1479, i8 %z_49" [src/enc.c:117]   --->   Operation 3649 'xor' 'xor_ln117_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_101)   --->   "%xor_ln117_1491 = xor i8 %xor_ln117_77, i8 %or_ln127_48" [src/enc.c:117]   --->   Operation 3650 'xor' 'xor_ln117_1491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%or_ln117_351 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_503, i1 %tmp_251" [src/enc.c:117]   --->   Operation 3651 'bitconcatenate' 'or_ln117_351' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%xor_ln117_1492 = xor i4 %xor_ln117_1490, i4 %or_ln117_338" [src/enc.c:117]   --->   Operation 3652 'xor' 'xor_ln117_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%or_ln117_352 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_502, i1 %tmp_251" [src/enc.c:117]   --->   Operation 3653 'bitconcatenate' 'or_ln117_352' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%xor_ln117_1493 = xor i5 %xor_ln117_1489, i5 %or_ln117_337" [src/enc.c:117]   --->   Operation 3654 'xor' 'xor_ln117_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%or_ln117_353 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_501, i1 %tmp_251" [src/enc.c:117]   --->   Operation 3655 'bitconcatenate' 'or_ln117_353' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%xor_ln117_1494 = xor i6 %xor_ln117_1488, i6 %or_ln117_336" [src/enc.c:117]   --->   Operation 3656 'xor' 'xor_ln117_1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%or_ln117_354 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_500, i1 %tmp_251" [src/enc.c:117]   --->   Operation 3657 'bitconcatenate' 'or_ln117_354' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%xor_ln117_1495 = xor i7 %xor_ln117_1487, i7 %or_ln117_335" [src/enc.c:117]   --->   Operation 3658 'xor' 'xor_ln117_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1905)   --->   "%xor_ln117_1496 = xor i1 %xor_ln117_1486, i1 %tmp_249" [src/enc.c:117]   --->   Operation 3659 'xor' 'xor_ln117_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_101)   --->   "%xor_ln117_1497 = xor i8 %xor_ln117_1491, i8 %x_assign_75" [src/enc.c:117]   --->   Operation 3660 'xor' 'xor_ln117_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1905)   --->   "%xor_ln117_1498 = xor i1 %xor_ln117_1484, i1 %trunc_ln117_190" [src/enc.c:117]   --->   Operation 3661 'xor' 'xor_ln117_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1905)   --->   "%xor_ln117_1499 = xor i1 %xor_ln117_1496, i1 %tmp_251" [src/enc.c:117]   --->   Operation 3662 'xor' 'xor_ln117_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%xor_ln117_1500 = xor i7 %xor_ln117_1483, i7 %trunc_ln117_189" [src/enc.c:117]   --->   Operation 3663 'xor' 'xor_ln117_1500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1904)   --->   "%xor_ln117_1501 = xor i7 %xor_ln117_1495, i7 %or_ln117_354" [src/enc.c:117]   --->   Operation 3664 'xor' 'xor_ln117_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%xor_ln117_1502 = xor i6 %xor_ln117_1482, i6 %trunc_ln117_188" [src/enc.c:117]   --->   Operation 3665 'xor' 'xor_ln117_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1903)   --->   "%xor_ln117_1503 = xor i6 %xor_ln117_1494, i6 %or_ln117_353" [src/enc.c:117]   --->   Operation 3666 'xor' 'xor_ln117_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%xor_ln117_1504 = xor i5 %xor_ln117_1481, i5 %trunc_ln117_187" [src/enc.c:117]   --->   Operation 3667 'xor' 'xor_ln117_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1902)   --->   "%xor_ln117_1505 = xor i5 %xor_ln117_1493, i5 %or_ln117_352" [src/enc.c:117]   --->   Operation 3668 'xor' 'xor_ln117_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%xor_ln117_1506 = xor i4 %xor_ln117_1480, i4 %trunc_ln117_186" [src/enc.c:117]   --->   Operation 3669 'xor' 'xor_ln117_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1901)   --->   "%xor_ln117_1507 = xor i4 %xor_ln117_1492, i4 %or_ln117_351" [src/enc.c:117]   --->   Operation 3670 'xor' 'xor_ln117_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3671 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_101 = xor i8 %xor_ln117_1497, i8 %xor_ln117_1485" [src/enc.c:117]   --->   Operation 3671 'xor' 'xor_ln117_101' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%or_ln117_355 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_507, i1 %tmp_253" [src/enc.c:117]   --->   Operation 3672 'bitconcatenate' 'or_ln117_355' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%or_ln117_356 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_506, i1 %tmp_253" [src/enc.c:117]   --->   Operation 3673 'bitconcatenate' 'or_ln117_356' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_102)   --->   "%xor_ln117_1508 = xor i8 %or_ln127_49, i8 %x_assign_74" [src/enc.c:117]   --->   Operation 3674 'xor' 'xor_ln117_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1929)   --->   "%trunc_ln117_191 = trunc i8 %z_50" [src/enc.c:117]   --->   Operation 3675 'trunc' 'trunc_ln117_191' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1929)   --->   "%xor_ln117_1509 = xor i1 %tmp_253, i1 %tmp_247" [src/enc.c:117]   --->   Operation 3676 'xor' 'xor_ln117_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%trunc_ln117_192 = trunc i8 %z_50" [src/enc.c:117]   --->   Operation 3677 'trunc' 'trunc_ln117_192' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%xor_ln117_1510 = xor i7 %or_ln117_356, i7 %or_ln117_324" [src/enc.c:117]   --->   Operation 3678 'xor' 'xor_ln117_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%trunc_ln117_193 = trunc i8 %z_50" [src/enc.c:117]   --->   Operation 3679 'trunc' 'trunc_ln117_193' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%xor_ln117_1511 = xor i6 %or_ln117_355, i6 %or_ln117_326" [src/enc.c:117]   --->   Operation 3680 'xor' 'xor_ln117_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_102)   --->   "%xor_ln117_1512 = xor i8 %xor_ln117_1508, i8 %z_50" [src/enc.c:117]   --->   Operation 3681 'xor' 'xor_ln117_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%or_ln117_357 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_511, i1 %tmp_255" [src/enc.c:117]   --->   Operation 3682 'bitconcatenate' 'or_ln117_357' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%or_ln117_358 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_510, i1 %tmp_255" [src/enc.c:117]   --->   Operation 3683 'bitconcatenate' 'or_ln117_358' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_102)   --->   "%xor_ln117_1516 = xor i8 %xor_ln117_78, i8 %or_ln127_50" [src/enc.c:117]   --->   Operation 3684 'xor' 'xor_ln117_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1929)   --->   "%xor_ln117_1517 = xor i1 %xor_ln117_1515, i1 %tmp_255" [src/enc.c:117]   --->   Operation 3685 'xor' 'xor_ln117_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%xor_ln117_1518 = xor i7 %xor_ln117_1514, i7 %or_ln117_358" [src/enc.c:117]   --->   Operation 3686 'xor' 'xor_ln117_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%xor_ln117_1519 = xor i6 %xor_ln117_1513, i6 %or_ln117_357" [src/enc.c:117]   --->   Operation 3687 'xor' 'xor_ln117_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_102)   --->   "%xor_ln117_1520 = xor i8 %xor_ln117_1516, i8 %x_assign_72" [src/enc.c:117]   --->   Operation 3688 'xor' 'xor_ln117_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%xor_ln117_1521 = xor i6 %xor_ln117_1511, i6 %trunc_ln117_193" [src/enc.c:117]   --->   Operation 3689 'xor' 'xor_ln117_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1933)   --->   "%xor_ln117_1522 = xor i6 %xor_ln117_1519, i6 %or_ln117_345" [src/enc.c:117]   --->   Operation 3690 'xor' 'xor_ln117_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%xor_ln117_1523 = xor i7 %xor_ln117_1510, i7 %trunc_ln117_192" [src/enc.c:117]   --->   Operation 3691 'xor' 'xor_ln117_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1931)   --->   "%xor_ln117_1524 = xor i7 %xor_ln117_1518, i7 %or_ln117_346" [src/enc.c:117]   --->   Operation 3692 'xor' 'xor_ln117_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1929)   --->   "%xor_ln117_1525 = xor i1 %xor_ln117_1509, i1 %trunc_ln117_191" [src/enc.c:117]   --->   Operation 3693 'xor' 'xor_ln117_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1929)   --->   "%xor_ln117_1526 = xor i1 %xor_ln117_1517, i1 %tmp_241" [src/enc.c:117]   --->   Operation 3694 'xor' 'xor_ln117_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3695 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_102 = xor i8 %xor_ln117_1520, i8 %xor_ln117_1512" [src/enc.c:117]   --->   Operation 3695 'xor' 'xor_ln117_102' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%or_ln117_359 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_505, i1 %tmp_253" [src/enc.c:117]   --->   Operation 3696 'bitconcatenate' 'or_ln117_359' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%or_ln117_360 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_472, i1 %tmp_243" [src/enc.c:117]   --->   Operation 3697 'bitconcatenate' 'or_ln117_360' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_103)   --->   "%xor_ln117_1527 = xor i8 %x_assign_73, i8 %or_ln127_49" [src/enc.c:117]   --->   Operation 3698 'xor' 'xor_ln117_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%trunc_ln117_194 = trunc i8 %z_51" [src/enc.c:117]   --->   Operation 3699 'trunc' 'trunc_ln117_194' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%xor_ln117_1528 = xor i3 %or_ln117_360, i3 %or_ln117_359" [src/enc.c:117]   --->   Operation 3700 'xor' 'xor_ln117_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_103)   --->   "%xor_ln117_1529 = xor i8 %xor_ln117_1527, i8 %z_51" [src/enc.c:117]   --->   Operation 3701 'xor' 'xor_ln117_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%or_ln117_361 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_509, i1 %tmp_255" [src/enc.c:117]   --->   Operation 3702 'bitconcatenate' 'or_ln117_361' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%or_ln117_362 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_499, i1 %tmp_251" [src/enc.c:117]   --->   Operation 3703 'bitconcatenate' 'or_ln117_362' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_103)   --->   "%xor_ln117_1530 = xor i8 %x_assign_75, i8 %or_ln127_50" [src/enc.c:117]   --->   Operation 3704 'xor' 'xor_ln117_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%xor_ln117_1532 = xor i3 %or_ln117_362, i3 %or_ln117_361" [src/enc.c:117]   --->   Operation 3705 'xor' 'xor_ln117_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_103)   --->   "%xor_ln117_1533 = xor i8 %xor_ln117_1530, i8 %xor_ln117_79" [src/enc.c:117]   --->   Operation 3706 'xor' 'xor_ln117_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%xor_ln117_1534 = xor i3 %xor_ln117_1528, i3 %trunc_ln117_194" [src/enc.c:117]   --->   Operation 3707 'xor' 'xor_ln117_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1946)   --->   "%xor_ln117_1535 = xor i3 %xor_ln117_1532, i3 %xor_ln117_1531" [src/enc.c:117]   --->   Operation 3708 'xor' 'xor_ln117_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3709 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_103 = xor i8 %xor_ln117_1533, i8 %xor_ln117_1529" [src/enc.c:117]   --->   Operation 3709 'xor' 'xor_ln117_103' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%trunc_ln127_607 = trunc i8 %select_ln124_157" [src/enc.c:127]   --->   Operation 3710 'trunc' 'trunc_ln127_607' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3711 [1/1] (0.00ns)   --->   "%or_ln127_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_605, i1 %tmp_315" [src/enc.c:127]   --->   Operation 3711 'bitconcatenate' 'or_ln127_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%trunc_ln127_611 = trunc i8 %select_ln124_159" [src/enc.c:127]   --->   Operation 3712 'trunc' 'trunc_ln127_611' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3713 [1/1] (0.00ns)   --->   "%or_ln127_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_609, i1 %tmp_319" [src/enc.c:127]   --->   Operation 3713 'bitconcatenate' 'or_ln127_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3714 [1/1] (0.00ns)   --->   "%or_ln117_425 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_606, i1 %tmp_315" [src/enc.c:117]   --->   Operation 3714 'bitconcatenate' 'or_ln117_425' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%or_ln117_426 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_607, i1 %tmp_315" [src/enc.c:117]   --->   Operation 3715 'bitconcatenate' 'or_ln117_426' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_125)   --->   "%xor_ln117_1702 = xor i8 %x_assign_91, i8 %or_ln127_61" [src/enc.c:117]   --->   Operation 3716 'xor' 'xor_ln117_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%trunc_ln117_221 = trunc i8 %z_61" [src/enc.c:117]   --->   Operation 3717 'trunc' 'trunc_ln117_221' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%xor_ln117_1703 = xor i6 %or_ln117_416, i6 %or_ln117_426" [src/enc.c:117]   --->   Operation 3718 'xor' 'xor_ln117_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1975)   --->   "%trunc_ln117_222 = trunc i8 %z_61" [src/enc.c:117]   --->   Operation 3719 'trunc' 'trunc_ln117_222' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1975)   --->   "%xor_ln117_1704 = xor i7 %or_ln117_414, i7 %or_ln117_425" [src/enc.c:117]   --->   Operation 3720 'xor' 'xor_ln117_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_125)   --->   "%xor_ln117_1705 = xor i8 %xor_ln117_1702, i8 %z_61" [src/enc.c:117]   --->   Operation 3721 'xor' 'xor_ln117_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3722 [1/1] (0.00ns)   --->   "%or_ln117_427 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_610, i1 %tmp_319" [src/enc.c:117]   --->   Operation 3722 'bitconcatenate' 'or_ln117_427' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%or_ln117_428 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_611, i1 %tmp_319" [src/enc.c:117]   --->   Operation 3723 'bitconcatenate' 'or_ln117_428' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_125)   --->   "%xor_ln117_1708 = xor i8 %xor_ln117_85, i8 %or_ln127_62" [src/enc.c:117]   --->   Operation 3724 'xor' 'xor_ln117_1708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%xor_ln117_1709 = xor i6 %xor_ln117_1707, i6 %or_ln117_428" [src/enc.c:117]   --->   Operation 3725 'xor' 'xor_ln117_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1975)   --->   "%xor_ln117_1710 = xor i7 %xor_ln117_1706, i7 %or_ln117_427" [src/enc.c:117]   --->   Operation 3726 'xor' 'xor_ln117_1710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_125)   --->   "%xor_ln117_1711 = xor i8 %xor_ln117_1708, i8 %x_assign_90" [src/enc.c:117]   --->   Operation 3727 'xor' 'xor_ln117_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1975)   --->   "%xor_ln117_1712 = xor i7 %xor_ln117_1704, i7 %trunc_ln117_222" [src/enc.c:117]   --->   Operation 3728 'xor' 'xor_ln117_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1975)   --->   "%xor_ln117_1713 = xor i7 %xor_ln117_1710, i7 %or_ln117_424" [src/enc.c:117]   --->   Operation 3729 'xor' 'xor_ln117_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%xor_ln117_1714 = xor i6 %xor_ln117_1703, i6 %trunc_ln117_221" [src/enc.c:117]   --->   Operation 3730 'xor' 'xor_ln117_1714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1974)   --->   "%xor_ln117_1715 = xor i6 %xor_ln117_1709, i6 %or_ln117_423" [src/enc.c:117]   --->   Operation 3731 'xor' 'xor_ln117_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3732 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_125 = xor i8 %xor_ln117_1711, i8 %xor_ln117_1705" [src/enc.c:117]   --->   Operation 3732 'xor' 'xor_ln117_125' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_127)   --->   "%xor_ln117_1725 = xor i8 %x_assign_88, i8 %or_ln127_61" [src/enc.c:117]   --->   Operation 3733 'xor' 'xor_ln117_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1997)   --->   "%trunc_ln117_224 = trunc i8 %z_63" [src/enc.c:117]   --->   Operation 3734 'trunc' 'trunc_ln117_224' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1997)   --->   "%xor_ln117_1726 = xor i7 %or_ln117_429, i7 %or_ln117_425" [src/enc.c:117]   --->   Operation 3735 'xor' 'xor_ln117_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_127)   --->   "%xor_ln117_1727 = xor i8 %xor_ln117_1725, i8 %z_63" [src/enc.c:117]   --->   Operation 3736 'xor' 'xor_ln117_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_127)   --->   "%xor_ln117_1728 = xor i8 %x_assign_93, i8 %or_ln127_62" [src/enc.c:117]   --->   Operation 3737 'xor' 'xor_ln117_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1997)   --->   "%xor_ln117_1730 = xor i7 %or_ln117_430, i7 %or_ln117_427" [src/enc.c:117]   --->   Operation 3738 'xor' 'xor_ln117_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_127)   --->   "%xor_ln117_1731 = xor i8 %xor_ln117_1728, i8 %xor_ln117_87" [src/enc.c:117]   --->   Operation 3739 'xor' 'xor_ln117_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1997)   --->   "%xor_ln117_1732 = xor i7 %xor_ln117_1726, i7 %trunc_ln117_224" [src/enc.c:117]   --->   Operation 3740 'xor' 'xor_ln117_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1997)   --->   "%xor_ln117_1733 = xor i7 %xor_ln117_1730, i7 %xor_ln117_1729" [src/enc.c:117]   --->   Operation 3741 'xor' 'xor_ln117_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3742 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_127 = xor i8 %xor_ln117_1731, i8 %xor_ln117_1727" [src/enc.c:117]   --->   Operation 3742 'xor' 'xor_ln117_127' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3743 [1/1] (0.99ns)   --->   "%xor_ln117_136 = xor i8 %xor_ln117_124, i8 138" [src/enc.c:117]   --->   Operation 3743 'xor' 'xor_ln117_136' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3744 [1/1] (0.99ns)   --->   "%xor_ln117_138 = xor i8 %xor_ln117_126, i8 89" [src/enc.c:117]   --->   Operation 3744 'xor' 'xor_ln117_138' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3745 [1/1] (0.00ns)   --->   "%zext_ln166_8 = zext i8 %xor_ln117_136" [src/enc.c:166->src/enc.c:188]   --->   Operation 3745 'zext' 'zext_ln166_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3746 [1/1] (0.00ns)   --->   "%clefia_s1_addr_34 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_8" [src/enc.c:166->src/enc.c:188]   --->   Operation 3746 'getelementptr' 'clefia_s1_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3747 [2/2] (3.25ns)   --->   "%z_68 = load i8 %clefia_s1_addr_34" [src/enc.c:166->src/enc.c:188]   --->   Operation 3747 'load' 'z_68' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 3748 [1/1] (0.00ns)   --->   "%zext_ln168_8 = zext i8 %xor_ln117_138" [src/enc.c:168->src/enc.c:188]   --->   Operation 3748 'zext' 'zext_ln168_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3749 [1/1] (0.00ns)   --->   "%clefia_s1_addr_35 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_8" [src/enc.c:168->src/enc.c:188]   --->   Operation 3749 'getelementptr' 'clefia_s1_addr_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3750 [2/2] (3.25ns)   --->   "%z_70 = load i8 %clefia_s1_addr_35" [src/enc.c:168->src/enc.c:188]   --->   Operation 3750 'load' 'z_70' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 3751 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1868 = xor i2 %xor_ln117_1478, i2 %xor_ln117_1477" [src/enc.c:117]   --->   Operation 3751 'xor' 'xor_ln117_1868' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3752 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1869 = xor i3 %xor_ln117_1476, i3 %xor_ln117_1475" [src/enc.c:117]   --->   Operation 3752 'xor' 'xor_ln117_1869' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3753 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1870 = xor i4 %xor_ln117_1474, i4 %xor_ln117_1473" [src/enc.c:117]   --->   Operation 3753 'xor' 'xor_ln117_1870' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3754 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1871 = xor i5 %xor_ln117_1472, i5 %xor_ln117_1471" [src/enc.c:117]   --->   Operation 3754 'xor' 'xor_ln117_1871' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3755 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1872 = xor i6 %xor_ln117_1470, i6 %xor_ln117_1469" [src/enc.c:117]   --->   Operation 3755 'xor' 'xor_ln117_1872' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3756 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1873 = xor i7 %xor_ln117_1468, i7 %xor_ln117_1467" [src/enc.c:117]   --->   Operation 3756 'xor' 'xor_ln117_1873' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3757 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1901 = xor i4 %xor_ln117_1507, i4 %xor_ln117_1506" [src/enc.c:117]   --->   Operation 3757 'xor' 'xor_ln117_1901' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3758 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_1902 = xor i5 %xor_ln117_1505, i5 %xor_ln117_1504" [src/enc.c:117]   --->   Operation 3758 'xor' 'xor_ln117_1902' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3759 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1903 = xor i6 %xor_ln117_1503, i6 %xor_ln117_1502" [src/enc.c:117]   --->   Operation 3759 'xor' 'xor_ln117_1903' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3760 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1904 = xor i7 %xor_ln117_1501, i7 %xor_ln117_1500" [src/enc.c:117]   --->   Operation 3760 'xor' 'xor_ln117_1904' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3761 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1905 = xor i1 %xor_ln117_1499, i1 %xor_ln117_1498" [src/enc.c:117]   --->   Operation 3761 'xor' 'xor_ln117_1905' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3762 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1929 = xor i1 %xor_ln117_1526, i1 %xor_ln117_1525" [src/enc.c:117]   --->   Operation 3762 'xor' 'xor_ln117_1929' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3763 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1931 = xor i7 %xor_ln117_1524, i7 %xor_ln117_1523" [src/enc.c:117]   --->   Operation 3763 'xor' 'xor_ln117_1931' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3764 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1933 = xor i6 %xor_ln117_1522, i6 %xor_ln117_1521" [src/enc.c:117]   --->   Operation 3764 'xor' 'xor_ln117_1933' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3765 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_1946 = xor i3 %xor_ln117_1535, i3 %xor_ln117_1534" [src/enc.c:117]   --->   Operation 3765 'xor' 'xor_ln117_1946' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3766 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_1974 = xor i6 %xor_ln117_1715, i6 %xor_ln117_1714" [src/enc.c:117]   --->   Operation 3766 'xor' 'xor_ln117_1974' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3767 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1975 = xor i7 %xor_ln117_1713, i7 %xor_ln117_1712" [src/enc.c:117]   --->   Operation 3767 'xor' 'xor_ln117_1975' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3768 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_1997 = xor i7 %xor_ln117_1733, i7 %xor_ln117_1732" [src/enc.c:117]   --->   Operation 3768 'xor' 'xor_ln117_1997' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3769 [1/2] (2.32ns)   --->   "%skey_load_22 = load i5 %skey_addr_6" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3769 'load' 'skey_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_35 : Operation 3770 [2/2] (2.32ns)   --->   "%skey_load_23 = load i5 %skey_addr_7" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3770 'load' 'skey_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 36 <SV = 35> <Delay = 6.99>
ST_36 : Operation 3771 [1/1] (0.99ns)   --->   "%xor_ln117_137 = xor i8 %xor_ln117_125, i8 153" [src/enc.c:117]   --->   Operation 3771 'xor' 'xor_ln117_137' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3772 [1/1] (0.99ns)   --->   "%xor_ln117_139 = xor i8 %xor_ln117_127, i8 81" [src/enc.c:117]   --->   Operation 3772 'xor' 'xor_ln117_139' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3773 [1/2] (3.25ns)   --->   "%z_68 = load i8 %clefia_s1_addr_34" [src/enc.c:166->src/enc.c:188]   --->   Operation 3773 'load' 'z_68' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 3774 [1/1] (0.00ns)   --->   "%zext_ln167_8 = zext i8 %xor_ln117_137" [src/enc.c:167->src/enc.c:188]   --->   Operation 3774 'zext' 'zext_ln167_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3775 [1/1] (0.00ns)   --->   "%clefia_s0_addr_34 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_8" [src/enc.c:167->src/enc.c:188]   --->   Operation 3775 'getelementptr' 'clefia_s0_addr_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3776 [2/2] (3.25ns)   --->   "%z_69 = load i8 %clefia_s0_addr_34" [src/enc.c:167->src/enc.c:188]   --->   Operation 3776 'load' 'z_69' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 3777 [1/2] (3.25ns)   --->   "%z_70 = load i8 %clefia_s1_addr_35" [src/enc.c:168->src/enc.c:188]   --->   Operation 3777 'load' 'z_70' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 3778 [1/1] (0.00ns)   --->   "%zext_ln169_8 = zext i8 %xor_ln117_139" [src/enc.c:169->src/enc.c:188]   --->   Operation 3778 'zext' 'zext_ln169_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3779 [1/1] (0.00ns)   --->   "%clefia_s0_addr_35 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_8" [src/enc.c:169->src/enc.c:188]   --->   Operation 3779 'getelementptr' 'clefia_s0_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3780 [2/2] (3.25ns)   --->   "%z_71 = load i8 %clefia_s0_addr_35" [src/enc.c:169->src/enc.c:188]   --->   Operation 3780 'load' 'z_71' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_171)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_70, i32 7" [src/enc.c:124]   --->   Operation 3781 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_171)   --->   "%xor_ln125_171 = xor i8 %z_70, i8 14" [src/enc.c:125]   --->   Operation 3782 'xor' 'xor_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3783 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_171 = select i1 %tmp_342, i8 %xor_ln125_171, i8 %z_70" [src/enc.c:124]   --->   Operation 3783 'select' 'select_ln124_171' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3784 [1/1] (0.00ns)   --->   "%trunc_ln127_678 = trunc i8 %select_ln124_171" [src/enc.c:127]   --->   Operation 3784 'trunc' 'trunc_ln127_678' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3785 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_171, i32 7" [src/enc.c:127]   --->   Operation 3785 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3786 [1/1] (0.00ns)   --->   "%trunc_ln127_679 = trunc i8 %select_ln124_171" [src/enc.c:127]   --->   Operation 3786 'trunc' 'trunc_ln127_679' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3787 [1/1] (0.00ns)   --->   "%trunc_ln127_680 = trunc i8 %select_ln124_171" [src/enc.c:127]   --->   Operation 3787 'trunc' 'trunc_ln127_680' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3788 [1/1] (0.00ns)   --->   "%trunc_ln127_681 = trunc i8 %select_ln124_171" [src/enc.c:127]   --->   Operation 3788 'trunc' 'trunc_ln127_681' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3789 [1/1] (0.00ns)   --->   "%trunc_ln127_682 = trunc i8 %select_ln124_171" [src/enc.c:127]   --->   Operation 3789 'trunc' 'trunc_ln127_682' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3790 [1/1] (0.00ns)   --->   "%x_assign_102 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_678, i1 %tmp_343" [src/enc.c:127]   --->   Operation 3790 'bitconcatenate' 'x_assign_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_175)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_68, i32 7" [src/enc.c:124]   --->   Operation 3791 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_175)   --->   "%xor_ln125_175 = xor i8 %z_68, i8 14" [src/enc.c:125]   --->   Operation 3792 'xor' 'xor_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3793 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_175 = select i1 %tmp_350, i8 %xor_ln125_175, i8 %z_68" [src/enc.c:124]   --->   Operation 3793 'select' 'select_ln124_175' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3794 [1/1] (0.00ns)   --->   "%trunc_ln127_700 = trunc i8 %select_ln124_175" [src/enc.c:127]   --->   Operation 3794 'trunc' 'trunc_ln127_700' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3795 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_175, i32 7" [src/enc.c:127]   --->   Operation 3795 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3796 [1/1] (0.00ns)   --->   "%x_assign_105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_700, i1 %tmp_351" [src/enc.c:127]   --->   Operation 3796 'bitconcatenate' 'x_assign_105' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_176)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_175, i32 6" [src/enc.c:124]   --->   Operation 3797 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_176)   --->   "%xor_ln125_176 = xor i8 %x_assign_105, i8 14" [src/enc.c:125]   --->   Operation 3798 'xor' 'xor_ln125_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3799 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_176 = select i1 %tmp_352, i8 %xor_ln125_176, i8 %x_assign_105" [src/enc.c:124]   --->   Operation 3799 'select' 'select_ln124_176' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3800 [1/1] (0.00ns)   --->   "%trunc_ln127_704 = trunc i8 %select_ln124_176" [src/enc.c:127]   --->   Operation 3800 'trunc' 'trunc_ln127_704' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3801 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_176, i32 7" [src/enc.c:127]   --->   Operation 3801 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3802 [1/1] (0.00ns)   --->   "%x_assign_106 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_704, i1 %tmp_353" [src/enc.c:127]   --->   Operation 3802 'bitconcatenate' 'x_assign_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_177)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_176, i32 6" [src/enc.c:124]   --->   Operation 3803 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_177)   --->   "%xor_ln125_177 = xor i8 %x_assign_106, i8 14" [src/enc.c:125]   --->   Operation 3804 'xor' 'xor_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3805 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_177 = select i1 %tmp_354, i8 %xor_ln125_177, i8 %x_assign_106" [src/enc.c:124]   --->   Operation 3805 'select' 'select_ln124_177' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3806 [1/1] (0.00ns)   --->   "%trunc_ln127_705 = trunc i8 %select_ln124_177" [src/enc.c:127]   --->   Operation 3806 'trunc' 'trunc_ln127_705' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3807 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_177, i32 7" [src/enc.c:127]   --->   Operation 3807 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_178)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_171, i32 6" [src/enc.c:124]   --->   Operation 3808 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_178)   --->   "%xor_ln125_178 = xor i8 %x_assign_102, i8 14" [src/enc.c:125]   --->   Operation 3809 'xor' 'xor_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3810 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_178 = select i1 %tmp_356, i8 %xor_ln125_178, i8 %x_assign_102" [src/enc.c:124]   --->   Operation 3810 'select' 'select_ln124_178' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3811 [1/1] (0.00ns)   --->   "%trunc_ln127_711 = trunc i8 %select_ln124_178" [src/enc.c:127]   --->   Operation 3811 'trunc' 'trunc_ln127_711' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3812 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_178, i32 7" [src/enc.c:127]   --->   Operation 3812 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3813 [1/1] (0.00ns)   --->   "%x_assign_107 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_711, i1 %tmp_357" [src/enc.c:127]   --->   Operation 3813 'bitconcatenate' 'x_assign_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_179)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_178, i32 6" [src/enc.c:124]   --->   Operation 3814 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_179)   --->   "%xor_ln125_179 = xor i8 %x_assign_107, i8 14" [src/enc.c:125]   --->   Operation 3815 'xor' 'xor_ln125_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3816 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_179 = select i1 %tmp_358, i8 %xor_ln125_179, i8 %x_assign_107" [src/enc.c:124]   --->   Operation 3816 'select' 'select_ln124_179' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3817 [1/1] (0.00ns)   --->   "%trunc_ln127_712 = trunc i8 %select_ln124_179" [src/enc.c:127]   --->   Operation 3817 'trunc' 'trunc_ln127_712' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3818 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_179, i32 7" [src/enc.c:127]   --->   Operation 3818 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3819 [1/2] (2.32ns)   --->   "%skey_load_23 = load i5 %skey_addr_7" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3819 'load' 'skey_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_36 : Operation 3820 [2/2] (2.32ns)   --->   "%skey_load_24 = load i5 %skey_addr_8" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3820 'load' 'skey_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 37 <SV = 36> <Delay = 6.99>
ST_37 : Operation 3821 [1/1] (0.99ns)   --->   "%xor_ln117_112 = xor i8 %xor_ln117_100, i8 21" [src/enc.c:117]   --->   Operation 3821 'xor' 'xor_ln117_112' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3822 [1/1] (0.99ns)   --->   "%xor_ln117_113 = xor i8 %xor_ln117_101, i8 83" [src/enc.c:117]   --->   Operation 3822 'xor' 'xor_ln117_113' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3823 [1/1] (0.99ns)   --->   "%xor_ln117_114 = xor i8 %xor_ln117_102, i8 186" [src/enc.c:117]   --->   Operation 3823 'xor' 'xor_ln117_114' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3824 [1/1] (0.99ns)   --->   "%xor_ln117_115 = xor i8 %xor_ln117_103, i8 154" [src/enc.c:117]   --->   Operation 3824 'xor' 'xor_ln117_115' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3825 [1/1] (0.00ns)   --->   "%zext_ln143_7 = zext i8 %xor_ln117_112" [src/enc.c:143->src/enc.c:187]   --->   Operation 3825 'zext' 'zext_ln143_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3826 [1/1] (0.00ns)   --->   "%clefia_s0_addr_28 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_7" [src/enc.c:143->src/enc.c:187]   --->   Operation 3826 'getelementptr' 'clefia_s0_addr_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3827 [2/2] (3.25ns)   --->   "%z_56 = load i8 %clefia_s0_addr_28" [src/enc.c:143->src/enc.c:187]   --->   Operation 3827 'load' 'z_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3828 [1/1] (0.00ns)   --->   "%zext_ln144_7 = zext i8 %xor_ln117_113" [src/enc.c:144->src/enc.c:187]   --->   Operation 3828 'zext' 'zext_ln144_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3829 [1/1] (0.00ns)   --->   "%clefia_s1_addr_28 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_7" [src/enc.c:144->src/enc.c:187]   --->   Operation 3829 'getelementptr' 'clefia_s1_addr_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3830 [2/2] (3.25ns)   --->   "%z_57 = load i8 %clefia_s1_addr_28" [src/enc.c:144->src/enc.c:187]   --->   Operation 3830 'load' 'z_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3831 [1/1] (0.00ns)   --->   "%zext_ln145_7 = zext i8 %xor_ln117_114" [src/enc.c:145->src/enc.c:187]   --->   Operation 3831 'zext' 'zext_ln145_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3832 [1/1] (0.00ns)   --->   "%clefia_s0_addr_29 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_7" [src/enc.c:145->src/enc.c:187]   --->   Operation 3832 'getelementptr' 'clefia_s0_addr_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3833 [2/2] (3.25ns)   --->   "%z_58 = load i8 %clefia_s0_addr_29" [src/enc.c:145->src/enc.c:187]   --->   Operation 3833 'load' 'z_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln146_7 = zext i8 %xor_ln117_115" [src/enc.c:146->src/enc.c:187]   --->   Operation 3834 'zext' 'zext_ln146_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3835 [1/1] (0.00ns)   --->   "%clefia_s1_addr_29 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_7" [src/enc.c:146->src/enc.c:187]   --->   Operation 3835 'getelementptr' 'clefia_s1_addr_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3836 [2/2] (3.25ns)   --->   "%z_59 = load i8 %clefia_s1_addr_29" [src/enc.c:146->src/enc.c:187]   --->   Operation 3836 'load' 'z_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3837 [1/2] (3.25ns)   --->   "%z_69 = load i8 %clefia_s0_addr_34" [src/enc.c:167->src/enc.c:188]   --->   Operation 3837 'load' 'z_69' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3838 [1/2] (3.25ns)   --->   "%z_71 = load i8 %clefia_s0_addr_35" [src/enc.c:169->src/enc.c:188]   --->   Operation 3838 'load' 'z_71' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_168)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_69, i32 7" [src/enc.c:124]   --->   Operation 3839 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_168)   --->   "%xor_ln125_168 = xor i8 %z_69, i8 14" [src/enc.c:125]   --->   Operation 3840 'xor' 'xor_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3841 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_168 = select i1 %tmp_336, i8 %xor_ln125_168, i8 %z_69" [src/enc.c:124]   --->   Operation 3841 'select' 'select_ln124_168' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3842 [1/1] (0.00ns)   --->   "%trunc_ln127_666 = trunc i8 %select_ln124_168" [src/enc.c:127]   --->   Operation 3842 'trunc' 'trunc_ln127_666' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3843 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_168, i32 7" [src/enc.c:127]   --->   Operation 3843 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%trunc_ln127_667 = trunc i8 %select_ln124_168" [src/enc.c:127]   --->   Operation 3844 'trunc' 'trunc_ln127_667' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3845 [1/1] (0.00ns)   --->   "%x_assign_100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_666, i1 %tmp_337" [src/enc.c:127]   --->   Operation 3845 'bitconcatenate' 'x_assign_100' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_169)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_168, i32 6" [src/enc.c:124]   --->   Operation 3846 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_169)   --->   "%xor_ln125_169 = xor i8 %x_assign_100, i8 14" [src/enc.c:125]   --->   Operation 3847 'xor' 'xor_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3848 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_169 = select i1 %tmp_338, i8 %xor_ln125_169, i8 %x_assign_100" [src/enc.c:124]   --->   Operation 3848 'select' 'select_ln124_169' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3849 [1/1] (0.00ns)   --->   "%trunc_ln127_670 = trunc i8 %select_ln124_169" [src/enc.c:127]   --->   Operation 3849 'trunc' 'trunc_ln127_670' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3850 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_169, i32 7" [src/enc.c:127]   --->   Operation 3850 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3851 [1/1] (0.00ns)   --->   "%x_assign_101 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_670, i1 %tmp_339" [src/enc.c:127]   --->   Operation 3851 'bitconcatenate' 'x_assign_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_170)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_169, i32 6" [src/enc.c:124]   --->   Operation 3852 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_170)   --->   "%xor_ln125_170 = xor i8 %x_assign_101, i8 14" [src/enc.c:125]   --->   Operation 3853 'xor' 'xor_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3854 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_170 = select i1 %tmp_340, i8 %xor_ln125_170, i8 %x_assign_101" [src/enc.c:124]   --->   Operation 3854 'select' 'select_ln124_170' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3855 [1/1] (0.00ns)   --->   "%trunc_ln127_671 = trunc i8 %select_ln124_170" [src/enc.c:127]   --->   Operation 3855 'trunc' 'trunc_ln127_671' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3856 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_170, i32 7" [src/enc.c:127]   --->   Operation 3856 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3857 [1/1] (0.00ns)   --->   "%trunc_ln127_672 = trunc i8 %select_ln124_170" [src/enc.c:127]   --->   Operation 3857 'trunc' 'trunc_ln127_672' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3858 [1/1] (0.00ns)   --->   "%trunc_ln127_673 = trunc i8 %select_ln124_170" [src/enc.c:127]   --->   Operation 3858 'trunc' 'trunc_ln127_673' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_172)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_71, i32 7" [src/enc.c:124]   --->   Operation 3859 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_172)   --->   "%xor_ln125_172 = xor i8 %z_71, i8 14" [src/enc.c:125]   --->   Operation 3860 'xor' 'xor_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3861 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_172 = select i1 %tmp_344, i8 %xor_ln125_172, i8 %z_71" [src/enc.c:124]   --->   Operation 3861 'select' 'select_ln124_172' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3862 [1/1] (0.00ns)   --->   "%trunc_ln127_685 = trunc i8 %select_ln124_172" [src/enc.c:127]   --->   Operation 3862 'trunc' 'trunc_ln127_685' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3863 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_172, i32 7" [src/enc.c:127]   --->   Operation 3863 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3864 [1/1] (0.00ns)   --->   "%trunc_ln127_686 = trunc i8 %select_ln124_172" [src/enc.c:127]   --->   Operation 3864 'trunc' 'trunc_ln127_686' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3865 [1/1] (0.00ns)   --->   "%trunc_ln127_687 = trunc i8 %select_ln124_172" [src/enc.c:127]   --->   Operation 3865 'trunc' 'trunc_ln127_687' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3866 [1/1] (0.00ns)   --->   "%trunc_ln127_688 = trunc i8 %select_ln124_172" [src/enc.c:127]   --->   Operation 3866 'trunc' 'trunc_ln127_688' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3867 [1/1] (0.00ns)   --->   "%trunc_ln127_689 = trunc i8 %select_ln124_172" [src/enc.c:127]   --->   Operation 3867 'trunc' 'trunc_ln127_689' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3868 [1/1] (0.00ns)   --->   "%x_assign_103 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_685, i1 %tmp_345" [src/enc.c:127]   --->   Operation 3868 'bitconcatenate' 'x_assign_103' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_173)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_172, i32 6" [src/enc.c:124]   --->   Operation 3869 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_173)   --->   "%xor_ln125_173 = xor i8 %x_assign_103, i8 14" [src/enc.c:125]   --->   Operation 3870 'xor' 'xor_ln125_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3871 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_173 = select i1 %tmp_346, i8 %xor_ln125_173, i8 %x_assign_103" [src/enc.c:124]   --->   Operation 3871 'select' 'select_ln124_173' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3872 [1/1] (0.00ns)   --->   "%trunc_ln127_692 = trunc i8 %select_ln124_173" [src/enc.c:127]   --->   Operation 3872 'trunc' 'trunc_ln127_692' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3873 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_173, i32 7" [src/enc.c:127]   --->   Operation 3873 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3874 [1/1] (0.00ns)   --->   "%x_assign_104 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_692, i1 %tmp_347" [src/enc.c:127]   --->   Operation 3874 'bitconcatenate' 'x_assign_104' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_174)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_173, i32 6" [src/enc.c:124]   --->   Operation 3875 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_174)   --->   "%xor_ln125_174 = xor i8 %x_assign_104, i8 14" [src/enc.c:125]   --->   Operation 3876 'xor' 'xor_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3877 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_174 = select i1 %tmp_348, i8 %xor_ln125_174, i8 %x_assign_104" [src/enc.c:124]   --->   Operation 3877 'select' 'select_ln124_174' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3878 [1/1] (0.00ns)   --->   "%trunc_ln127_693 = trunc i8 %select_ln124_174" [src/enc.c:127]   --->   Operation 3878 'trunc' 'trunc_ln127_693' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3879 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_174, i32 7" [src/enc.c:127]   --->   Operation 3879 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3880 [1/1] (0.00ns)   --->   "%trunc_ln127_694 = trunc i8 %select_ln124_174" [src/enc.c:127]   --->   Operation 3880 'trunc' 'trunc_ln127_694' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3881 [1/1] (0.00ns)   --->   "%trunc_ln127_695 = trunc i8 %select_ln124_174" [src/enc.c:127]   --->   Operation 3881 'trunc' 'trunc_ln127_695' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%trunc_ln127_701 = trunc i8 %select_ln124_175" [src/enc.c:127]   --->   Operation 3882 'trunc' 'trunc_ln127_701' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%trunc_ln127_706 = trunc i8 %select_ln124_177" [src/enc.c:127]   --->   Operation 3883 'trunc' 'trunc_ln127_706' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%trunc_ln127_707 = trunc i8 %select_ln124_177" [src/enc.c:127]   --->   Operation 3884 'trunc' 'trunc_ln127_707' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%trunc_ln127_708 = trunc i8 %select_ln124_177" [src/enc.c:127]   --->   Operation 3885 'trunc' 'trunc_ln127_708' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%trunc_ln127_709 = trunc i8 %select_ln124_177" [src/enc.c:127]   --->   Operation 3886 'trunc' 'trunc_ln127_709' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%trunc_ln127_710 = trunc i8 %select_ln124_177" [src/enc.c:127]   --->   Operation 3887 'trunc' 'trunc_ln127_710' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3888 [1/1] (0.00ns)   --->   "%or_ln127_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_705, i1 %tmp_355" [src/enc.c:127]   --->   Operation 3888 'bitconcatenate' 'or_ln127_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%trunc_ln127_713 = trunc i8 %select_ln124_179" [src/enc.c:127]   --->   Operation 3889 'trunc' 'trunc_ln127_713' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%trunc_ln127_714 = trunc i8 %select_ln124_179" [src/enc.c:127]   --->   Operation 3890 'trunc' 'trunc_ln127_714' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%trunc_ln127_715 = trunc i8 %select_ln124_179" [src/enc.c:127]   --->   Operation 3891 'trunc' 'trunc_ln127_715' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%trunc_ln127_716 = trunc i8 %select_ln124_179" [src/enc.c:127]   --->   Operation 3892 'trunc' 'trunc_ln127_716' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%trunc_ln127_717 = trunc i8 %select_ln124_179" [src/enc.c:127]   --->   Operation 3893 'trunc' 'trunc_ln127_717' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3894 [1/1] (0.00ns)   --->   "%or_ln127_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_712, i1 %tmp_359" [src/enc.c:127]   --->   Operation 3894 'bitconcatenate' 'or_ln127_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3895 [1/1] (0.00ns)   --->   "%or_ln117_482 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_689, i1 %tmp_345" [src/enc.c:117]   --->   Operation 3895 'bitconcatenate' 'or_ln117_482' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3896 [1/1] (0.00ns)   --->   "%or_ln117_484 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_688, i1 %tmp_345" [src/enc.c:117]   --->   Operation 3896 'bitconcatenate' 'or_ln117_484' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3897 [1/1] (0.00ns)   --->   "%or_ln117_486 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_687, i1 %tmp_345" [src/enc.c:117]   --->   Operation 3897 'bitconcatenate' 'or_ln117_486' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3898 [1/1] (0.00ns)   --->   "%or_ln117_488 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_686, i1 %tmp_345" [src/enc.c:117]   --->   Operation 3898 'bitconcatenate' 'or_ln117_488' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3899 [1/1] (0.00ns)   --->   "%or_ln117_495 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_682, i1 %tmp_343" [src/enc.c:117]   --->   Operation 3899 'bitconcatenate' 'or_ln117_495' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3900 [1/1] (0.00ns)   --->   "%or_ln117_496 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_681, i1 %tmp_343" [src/enc.c:117]   --->   Operation 3900 'bitconcatenate' 'or_ln117_496' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3901 [1/1] (0.00ns)   --->   "%or_ln117_497 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_680, i1 %tmp_343" [src/enc.c:117]   --->   Operation 3901 'bitconcatenate' 'or_ln117_497' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3902 [1/1] (0.00ns)   --->   "%or_ln117_498 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_679, i1 %tmp_343" [src/enc.c:117]   --->   Operation 3902 'bitconcatenate' 'or_ln117_498' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%or_ln117_501 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_710, i1 %tmp_355" [src/enc.c:117]   --->   Operation 3903 'bitconcatenate' 'or_ln117_501' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%or_ln117_502 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_709, i1 %tmp_355" [src/enc.c:117]   --->   Operation 3904 'bitconcatenate' 'or_ln117_502' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%or_ln117_503 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_708, i1 %tmp_355" [src/enc.c:117]   --->   Operation 3905 'bitconcatenate' 'or_ln117_503' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%or_ln117_504 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_707, i1 %tmp_355" [src/enc.c:117]   --->   Operation 3906 'bitconcatenate' 'or_ln117_504' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_141)   --->   "%xor_ln117_1894 = xor i8 %x_assign_103, i8 %or_ln127_69" [src/enc.c:117]   --->   Operation 3907 'xor' 'xor_ln117_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2070)   --->   "%trunc_ln117_253 = trunc i8 %z_69" [src/enc.c:117]   --->   Operation 3908 'trunc' 'trunc_ln117_253' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2070)   --->   "%xor_ln117_1895 = xor i1 %tmp_345, i1 %tmp_355" [src/enc.c:117]   --->   Operation 3909 'xor' 'xor_ln117_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%trunc_ln117_254 = trunc i8 %z_69" [src/enc.c:117]   --->   Operation 3910 'trunc' 'trunc_ln117_254' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%xor_ln117_1896 = xor i7 %or_ln117_488, i7 %or_ln117_504" [src/enc.c:117]   --->   Operation 3911 'xor' 'xor_ln117_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%trunc_ln117_255 = trunc i8 %z_69" [src/enc.c:117]   --->   Operation 3912 'trunc' 'trunc_ln117_255' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%xor_ln117_1897 = xor i6 %or_ln117_486, i6 %or_ln117_503" [src/enc.c:117]   --->   Operation 3913 'xor' 'xor_ln117_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%trunc_ln117_256 = trunc i8 %z_69" [src/enc.c:117]   --->   Operation 3914 'trunc' 'trunc_ln117_256' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%xor_ln117_1898 = xor i5 %or_ln117_484, i5 %or_ln117_502" [src/enc.c:117]   --->   Operation 3915 'xor' 'xor_ln117_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%trunc_ln117_257 = trunc i8 %z_69" [src/enc.c:117]   --->   Operation 3916 'trunc' 'trunc_ln117_257' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%xor_ln117_1899 = xor i4 %or_ln117_482, i4 %or_ln117_501" [src/enc.c:117]   --->   Operation 3917 'xor' 'xor_ln117_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_141)   --->   "%xor_ln117_1900 = xor i8 %xor_ln117_1894, i8 %z_69" [src/enc.c:117]   --->   Operation 3918 'xor' 'xor_ln117_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%or_ln117_505 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_717, i1 %tmp_359" [src/enc.c:117]   --->   Operation 3919 'bitconcatenate' 'or_ln117_505' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%or_ln117_506 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_716, i1 %tmp_359" [src/enc.c:117]   --->   Operation 3920 'bitconcatenate' 'or_ln117_506' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%or_ln117_507 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_715, i1 %tmp_359" [src/enc.c:117]   --->   Operation 3921 'bitconcatenate' 'or_ln117_507' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%or_ln117_508 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_714, i1 %tmp_359" [src/enc.c:117]   --->   Operation 3922 'bitconcatenate' 'or_ln117_508' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_141)   --->   "%xor_ln117_1906 = xor i8 %xor_ln117_101, i8 %or_ln127_70" [src/enc.c:117]   --->   Operation 3923 'xor' 'xor_ln117_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2070)   --->   "%xor_ln117_1907 = xor i1 %xor_ln117_1905, i1 %tmp_359" [src/enc.c:117]   --->   Operation 3924 'xor' 'xor_ln117_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%xor_ln117_1908 = xor i7 %xor_ln117_1904, i7 %or_ln117_508" [src/enc.c:117]   --->   Operation 3925 'xor' 'xor_ln117_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%xor_ln117_1909 = xor i6 %xor_ln117_1903, i6 %or_ln117_507" [src/enc.c:117]   --->   Operation 3926 'xor' 'xor_ln117_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%xor_ln117_1910 = xor i5 %xor_ln117_1902, i5 %or_ln117_506" [src/enc.c:117]   --->   Operation 3927 'xor' 'xor_ln117_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%xor_ln117_1911 = xor i4 %xor_ln117_1901, i4 %or_ln117_505" [src/enc.c:117]   --->   Operation 3928 'xor' 'xor_ln117_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_141)   --->   "%xor_ln117_1912 = xor i8 %xor_ln117_1906, i8 %x_assign_102" [src/enc.c:117]   --->   Operation 3929 'xor' 'xor_ln117_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%xor_ln117_1913 = xor i4 %xor_ln117_1899, i4 %trunc_ln117_257" [src/enc.c:117]   --->   Operation 3930 'xor' 'xor_ln117_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2074)   --->   "%xor_ln117_1914 = xor i4 %xor_ln117_1911, i4 %or_ln117_498" [src/enc.c:117]   --->   Operation 3931 'xor' 'xor_ln117_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%xor_ln117_1915 = xor i5 %xor_ln117_1898, i5 %trunc_ln117_256" [src/enc.c:117]   --->   Operation 3932 'xor' 'xor_ln117_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2073)   --->   "%xor_ln117_1916 = xor i5 %xor_ln117_1910, i5 %or_ln117_497" [src/enc.c:117]   --->   Operation 3933 'xor' 'xor_ln117_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%xor_ln117_1917 = xor i6 %xor_ln117_1897, i6 %trunc_ln117_255" [src/enc.c:117]   --->   Operation 3934 'xor' 'xor_ln117_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2072)   --->   "%xor_ln117_1918 = xor i6 %xor_ln117_1909, i6 %or_ln117_496" [src/enc.c:117]   --->   Operation 3935 'xor' 'xor_ln117_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%xor_ln117_1919 = xor i7 %xor_ln117_1896, i7 %trunc_ln117_254" [src/enc.c:117]   --->   Operation 3936 'xor' 'xor_ln117_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2071)   --->   "%xor_ln117_1920 = xor i7 %xor_ln117_1908, i7 %or_ln117_495" [src/enc.c:117]   --->   Operation 3937 'xor' 'xor_ln117_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2070)   --->   "%xor_ln117_1921 = xor i1 %xor_ln117_1895, i1 %trunc_ln117_253" [src/enc.c:117]   --->   Operation 3938 'xor' 'xor_ln117_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2070)   --->   "%xor_ln117_1922 = xor i1 %xor_ln117_1907, i1 %tmp_343" [src/enc.c:117]   --->   Operation 3939 'xor' 'xor_ln117_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3940 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_141 = xor i8 %xor_ln117_1912, i8 %xor_ln117_1900" [src/enc.c:117]   --->   Operation 3940 'xor' 'xor_ln117_141' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%or_ln117_513 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_706, i1 %tmp_355" [src/enc.c:117]   --->   Operation 3941 'bitconcatenate' 'or_ln117_513' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%or_ln117_514 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_667, i1 %tmp_337" [src/enc.c:117]   --->   Operation 3942 'bitconcatenate' 'or_ln117_514' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_143)   --->   "%xor_ln117_1942 = xor i8 %x_assign_100, i8 %or_ln127_69" [src/enc.c:117]   --->   Operation 3943 'xor' 'xor_ln117_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%trunc_ln117_261 = trunc i8 %z_71" [src/enc.c:117]   --->   Operation 3944 'trunc' 'trunc_ln117_261' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%xor_ln117_1943 = xor i3 %or_ln117_514, i3 %or_ln117_513" [src/enc.c:117]   --->   Operation 3945 'xor' 'xor_ln117_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_143)   --->   "%xor_ln117_1944 = xor i8 %xor_ln117_1942, i8 %z_71" [src/enc.c:117]   --->   Operation 3946 'xor' 'xor_ln117_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%or_ln117_515 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_713, i1 %tmp_359" [src/enc.c:117]   --->   Operation 3947 'bitconcatenate' 'or_ln117_515' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%or_ln117_516 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_701, i1 %tmp_351" [src/enc.c:117]   --->   Operation 3948 'bitconcatenate' 'or_ln117_516' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_143)   --->   "%xor_ln117_1945 = xor i8 %x_assign_105, i8 %or_ln127_70" [src/enc.c:117]   --->   Operation 3949 'xor' 'xor_ln117_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%xor_ln117_1947 = xor i3 %or_ln117_516, i3 %or_ln117_515" [src/enc.c:117]   --->   Operation 3950 'xor' 'xor_ln117_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_143)   --->   "%xor_ln117_1948 = xor i8 %xor_ln117_1945, i8 %xor_ln117_103" [src/enc.c:117]   --->   Operation 3951 'xor' 'xor_ln117_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%xor_ln117_1949 = xor i3 %xor_ln117_1943, i3 %trunc_ln117_261" [src/enc.c:117]   --->   Operation 3952 'xor' 'xor_ln117_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2123)   --->   "%xor_ln117_1950 = xor i3 %xor_ln117_1947, i3 %xor_ln117_1946" [src/enc.c:117]   --->   Operation 3953 'xor' 'xor_ln117_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3954 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_143 = xor i8 %xor_ln117_1948, i8 %xor_ln117_1944" [src/enc.c:117]   --->   Operation 3954 'xor' 'xor_ln117_143' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3955 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2070 = xor i1 %xor_ln117_1922, i1 %xor_ln117_1921" [src/enc.c:117]   --->   Operation 3955 'xor' 'xor_ln117_2070' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3956 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2071 = xor i7 %xor_ln117_1920, i7 %xor_ln117_1919" [src/enc.c:117]   --->   Operation 3956 'xor' 'xor_ln117_2071' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3957 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2072 = xor i6 %xor_ln117_1918, i6 %xor_ln117_1917" [src/enc.c:117]   --->   Operation 3957 'xor' 'xor_ln117_2072' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3958 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2073 = xor i5 %xor_ln117_1916, i5 %xor_ln117_1915" [src/enc.c:117]   --->   Operation 3958 'xor' 'xor_ln117_2073' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3959 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2074 = xor i4 %xor_ln117_1914, i4 %xor_ln117_1913" [src/enc.c:117]   --->   Operation 3959 'xor' 'xor_ln117_2074' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3960 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2123 = xor i3 %xor_ln117_1950, i3 %xor_ln117_1949" [src/enc.c:117]   --->   Operation 3960 'xor' 'xor_ln117_2123' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3961 [1/2] (2.32ns)   --->   "%skey_load_24 = load i5 %skey_addr_8" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3961 'load' 'skey_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_37 : Operation 3962 [2/2] (2.32ns)   --->   "%skey_load_25 = load i5 %skey_addr_9" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 3962 'load' 'skey_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 38 <SV = 37> <Delay = 6.74>
ST_38 : Operation 3963 [1/2] (3.25ns)   --->   "%z_56 = load i8 %clefia_s0_addr_28" [src/enc.c:143->src/enc.c:187]   --->   Operation 3963 'load' 'z_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3964 [1/2] (3.25ns)   --->   "%z_57 = load i8 %clefia_s1_addr_28" [src/enc.c:144->src/enc.c:187]   --->   Operation 3964 'load' 'z_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3965 [1/2] (3.25ns)   --->   "%z_58 = load i8 %clefia_s0_addr_29" [src/enc.c:145->src/enc.c:187]   --->   Operation 3965 'load' 'z_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3966 [1/2] (3.25ns)   --->   "%z_59 = load i8 %clefia_s1_addr_29" [src/enc.c:146->src/enc.c:187]   --->   Operation 3966 'load' 'z_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_140)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_57, i32 7" [src/enc.c:124]   --->   Operation 3967 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_140)   --->   "%xor_ln125_140 = xor i8 %z_57, i8 14" [src/enc.c:125]   --->   Operation 3968 'xor' 'xor_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3969 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_140 = select i1 %tmp_280, i8 %xor_ln125_140, i8 %z_57" [src/enc.c:124]   --->   Operation 3969 'select' 'select_ln124_140' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3970 [1/1] (0.00ns)   --->   "%trunc_ln127_570 = trunc i8 %select_ln124_140" [src/enc.c:127]   --->   Operation 3970 'trunc' 'trunc_ln127_570' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3971 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_140, i32 7" [src/enc.c:127]   --->   Operation 3971 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%trunc_ln127_571 = trunc i8 %select_ln124_140" [src/enc.c:127]   --->   Operation 3972 'trunc' 'trunc_ln127_571' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3973 [1/1] (0.00ns)   --->   "%x_assign_84 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_570, i1 %tmp_281" [src/enc.c:127]   --->   Operation 3973 'bitconcatenate' 'x_assign_84' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_141)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_58, i32 7" [src/enc.c:124]   --->   Operation 3974 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_141)   --->   "%xor_ln125_141 = xor i8 %z_58, i8 14" [src/enc.c:125]   --->   Operation 3975 'xor' 'xor_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3976 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_141 = select i1 %tmp_282, i8 %xor_ln125_141, i8 %z_58" [src/enc.c:124]   --->   Operation 3976 'select' 'select_ln124_141' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3977 [1/1] (0.00ns)   --->   "%trunc_ln127_572 = trunc i8 %select_ln124_141" [src/enc.c:127]   --->   Operation 3977 'trunc' 'trunc_ln127_572' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3978 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_141, i32 7" [src/enc.c:127]   --->   Operation 3978 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3979 [1/1] (0.00ns)   --->   "%x_assign_85 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_572, i1 %tmp_283" [src/enc.c:127]   --->   Operation 3979 'bitconcatenate' 'x_assign_85' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_142)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_141, i32 6" [src/enc.c:124]   --->   Operation 3980 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_142)   --->   "%xor_ln125_142 = xor i8 %x_assign_85, i8 14" [src/enc.c:125]   --->   Operation 3981 'xor' 'xor_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3982 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_142 = select i1 %tmp_284, i8 %xor_ln125_142, i8 %x_assign_85" [src/enc.c:124]   --->   Operation 3982 'select' 'select_ln124_142' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3983 [1/1] (0.00ns)   --->   "%trunc_ln127_573 = trunc i8 %select_ln124_142" [src/enc.c:127]   --->   Operation 3983 'trunc' 'trunc_ln127_573' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3984 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_142, i32 7" [src/enc.c:127]   --->   Operation 3984 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%trunc_ln127_574 = trunc i8 %select_ln124_142" [src/enc.c:127]   --->   Operation 3985 'trunc' 'trunc_ln127_574' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3986 [1/1] (0.00ns)   --->   "%or_ln127_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_573, i1 %tmp_285" [src/enc.c:127]   --->   Operation 3986 'bitconcatenate' 'or_ln127_55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_143)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_59, i32 7" [src/enc.c:124]   --->   Operation 3987 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_143)   --->   "%xor_ln125_143 = xor i8 %z_59, i8 14" [src/enc.c:125]   --->   Operation 3988 'xor' 'xor_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3989 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_143 = select i1 %tmp_286, i8 %xor_ln125_143, i8 %z_59" [src/enc.c:124]   --->   Operation 3989 'select' 'select_ln124_143' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3990 [1/1] (0.00ns)   --->   "%trunc_ln127_575 = trunc i8 %select_ln124_143" [src/enc.c:127]   --->   Operation 3990 'trunc' 'trunc_ln127_575' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3991 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_143, i32 7" [src/enc.c:127]   --->   Operation 3991 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%trunc_ln127_576 = trunc i8 %select_ln124_143" [src/enc.c:127]   --->   Operation 3992 'trunc' 'trunc_ln127_576' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3993 [1/1] (0.00ns)   --->   "%x_assign_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_575, i1 %tmp_287" [src/enc.c:127]   --->   Operation 3993 'bitconcatenate' 'x_assign_86' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_144)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_143, i32 6" [src/enc.c:124]   --->   Operation 3994 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_144)   --->   "%xor_ln125_144 = xor i8 %x_assign_86, i8 14" [src/enc.c:125]   --->   Operation 3995 'xor' 'xor_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3996 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_144 = select i1 %tmp_288, i8 %xor_ln125_144, i8 %x_assign_86" [src/enc.c:124]   --->   Operation 3996 'select' 'select_ln124_144' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3997 [1/1] (0.00ns)   --->   "%trunc_ln127_577 = trunc i8 %select_ln124_144" [src/enc.c:127]   --->   Operation 3997 'trunc' 'trunc_ln127_577' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3998 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_144, i32 7" [src/enc.c:127]   --->   Operation 3998 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%trunc_ln127_578 = trunc i8 %select_ln124_144" [src/enc.c:127]   --->   Operation 3999 'trunc' 'trunc_ln127_578' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4000 [1/1] (0.00ns)   --->   "%or_ln127_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_577, i1 %tmp_289" [src/enc.c:127]   --->   Operation 4000 'bitconcatenate' 'or_ln127_56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_145)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_56, i32 7" [src/enc.c:124]   --->   Operation 4001 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_145)   --->   "%xor_ln125_145 = xor i8 %z_56, i8 14" [src/enc.c:125]   --->   Operation 4002 'xor' 'xor_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4003 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_145 = select i1 %tmp_290, i8 %xor_ln125_145, i8 %z_56" [src/enc.c:124]   --->   Operation 4003 'select' 'select_ln124_145' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4004 [1/1] (0.00ns)   --->   "%trunc_ln127_579 = trunc i8 %select_ln124_145" [src/enc.c:127]   --->   Operation 4004 'trunc' 'trunc_ln127_579' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4005 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_145, i32 7" [src/enc.c:127]   --->   Operation 4005 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4006 [1/1] (0.00ns)   --->   "%x_assign_87 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_579, i1 %tmp_291" [src/enc.c:127]   --->   Operation 4006 'bitconcatenate' 'x_assign_87' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_146)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_145, i32 6" [src/enc.c:124]   --->   Operation 4007 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_146)   --->   "%xor_ln125_146 = xor i8 %x_assign_87, i8 14" [src/enc.c:125]   --->   Operation 4008 'xor' 'xor_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4009 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_146 = select i1 %tmp_292, i8 %xor_ln125_146, i8 %x_assign_87" [src/enc.c:124]   --->   Operation 4009 'select' 'select_ln124_146' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4010 [1/1] (0.00ns)   --->   "%trunc_ln127_580 = trunc i8 %select_ln124_146" [src/enc.c:127]   --->   Operation 4010 'trunc' 'trunc_ln127_580' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4011 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_146, i32 7" [src/enc.c:127]   --->   Operation 4011 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4012 [1/1] (0.00ns)   --->   "%or_ln127_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_580, i1 %tmp_293" [src/enc.c:127]   --->   Operation 4012 'bitconcatenate' 'or_ln127_57' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_147)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_140, i32 6" [src/enc.c:124]   --->   Operation 4013 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_147)   --->   "%xor_ln125_147 = xor i8 %x_assign_84, i8 14" [src/enc.c:125]   --->   Operation 4014 'xor' 'xor_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4015 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_147 = select i1 %tmp_294, i8 %xor_ln125_147, i8 %x_assign_84" [src/enc.c:124]   --->   Operation 4015 'select' 'select_ln124_147' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4016 [1/1] (0.00ns)   --->   "%trunc_ln127_581 = trunc i8 %select_ln124_147" [src/enc.c:127]   --->   Operation 4016 'trunc' 'trunc_ln127_581' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4017 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_147, i32 7" [src/enc.c:127]   --->   Operation 4017 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4018 [1/1] (0.00ns)   --->   "%or_ln127_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_581, i1 %tmp_295" [src/enc.c:127]   --->   Operation 4018 'bitconcatenate' 'or_ln127_58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%or_ln117_409 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_574, i1 %tmp_285" [src/enc.c:117]   --->   Operation 4019 'bitconcatenate' 'or_ln117_409' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%or_ln117_410 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_576, i1 %tmp_287" [src/enc.c:117]   --->   Operation 4020 'bitconcatenate' 'or_ln117_410' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_116)   --->   "%xor_ln117_1662 = xor i8 %x_assign_86, i8 %or_ln127_55" [src/enc.c:117]   --->   Operation 4021 'xor' 'xor_ln117_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%trunc_ln117_217 = trunc i8 %z_56" [src/enc.c:117]   --->   Operation 4022 'trunc' 'trunc_ln117_217' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%xor_ln117_1663 = xor i4 %or_ln117_410, i4 %or_ln117_409" [src/enc.c:117]   --->   Operation 4023 'xor' 'xor_ln117_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_116)   --->   "%xor_ln117_1664 = xor i8 %xor_ln117_1662, i8 %z_56" [src/enc.c:117]   --->   Operation 4024 'xor' 'xor_ln117_1664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%or_ln117_411 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_578, i1 %tmp_289" [src/enc.c:117]   --->   Operation 4025 'bitconcatenate' 'or_ln117_411' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_116)   --->   "%xor_ln117_1666 = xor i8 %xor_ln117_92, i8 %or_ln127_56" [src/enc.c:117]   --->   Operation 4026 'xor' 'xor_ln117_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%or_ln117_412 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_571, i1 %tmp_281" [src/enc.c:117]   --->   Operation 4027 'bitconcatenate' 'or_ln117_412' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%xor_ln117_1667 = xor i4 %xor_ln117_1665, i4 %or_ln117_411" [src/enc.c:117]   --->   Operation 4028 'xor' 'xor_ln117_1667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_116)   --->   "%xor_ln117_1668 = xor i8 %xor_ln117_1666, i8 %x_assign_84" [src/enc.c:117]   --->   Operation 4029 'xor' 'xor_ln117_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%xor_ln117_1669 = xor i4 %xor_ln117_1663, i4 %trunc_ln117_217" [src/enc.c:117]   --->   Operation 4030 'xor' 'xor_ln117_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2005)   --->   "%xor_ln117_1670 = xor i4 %xor_ln117_1667, i4 %or_ln117_412" [src/enc.c:117]   --->   Operation 4031 'xor' 'xor_ln117_1670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4032 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_116 = xor i8 %xor_ln117_1668, i8 %xor_ln117_1664" [src/enc.c:117]   --->   Operation 4032 'xor' 'xor_ln117_116' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_117)   --->   "%xor_ln117_1671 = xor i8 %x_assign_85, i8 %or_ln127_55" [src/enc.c:117]   --->   Operation 4033 'xor' 'xor_ln117_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_117)   --->   "%xor_ln117_1672 = xor i8 %xor_ln117_1671, i8 %z_57" [src/enc.c:117]   --->   Operation 4034 'xor' 'xor_ln117_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_117)   --->   "%xor_ln117_1673 = xor i8 %xor_ln117_93, i8 %or_ln127_56" [src/enc.c:117]   --->   Operation 4035 'xor' 'xor_ln117_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_117)   --->   "%xor_ln117_1674 = xor i8 %xor_ln117_1673, i8 %x_assign_87" [src/enc.c:117]   --->   Operation 4036 'xor' 'xor_ln117_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4037 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_117 = xor i8 %xor_ln117_1674, i8 %xor_ln117_1672" [src/enc.c:117]   --->   Operation 4037 'xor' 'xor_ln117_117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_118)   --->   "%xor_ln117_1675 = xor i8 %or_ln127_57, i8 %x_assign_86" [src/enc.c:117]   --->   Operation 4038 'xor' 'xor_ln117_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_118)   --->   "%xor_ln117_1676 = xor i8 %xor_ln117_1675, i8 %z_58" [src/enc.c:117]   --->   Operation 4039 'xor' 'xor_ln117_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_118)   --->   "%xor_ln117_1677 = xor i8 %xor_ln117_94, i8 %or_ln127_58" [src/enc.c:117]   --->   Operation 4040 'xor' 'xor_ln117_1677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_118)   --->   "%xor_ln117_1678 = xor i8 %xor_ln117_1677, i8 %x_assign_84" [src/enc.c:117]   --->   Operation 4041 'xor' 'xor_ln117_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4042 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_118 = xor i8 %xor_ln117_1678, i8 %xor_ln117_1676" [src/enc.c:117]   --->   Operation 4042 'xor' 'xor_ln117_118' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_119)   --->   "%xor_ln117_1679 = xor i8 %x_assign_85, i8 %or_ln127_57" [src/enc.c:117]   --->   Operation 4043 'xor' 'xor_ln117_1679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_119)   --->   "%xor_ln117_1680 = xor i8 %xor_ln117_1679, i8 %z_59" [src/enc.c:117]   --->   Operation 4044 'xor' 'xor_ln117_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_119)   --->   "%xor_ln117_1681 = xor i8 %x_assign_87, i8 %or_ln127_58" [src/enc.c:117]   --->   Operation 4045 'xor' 'xor_ln117_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_119)   --->   "%xor_ln117_1682 = xor i8 %xor_ln117_1681, i8 %xor_ln117_95" [src/enc.c:117]   --->   Operation 4046 'xor' 'xor_ln117_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4047 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_119 = xor i8 %xor_ln117_1682, i8 %xor_ln117_1680" [src/enc.c:117]   --->   Operation 4047 'xor' 'xor_ln117_119' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%trunc_ln127_668 = trunc i8 %select_ln124_168" [src/enc.c:127]   --->   Operation 4048 'trunc' 'trunc_ln127_668' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%trunc_ln127_669 = trunc i8 %select_ln124_168" [src/enc.c:127]   --->   Operation 4049 'trunc' 'trunc_ln127_669' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%trunc_ln127_674 = trunc i8 %select_ln124_170" [src/enc.c:127]   --->   Operation 4050 'trunc' 'trunc_ln127_674' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%trunc_ln127_675 = trunc i8 %select_ln124_170" [src/enc.c:127]   --->   Operation 4051 'trunc' 'trunc_ln127_675' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%trunc_ln127_676 = trunc i8 %select_ln124_170" [src/enc.c:127]   --->   Operation 4052 'trunc' 'trunc_ln127_676' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%trunc_ln127_677 = trunc i8 %select_ln124_170" [src/enc.c:127]   --->   Operation 4053 'trunc' 'trunc_ln127_677' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4054 [1/1] (0.00ns)   --->   "%or_ln127_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_671, i1 %tmp_341" [src/enc.c:127]   --->   Operation 4054 'bitconcatenate' 'or_ln127_67' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%trunc_ln127_683 = trunc i8 %select_ln124_171" [src/enc.c:127]   --->   Operation 4055 'trunc' 'trunc_ln127_683' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%trunc_ln127_684 = trunc i8 %select_ln124_171" [src/enc.c:127]   --->   Operation 4056 'trunc' 'trunc_ln127_684' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%trunc_ln127_690 = trunc i8 %select_ln124_172" [src/enc.c:127]   --->   Operation 4057 'trunc' 'trunc_ln127_690' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%trunc_ln127_691 = trunc i8 %select_ln124_172" [src/enc.c:127]   --->   Operation 4058 'trunc' 'trunc_ln127_691' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%trunc_ln127_696 = trunc i8 %select_ln124_174" [src/enc.c:127]   --->   Operation 4059 'trunc' 'trunc_ln127_696' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%trunc_ln127_697 = trunc i8 %select_ln124_174" [src/enc.c:127]   --->   Operation 4060 'trunc' 'trunc_ln127_697' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%trunc_ln127_698 = trunc i8 %select_ln124_174" [src/enc.c:127]   --->   Operation 4061 'trunc' 'trunc_ln127_698' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%trunc_ln127_699 = trunc i8 %select_ln124_174" [src/enc.c:127]   --->   Operation 4062 'trunc' 'trunc_ln127_699' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4063 [1/1] (0.00ns)   --->   "%or_ln127_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_693, i1 %tmp_349" [src/enc.c:127]   --->   Operation 4063 'bitconcatenate' 'or_ln127_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%trunc_ln127_702 = trunc i8 %select_ln124_175" [src/enc.c:127]   --->   Operation 4064 'trunc' 'trunc_ln127_702' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%trunc_ln127_703 = trunc i8 %select_ln124_175" [src/enc.c:127]   --->   Operation 4065 'trunc' 'trunc_ln127_703' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%or_ln117_477 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_677, i1 %tmp_341" [src/enc.c:117]   --->   Operation 4066 'bitconcatenate' 'or_ln117_477' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%or_ln117_478 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_691, i1 %tmp_345" [src/enc.c:117]   --->   Operation 4067 'bitconcatenate' 'or_ln117_478' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%or_ln117_479 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_676, i1 %tmp_341" [src/enc.c:117]   --->   Operation 4068 'bitconcatenate' 'or_ln117_479' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%or_ln117_480 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_690, i1 %tmp_345" [src/enc.c:117]   --->   Operation 4069 'bitconcatenate' 'or_ln117_480' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%or_ln117_481 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_675, i1 %tmp_341" [src/enc.c:117]   --->   Operation 4070 'bitconcatenate' 'or_ln117_481' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%or_ln117_483 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_674, i1 %tmp_341" [src/enc.c:117]   --->   Operation 4071 'bitconcatenate' 'or_ln117_483' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4072 [1/1] (0.00ns)   --->   "%or_ln117_485 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_673, i1 %tmp_341" [src/enc.c:117]   --->   Operation 4072 'bitconcatenate' 'or_ln117_485' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4073 [1/1] (0.00ns)   --->   "%or_ln117_487 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_672, i1 %tmp_341" [src/enc.c:117]   --->   Operation 4073 'bitconcatenate' 'or_ln117_487' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_140)   --->   "%xor_ln117_1860 = xor i8 %x_assign_103, i8 %or_ln127_67" [src/enc.c:117]   --->   Operation 4074 'xor' 'xor_ln117_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2031)   --->   "%trunc_ln117_247 = trunc i8 %z_68" [src/enc.c:117]   --->   Operation 4075 'trunc' 'trunc_ln117_247' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2031)   --->   "%xor_ln117_1861 = xor i7 %or_ln117_488, i7 %or_ln117_487" [src/enc.c:117]   --->   Operation 4076 'xor' 'xor_ln117_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2032)   --->   "%trunc_ln117_248 = trunc i8 %z_68" [src/enc.c:117]   --->   Operation 4077 'trunc' 'trunc_ln117_248' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2032)   --->   "%xor_ln117_1862 = xor i6 %or_ln117_486, i6 %or_ln117_485" [src/enc.c:117]   --->   Operation 4078 'xor' 'xor_ln117_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%trunc_ln117_249 = trunc i8 %z_68" [src/enc.c:117]   --->   Operation 4079 'trunc' 'trunc_ln117_249' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%xor_ln117_1863 = xor i5 %or_ln117_484, i5 %or_ln117_483" [src/enc.c:117]   --->   Operation 4080 'xor' 'xor_ln117_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%trunc_ln117_250 = trunc i8 %z_68" [src/enc.c:117]   --->   Operation 4081 'trunc' 'trunc_ln117_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%xor_ln117_1864 = xor i4 %or_ln117_482, i4 %or_ln117_481" [src/enc.c:117]   --->   Operation 4082 'xor' 'xor_ln117_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%trunc_ln117_251 = trunc i8 %z_68" [src/enc.c:117]   --->   Operation 4083 'trunc' 'trunc_ln117_251' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%xor_ln117_1865 = xor i3 %or_ln117_480, i3 %or_ln117_479" [src/enc.c:117]   --->   Operation 4084 'xor' 'xor_ln117_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%trunc_ln117_252 = trunc i8 %z_68" [src/enc.c:117]   --->   Operation 4085 'trunc' 'trunc_ln117_252' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%xor_ln117_1866 = xor i2 %or_ln117_478, i2 %or_ln117_477" [src/enc.c:117]   --->   Operation 4086 'xor' 'xor_ln117_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_140)   --->   "%xor_ln117_1867 = xor i8 %xor_ln117_1860, i8 %z_68" [src/enc.c:117]   --->   Operation 4087 'xor' 'xor_ln117_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%or_ln117_489 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_699, i1 %tmp_349" [src/enc.c:117]   --->   Operation 4088 'bitconcatenate' 'or_ln117_489' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%or_ln117_490 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_698, i1 %tmp_349" [src/enc.c:117]   --->   Operation 4089 'bitconcatenate' 'or_ln117_490' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%or_ln117_491 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_697, i1 %tmp_349" [src/enc.c:117]   --->   Operation 4090 'bitconcatenate' 'or_ln117_491' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%or_ln117_492 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_696, i1 %tmp_349" [src/enc.c:117]   --->   Operation 4091 'bitconcatenate' 'or_ln117_492' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4092 [1/1] (0.00ns)   --->   "%or_ln117_493 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_695, i1 %tmp_349" [src/enc.c:117]   --->   Operation 4092 'bitconcatenate' 'or_ln117_493' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4093 [1/1] (0.00ns)   --->   "%or_ln117_494 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_694, i1 %tmp_349" [src/enc.c:117]   --->   Operation 4093 'bitconcatenate' 'or_ln117_494' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_140)   --->   "%xor_ln117_1874 = xor i8 %xor_ln117_100, i8 %or_ln127_68" [src/enc.c:117]   --->   Operation 4094 'xor' 'xor_ln117_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2031)   --->   "%xor_ln117_1875 = xor i7 %xor_ln117_1873, i7 %or_ln117_494" [src/enc.c:117]   --->   Operation 4095 'xor' 'xor_ln117_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2032)   --->   "%xor_ln117_1876 = xor i6 %xor_ln117_1872, i6 %or_ln117_493" [src/enc.c:117]   --->   Operation 4096 'xor' 'xor_ln117_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%xor_ln117_1877 = xor i5 %xor_ln117_1871, i5 %or_ln117_492" [src/enc.c:117]   --->   Operation 4097 'xor' 'xor_ln117_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%xor_ln117_1878 = xor i4 %xor_ln117_1870, i4 %or_ln117_491" [src/enc.c:117]   --->   Operation 4098 'xor' 'xor_ln117_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%or_ln117_499 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_684, i1 %tmp_343" [src/enc.c:117]   --->   Operation 4099 'bitconcatenate' 'or_ln117_499' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%xor_ln117_1879 = xor i3 %xor_ln117_1869, i3 %or_ln117_490" [src/enc.c:117]   --->   Operation 4100 'xor' 'xor_ln117_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%or_ln117_500 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_683, i1 %tmp_343" [src/enc.c:117]   --->   Operation 4101 'bitconcatenate' 'or_ln117_500' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%xor_ln117_1880 = xor i2 %xor_ln117_1868, i2 %or_ln117_489" [src/enc.c:117]   --->   Operation 4102 'xor' 'xor_ln117_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_140)   --->   "%xor_ln117_1881 = xor i8 %xor_ln117_1874, i8 %x_assign_102" [src/enc.c:117]   --->   Operation 4103 'xor' 'xor_ln117_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%xor_ln117_1882 = xor i2 %xor_ln117_1866, i2 %trunc_ln117_252" [src/enc.c:117]   --->   Operation 4104 'xor' 'xor_ln117_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2036)   --->   "%xor_ln117_1883 = xor i2 %xor_ln117_1880, i2 %or_ln117_500" [src/enc.c:117]   --->   Operation 4105 'xor' 'xor_ln117_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%xor_ln117_1884 = xor i3 %xor_ln117_1865, i3 %trunc_ln117_251" [src/enc.c:117]   --->   Operation 4106 'xor' 'xor_ln117_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2035)   --->   "%xor_ln117_1885 = xor i3 %xor_ln117_1879, i3 %or_ln117_499" [src/enc.c:117]   --->   Operation 4107 'xor' 'xor_ln117_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%xor_ln117_1886 = xor i4 %xor_ln117_1864, i4 %trunc_ln117_250" [src/enc.c:117]   --->   Operation 4108 'xor' 'xor_ln117_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2034)   --->   "%xor_ln117_1887 = xor i4 %xor_ln117_1878, i4 %or_ln117_498" [src/enc.c:117]   --->   Operation 4109 'xor' 'xor_ln117_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%xor_ln117_1888 = xor i5 %xor_ln117_1863, i5 %trunc_ln117_249" [src/enc.c:117]   --->   Operation 4110 'xor' 'xor_ln117_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2033)   --->   "%xor_ln117_1889 = xor i5 %xor_ln117_1877, i5 %or_ln117_497" [src/enc.c:117]   --->   Operation 4111 'xor' 'xor_ln117_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2032)   --->   "%xor_ln117_1890 = xor i6 %xor_ln117_1862, i6 %trunc_ln117_248" [src/enc.c:117]   --->   Operation 4112 'xor' 'xor_ln117_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2032)   --->   "%xor_ln117_1891 = xor i6 %xor_ln117_1876, i6 %or_ln117_496" [src/enc.c:117]   --->   Operation 4113 'xor' 'xor_ln117_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2031)   --->   "%xor_ln117_1892 = xor i7 %xor_ln117_1861, i7 %trunc_ln117_247" [src/enc.c:117]   --->   Operation 4114 'xor' 'xor_ln117_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2031)   --->   "%xor_ln117_1893 = xor i7 %xor_ln117_1875, i7 %or_ln117_495" [src/enc.c:117]   --->   Operation 4115 'xor' 'xor_ln117_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4116 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_140 = xor i8 %xor_ln117_1881, i8 %xor_ln117_1867" [src/enc.c:117]   --->   Operation 4116 'xor' 'xor_ln117_140' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%or_ln117_509 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_669, i1 %tmp_337" [src/enc.c:117]   --->   Operation 4117 'bitconcatenate' 'or_ln117_509' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%or_ln117_510 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_668, i1 %tmp_337" [src/enc.c:117]   --->   Operation 4118 'bitconcatenate' 'or_ln117_510' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_142)   --->   "%xor_ln117_1923 = xor i8 %x_assign_100, i8 %or_ln127_67" [src/enc.c:117]   --->   Operation 4119 'xor' 'xor_ln117_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2102)   --->   "%trunc_ln117_258 = trunc i8 %z_70" [src/enc.c:117]   --->   Operation 4120 'trunc' 'trunc_ln117_258' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2102)   --->   "%xor_ln117_1924 = xor i1 %tmp_337, i1 %tmp_341" [src/enc.c:117]   --->   Operation 4121 'xor' 'xor_ln117_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%trunc_ln117_259 = trunc i8 %z_70" [src/enc.c:117]   --->   Operation 4122 'trunc' 'trunc_ln117_259' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%xor_ln117_1925 = xor i7 %or_ln117_510, i7 %or_ln117_487" [src/enc.c:117]   --->   Operation 4123 'xor' 'xor_ln117_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%trunc_ln117_260 = trunc i8 %z_70" [src/enc.c:117]   --->   Operation 4124 'trunc' 'trunc_ln117_260' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%xor_ln117_1926 = xor i6 %or_ln117_509, i6 %or_ln117_485" [src/enc.c:117]   --->   Operation 4125 'xor' 'xor_ln117_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_142)   --->   "%xor_ln117_1927 = xor i8 %xor_ln117_1923, i8 %z_70" [src/enc.c:117]   --->   Operation 4126 'xor' 'xor_ln117_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%or_ln117_511 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_703, i1 %tmp_351" [src/enc.c:117]   --->   Operation 4127 'bitconcatenate' 'or_ln117_511' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%or_ln117_512 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_702, i1 %tmp_351" [src/enc.c:117]   --->   Operation 4128 'bitconcatenate' 'or_ln117_512' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_142)   --->   "%xor_ln117_1928 = xor i8 %x_assign_105, i8 %or_ln127_68" [src/enc.c:117]   --->   Operation 4129 'xor' 'xor_ln117_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2102)   --->   "%xor_ln117_1930 = xor i1 %tmp_351, i1 %tmp_349" [src/enc.c:117]   --->   Operation 4130 'xor' 'xor_ln117_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%xor_ln117_1932 = xor i7 %or_ln117_512, i7 %or_ln117_494" [src/enc.c:117]   --->   Operation 4131 'xor' 'xor_ln117_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%xor_ln117_1934 = xor i6 %or_ln117_511, i6 %or_ln117_493" [src/enc.c:117]   --->   Operation 4132 'xor' 'xor_ln117_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_142)   --->   "%xor_ln117_1935 = xor i8 %xor_ln117_1928, i8 %xor_ln117_102" [src/enc.c:117]   --->   Operation 4133 'xor' 'xor_ln117_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%xor_ln117_1936 = xor i6 %xor_ln117_1926, i6 %trunc_ln117_260" [src/enc.c:117]   --->   Operation 4134 'xor' 'xor_ln117_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2104)   --->   "%xor_ln117_1937 = xor i6 %xor_ln117_1934, i6 %xor_ln117_1933" [src/enc.c:117]   --->   Operation 4135 'xor' 'xor_ln117_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%xor_ln117_1938 = xor i7 %xor_ln117_1925, i7 %trunc_ln117_259" [src/enc.c:117]   --->   Operation 4136 'xor' 'xor_ln117_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2103)   --->   "%xor_ln117_1939 = xor i7 %xor_ln117_1932, i7 %xor_ln117_1931" [src/enc.c:117]   --->   Operation 4137 'xor' 'xor_ln117_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2102)   --->   "%xor_ln117_1940 = xor i1 %xor_ln117_1924, i1 %trunc_ln117_258" [src/enc.c:117]   --->   Operation 4138 'xor' 'xor_ln117_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2102)   --->   "%xor_ln117_1941 = xor i1 %xor_ln117_1930, i1 %xor_ln117_1929" [src/enc.c:117]   --->   Operation 4139 'xor' 'xor_ln117_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4140 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_142 = xor i8 %xor_ln117_1935, i8 %xor_ln117_1927" [src/enc.c:117]   --->   Operation 4140 'xor' 'xor_ln117_142' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4141 [1/1] (0.99ns)   --->   "%xor_ln117_153 = xor i8 %xor_ln117_141, i8 116" [src/enc.c:117]   --->   Operation 4141 'xor' 'xor_ln117_153' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4142 [1/1] (0.99ns)   --->   "%xor_ln117_155 = xor i8 %xor_ln117_143, i8 252" [src/enc.c:117]   --->   Operation 4142 'xor' 'xor_ln117_155' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4143 [1/1] (0.00ns)   --->   "%zext_ln167_9 = zext i8 %xor_ln117_153" [src/enc.c:167->src/enc.c:188]   --->   Operation 4143 'zext' 'zext_ln167_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4144 [1/1] (0.00ns)   --->   "%clefia_s0_addr_38 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_9" [src/enc.c:167->src/enc.c:188]   --->   Operation 4144 'getelementptr' 'clefia_s0_addr_38' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4145 [2/2] (3.25ns)   --->   "%z_77 = load i8 %clefia_s0_addr_38" [src/enc.c:167->src/enc.c:188]   --->   Operation 4145 'load' 'z_77' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 4146 [1/1] (0.00ns)   --->   "%zext_ln169_9 = zext i8 %xor_ln117_155" [src/enc.c:169->src/enc.c:188]   --->   Operation 4146 'zext' 'zext_ln169_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4147 [1/1] (0.00ns)   --->   "%clefia_s0_addr_39 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_9" [src/enc.c:169->src/enc.c:188]   --->   Operation 4147 'getelementptr' 'clefia_s0_addr_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4148 [2/2] (3.25ns)   --->   "%z_79 = load i8 %clefia_s0_addr_39" [src/enc.c:169->src/enc.c:188]   --->   Operation 4148 'load' 'z_79' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 4149 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2005 = xor i4 %xor_ln117_1670, i4 %xor_ln117_1669" [src/enc.c:117]   --->   Operation 4149 'xor' 'xor_ln117_2005' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4150 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2031 = xor i7 %xor_ln117_1893, i7 %xor_ln117_1892" [src/enc.c:117]   --->   Operation 4150 'xor' 'xor_ln117_2031' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4151 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2032 = xor i6 %xor_ln117_1891, i6 %xor_ln117_1890" [src/enc.c:117]   --->   Operation 4151 'xor' 'xor_ln117_2032' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4152 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2033 = xor i5 %xor_ln117_1889, i5 %xor_ln117_1888" [src/enc.c:117]   --->   Operation 4152 'xor' 'xor_ln117_2033' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4153 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2034 = xor i4 %xor_ln117_1887, i4 %xor_ln117_1886" [src/enc.c:117]   --->   Operation 4153 'xor' 'xor_ln117_2034' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4154 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2035 = xor i3 %xor_ln117_1885, i3 %xor_ln117_1884" [src/enc.c:117]   --->   Operation 4154 'xor' 'xor_ln117_2035' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4155 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2036 = xor i2 %xor_ln117_1883, i2 %xor_ln117_1882" [src/enc.c:117]   --->   Operation 4155 'xor' 'xor_ln117_2036' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4156 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2102 = xor i1 %xor_ln117_1941, i1 %xor_ln117_1940" [src/enc.c:117]   --->   Operation 4156 'xor' 'xor_ln117_2102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4157 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2103 = xor i7 %xor_ln117_1939, i7 %xor_ln117_1938" [src/enc.c:117]   --->   Operation 4157 'xor' 'xor_ln117_2103' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4158 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2104 = xor i6 %xor_ln117_1937, i6 %xor_ln117_1936" [src/enc.c:117]   --->   Operation 4158 'xor' 'xor_ln117_2104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4159 [1/2] (2.32ns)   --->   "%skey_load_25 = load i5 %skey_addr_9" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4159 'load' 'skey_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_38 : Operation 4160 [2/2] (2.32ns)   --->   "%skey_load_26 = load i5 %skey_addr_10" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4160 'load' 'skey_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 6.99>
ST_39 : Operation 4161 [1/1] (0.99ns)   --->   "%xor_ln117_152 = xor i8 %xor_ln117_140, i8 39" [src/enc.c:117]   --->   Operation 4161 'xor' 'xor_ln117_152' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4162 [1/1] (0.99ns)   --->   "%xor_ln117_154 = xor i8 %xor_ln117_142, i8 180" [src/enc.c:117]   --->   Operation 4162 'xor' 'xor_ln117_154' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4163 [1/1] (0.00ns)   --->   "%zext_ln166_9 = zext i8 %xor_ln117_152" [src/enc.c:166->src/enc.c:188]   --->   Operation 4163 'zext' 'zext_ln166_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4164 [1/1] (0.00ns)   --->   "%clefia_s1_addr_38 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_9" [src/enc.c:166->src/enc.c:188]   --->   Operation 4164 'getelementptr' 'clefia_s1_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4165 [2/2] (3.25ns)   --->   "%z_76 = load i8 %clefia_s1_addr_38" [src/enc.c:166->src/enc.c:188]   --->   Operation 4165 'load' 'z_76' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 4166 [1/2] (3.25ns)   --->   "%z_77 = load i8 %clefia_s0_addr_38" [src/enc.c:167->src/enc.c:188]   --->   Operation 4166 'load' 'z_77' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 4167 [1/1] (0.00ns)   --->   "%zext_ln168_9 = zext i8 %xor_ln117_154" [src/enc.c:168->src/enc.c:188]   --->   Operation 4167 'zext' 'zext_ln168_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4168 [1/1] (0.00ns)   --->   "%clefia_s1_addr_39 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_9" [src/enc.c:168->src/enc.c:188]   --->   Operation 4168 'getelementptr' 'clefia_s1_addr_39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4169 [2/2] (3.25ns)   --->   "%z_78 = load i8 %clefia_s1_addr_39" [src/enc.c:168->src/enc.c:188]   --->   Operation 4169 'load' 'z_78' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 4170 [1/2] (3.25ns)   --->   "%z_79 = load i8 %clefia_s0_addr_39" [src/enc.c:169->src/enc.c:188]   --->   Operation 4170 'load' 'z_79' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_188)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_77, i32 7" [src/enc.c:124]   --->   Operation 4171 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_188)   --->   "%xor_ln125_188 = xor i8 %z_77, i8 14" [src/enc.c:125]   --->   Operation 4172 'xor' 'xor_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4173 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_188 = select i1 %tmp_376, i8 %xor_ln125_188, i8 %z_77" [src/enc.c:124]   --->   Operation 4173 'select' 'select_ln124_188' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4174 [1/1] (0.00ns)   --->   "%trunc_ln127_744 = trunc i8 %select_ln124_188" [src/enc.c:127]   --->   Operation 4174 'trunc' 'trunc_ln127_744' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_188, i32 7" [src/enc.c:127]   --->   Operation 4175 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4176 [1/1] (0.00ns)   --->   "%x_assign_112 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_744, i1 %tmp_377" [src/enc.c:127]   --->   Operation 4176 'bitconcatenate' 'x_assign_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_189)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_188, i32 6" [src/enc.c:124]   --->   Operation 4177 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_189)   --->   "%xor_ln125_189 = xor i8 %x_assign_112, i8 14" [src/enc.c:125]   --->   Operation 4178 'xor' 'xor_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4179 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_189 = select i1 %tmp_378, i8 %xor_ln125_189, i8 %x_assign_112" [src/enc.c:124]   --->   Operation 4179 'select' 'select_ln124_189' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4180 [1/1] (0.00ns)   --->   "%trunc_ln127_745 = trunc i8 %select_ln124_189" [src/enc.c:127]   --->   Operation 4180 'trunc' 'trunc_ln127_745' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4181 [1/1] (0.00ns)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_189, i32 7" [src/enc.c:127]   --->   Operation 4181 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4182 [1/1] (0.00ns)   --->   "%x_assign_113 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_745, i1 %tmp_379" [src/enc.c:127]   --->   Operation 4182 'bitconcatenate' 'x_assign_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_190)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_189, i32 6" [src/enc.c:124]   --->   Operation 4183 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_190)   --->   "%xor_ln125_190 = xor i8 %x_assign_113, i8 14" [src/enc.c:125]   --->   Operation 4184 'xor' 'xor_ln125_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4185 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_190 = select i1 %tmp_380, i8 %xor_ln125_190, i8 %x_assign_113" [src/enc.c:124]   --->   Operation 4185 'select' 'select_ln124_190' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4186 [1/1] (0.00ns)   --->   "%trunc_ln127_746 = trunc i8 %select_ln124_190" [src/enc.c:127]   --->   Operation 4186 'trunc' 'trunc_ln127_746' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4187 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_190, i32 7" [src/enc.c:127]   --->   Operation 4187 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_192)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_79, i32 7" [src/enc.c:124]   --->   Operation 4188 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_192)   --->   "%xor_ln125_192 = xor i8 %z_79, i8 14" [src/enc.c:125]   --->   Operation 4189 'xor' 'xor_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4190 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_192 = select i1 %tmp_384, i8 %xor_ln125_192, i8 %z_79" [src/enc.c:124]   --->   Operation 4190 'select' 'select_ln124_192' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4191 [1/1] (0.00ns)   --->   "%trunc_ln127_750 = trunc i8 %select_ln124_192" [src/enc.c:127]   --->   Operation 4191 'trunc' 'trunc_ln127_750' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4192 [1/1] (0.00ns)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_192, i32 7" [src/enc.c:127]   --->   Operation 4192 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4193 [1/1] (0.00ns)   --->   "%x_assign_115 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_750, i1 %tmp_385" [src/enc.c:127]   --->   Operation 4193 'bitconcatenate' 'x_assign_115' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_193)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_192, i32 6" [src/enc.c:124]   --->   Operation 4194 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_193)   --->   "%xor_ln125_193 = xor i8 %x_assign_115, i8 14" [src/enc.c:125]   --->   Operation 4195 'xor' 'xor_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4196 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_193 = select i1 %tmp_386, i8 %xor_ln125_193, i8 %x_assign_115" [src/enc.c:124]   --->   Operation 4196 'select' 'select_ln124_193' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4197 [1/1] (0.00ns)   --->   "%trunc_ln127_752 = trunc i8 %select_ln124_193" [src/enc.c:127]   --->   Operation 4197 'trunc' 'trunc_ln127_752' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4198 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_193, i32 7" [src/enc.c:127]   --->   Operation 4198 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4199 [1/1] (0.00ns)   --->   "%x_assign_116 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_752, i1 %tmp_387" [src/enc.c:127]   --->   Operation 4199 'bitconcatenate' 'x_assign_116' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_194)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_193, i32 6" [src/enc.c:124]   --->   Operation 4200 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_194)   --->   "%xor_ln125_194 = xor i8 %x_assign_116, i8 14" [src/enc.c:125]   --->   Operation 4201 'xor' 'xor_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4202 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_194 = select i1 %tmp_388, i8 %xor_ln125_194, i8 %x_assign_116" [src/enc.c:124]   --->   Operation 4202 'select' 'select_ln124_194' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4203 [1/1] (0.00ns)   --->   "%trunc_ln127_753 = trunc i8 %select_ln124_194" [src/enc.c:127]   --->   Operation 4203 'trunc' 'trunc_ln127_753' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4204 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_194, i32 7" [src/enc.c:127]   --->   Operation 4204 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4205 [1/2] (2.32ns)   --->   "%skey_load_26 = load i5 %skey_addr_10" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4205 'load' 'skey_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 4206 [2/2] (2.32ns)   --->   "%skey_load_27 = load i5 %skey_addr_11" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4206 'load' 'skey_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 40 <SV = 39> <Delay = 6.99>
ST_40 : Operation 4207 [1/1] (0.99ns)   --->   "%xor_ln117_128 = xor i8 %xor_ln117_116, i8 230" [src/enc.c:117]   --->   Operation 4207 'xor' 'xor_ln117_128' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4208 [1/1] (0.99ns)   --->   "%xor_ln117_129 = xor i8 %xor_ln117_117, i8 184" [src/enc.c:117]   --->   Operation 4208 'xor' 'xor_ln117_129' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4209 [1/1] (0.99ns)   --->   "%xor_ln117_130 = xor i8 %xor_ln117_118, i8 93" [src/enc.c:117]   --->   Operation 4209 'xor' 'xor_ln117_130' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4210 [1/1] (0.99ns)   --->   "%xor_ln117_131 = xor i8 %xor_ln117_119, i8 77" [src/enc.c:117]   --->   Operation 4210 'xor' 'xor_ln117_131' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4211 [1/1] (0.00ns)   --->   "%zext_ln143_8 = zext i8 %xor_ln117_128" [src/enc.c:143->src/enc.c:187]   --->   Operation 4211 'zext' 'zext_ln143_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4212 [1/1] (0.00ns)   --->   "%clefia_s0_addr_32 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_8" [src/enc.c:143->src/enc.c:187]   --->   Operation 4212 'getelementptr' 'clefia_s0_addr_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4213 [2/2] (3.25ns)   --->   "%z_64 = load i8 %clefia_s0_addr_32" [src/enc.c:143->src/enc.c:187]   --->   Operation 4213 'load' 'z_64' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 4214 [1/1] (0.00ns)   --->   "%zext_ln144_8 = zext i8 %xor_ln117_129" [src/enc.c:144->src/enc.c:187]   --->   Operation 4214 'zext' 'zext_ln144_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4215 [1/1] (0.00ns)   --->   "%clefia_s1_addr_32 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_8" [src/enc.c:144->src/enc.c:187]   --->   Operation 4215 'getelementptr' 'clefia_s1_addr_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4216 [2/2] (3.25ns)   --->   "%z_65 = load i8 %clefia_s1_addr_32" [src/enc.c:144->src/enc.c:187]   --->   Operation 4216 'load' 'z_65' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 4217 [1/1] (0.00ns)   --->   "%zext_ln145_8 = zext i8 %xor_ln117_130" [src/enc.c:145->src/enc.c:187]   --->   Operation 4217 'zext' 'zext_ln145_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4218 [1/1] (0.00ns)   --->   "%clefia_s0_addr_33 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_8" [src/enc.c:145->src/enc.c:187]   --->   Operation 4218 'getelementptr' 'clefia_s0_addr_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4219 [2/2] (3.25ns)   --->   "%z_66 = load i8 %clefia_s0_addr_33" [src/enc.c:145->src/enc.c:187]   --->   Operation 4219 'load' 'z_66' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 4220 [1/1] (0.00ns)   --->   "%zext_ln146_8 = zext i8 %xor_ln117_131" [src/enc.c:146->src/enc.c:187]   --->   Operation 4220 'zext' 'zext_ln146_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4221 [1/1] (0.00ns)   --->   "%clefia_s1_addr_33 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_8" [src/enc.c:146->src/enc.c:187]   --->   Operation 4221 'getelementptr' 'clefia_s1_addr_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4222 [2/2] (3.25ns)   --->   "%z_67 = load i8 %clefia_s1_addr_33" [src/enc.c:146->src/enc.c:187]   --->   Operation 4222 'load' 'z_67' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 4223 [1/2] (3.25ns)   --->   "%z_76 = load i8 %clefia_s1_addr_38" [src/enc.c:166->src/enc.c:188]   --->   Operation 4223 'load' 'z_76' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 4224 [1/2] (3.25ns)   --->   "%z_78 = load i8 %clefia_s1_addr_39" [src/enc.c:168->src/enc.c:188]   --->   Operation 4224 'load' 'z_78' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%trunc_ln127_747 = trunc i8 %select_ln124_190" [src/enc.c:127]   --->   Operation 4225 'trunc' 'trunc_ln127_747' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4226 [1/1] (0.00ns)   --->   "%or_ln127_75 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_746, i1 %tmp_381" [src/enc.c:127]   --->   Operation 4226 'bitconcatenate' 'or_ln127_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_191)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_78, i32 7" [src/enc.c:124]   --->   Operation 4227 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_191)   --->   "%xor_ln125_191 = xor i8 %z_78, i8 14" [src/enc.c:125]   --->   Operation 4228 'xor' 'xor_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4229 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_191 = select i1 %tmp_382, i8 %xor_ln125_191, i8 %z_78" [src/enc.c:124]   --->   Operation 4229 'select' 'select_ln124_191' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4230 [1/1] (0.00ns)   --->   "%trunc_ln127_748 = trunc i8 %select_ln124_191" [src/enc.c:127]   --->   Operation 4230 'trunc' 'trunc_ln127_748' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4231 [1/1] (0.00ns)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_191, i32 7" [src/enc.c:127]   --->   Operation 4231 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%trunc_ln127_749 = trunc i8 %select_ln124_191" [src/enc.c:127]   --->   Operation 4232 'trunc' 'trunc_ln127_749' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4233 [1/1] (0.00ns)   --->   "%x_assign_114 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_748, i1 %tmp_383" [src/enc.c:127]   --->   Operation 4233 'bitconcatenate' 'x_assign_114' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%trunc_ln127_751 = trunc i8 %select_ln124_192" [src/enc.c:127]   --->   Operation 4234 'trunc' 'trunc_ln127_751' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%trunc_ln127_754 = trunc i8 %select_ln124_194" [src/enc.c:127]   --->   Operation 4235 'trunc' 'trunc_ln127_754' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4236 [1/1] (0.00ns)   --->   "%or_ln127_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_753, i1 %tmp_389" [src/enc.c:127]   --->   Operation 4236 'bitconcatenate' 'or_ln127_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_195)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_76, i32 7" [src/enc.c:124]   --->   Operation 4237 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_195)   --->   "%xor_ln125_195 = xor i8 %z_76, i8 14" [src/enc.c:125]   --->   Operation 4238 'xor' 'xor_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4239 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_195 = select i1 %tmp_390, i8 %xor_ln125_195, i8 %z_76" [src/enc.c:124]   --->   Operation 4239 'select' 'select_ln124_195' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4240 [1/1] (0.00ns)   --->   "%trunc_ln127_755 = trunc i8 %select_ln124_195" [src/enc.c:127]   --->   Operation 4240 'trunc' 'trunc_ln127_755' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4241 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_195, i32 7" [src/enc.c:127]   --->   Operation 4241 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4242 [1/1] (0.00ns)   --->   "%x_assign_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_755, i1 %tmp_391" [src/enc.c:127]   --->   Operation 4242 'bitconcatenate' 'x_assign_117' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_196)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_195, i32 6" [src/enc.c:124]   --->   Operation 4243 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_196)   --->   "%xor_ln125_196 = xor i8 %x_assign_117, i8 14" [src/enc.c:125]   --->   Operation 4244 'xor' 'xor_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4245 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_196 = select i1 %tmp_392, i8 %xor_ln125_196, i8 %x_assign_117" [src/enc.c:124]   --->   Operation 4245 'select' 'select_ln124_196' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4246 [1/1] (0.00ns)   --->   "%trunc_ln127_756 = trunc i8 %select_ln124_196" [src/enc.c:127]   --->   Operation 4246 'trunc' 'trunc_ln127_756' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4247 [1/1] (0.00ns)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_196, i32 7" [src/enc.c:127]   --->   Operation 4247 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4248 [1/1] (0.00ns)   --->   "%x_assign_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_756, i1 %tmp_393" [src/enc.c:127]   --->   Operation 4248 'bitconcatenate' 'x_assign_118' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_197)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_196, i32 6" [src/enc.c:124]   --->   Operation 4249 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_197)   --->   "%xor_ln125_197 = xor i8 %x_assign_118, i8 14" [src/enc.c:125]   --->   Operation 4250 'xor' 'xor_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4251 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_197 = select i1 %tmp_394, i8 %xor_ln125_197, i8 %x_assign_118" [src/enc.c:124]   --->   Operation 4251 'select' 'select_ln124_197' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4252 [1/1] (0.00ns)   --->   "%trunc_ln127_757 = trunc i8 %select_ln124_197" [src/enc.c:127]   --->   Operation 4252 'trunc' 'trunc_ln127_757' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4253 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_197, i32 7" [src/enc.c:127]   --->   Operation 4253 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_198)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_191, i32 6" [src/enc.c:124]   --->   Operation 4254 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_198)   --->   "%xor_ln125_198 = xor i8 %x_assign_114, i8 14" [src/enc.c:125]   --->   Operation 4255 'xor' 'xor_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4256 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_198 = select i1 %tmp_396, i8 %xor_ln125_198, i8 %x_assign_114" [src/enc.c:124]   --->   Operation 4256 'select' 'select_ln124_198' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4257 [1/1] (0.00ns)   --->   "%trunc_ln127_758 = trunc i8 %select_ln124_198" [src/enc.c:127]   --->   Operation 4257 'trunc' 'trunc_ln127_758' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4258 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_198, i32 7" [src/enc.c:127]   --->   Operation 4258 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4259 [1/1] (0.00ns)   --->   "%x_assign_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_758, i1 %tmp_397" [src/enc.c:127]   --->   Operation 4259 'bitconcatenate' 'x_assign_119' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_199)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_198, i32 6" [src/enc.c:124]   --->   Operation 4260 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_199)   --->   "%xor_ln125_199 = xor i8 %x_assign_119, i8 14" [src/enc.c:125]   --->   Operation 4261 'xor' 'xor_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4262 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_199 = select i1 %tmp_398, i8 %xor_ln125_199, i8 %x_assign_119" [src/enc.c:124]   --->   Operation 4262 'select' 'select_ln124_199' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4263 [1/1] (0.00ns)   --->   "%trunc_ln127_759 = trunc i8 %select_ln124_199" [src/enc.c:127]   --->   Operation 4263 'trunc' 'trunc_ln127_759' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4264 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_199, i32 7" [src/enc.c:127]   --->   Operation 4264 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%or_ln117_535 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_747, i1 %tmp_381" [src/enc.c:117]   --->   Operation 4265 'bitconcatenate' 'or_ln117_535' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%or_ln117_536 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_751, i1 %tmp_385" [src/enc.c:117]   --->   Operation 4266 'bitconcatenate' 'or_ln117_536' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_156)   --->   "%xor_ln117_2002 = xor i8 %x_assign_115, i8 %or_ln127_75" [src/enc.c:117]   --->   Operation 4267 'xor' 'xor_ln117_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%trunc_ln117_269 = trunc i8 %z_76" [src/enc.c:117]   --->   Operation 4268 'trunc' 'trunc_ln117_269' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%xor_ln117_2003 = xor i4 %or_ln117_536, i4 %or_ln117_535" [src/enc.c:117]   --->   Operation 4269 'xor' 'xor_ln117_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_156)   --->   "%xor_ln117_2004 = xor i8 %xor_ln117_2002, i8 %z_76" [src/enc.c:117]   --->   Operation 4270 'xor' 'xor_ln117_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%or_ln117_537 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_754, i1 %tmp_389" [src/enc.c:117]   --->   Operation 4271 'bitconcatenate' 'or_ln117_537' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_156)   --->   "%xor_ln117_2006 = xor i8 %xor_ln117_116, i8 %or_ln127_76" [src/enc.c:117]   --->   Operation 4272 'xor' 'xor_ln117_2006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%or_ln117_538 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_749, i1 %tmp_383" [src/enc.c:117]   --->   Operation 4273 'bitconcatenate' 'or_ln117_538' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%xor_ln117_2007 = xor i4 %xor_ln117_2005, i4 %or_ln117_537" [src/enc.c:117]   --->   Operation 4274 'xor' 'xor_ln117_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_156)   --->   "%xor_ln117_2008 = xor i8 %xor_ln117_2006, i8 %x_assign_114" [src/enc.c:117]   --->   Operation 4275 'xor' 'xor_ln117_2008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%xor_ln117_2009 = xor i4 %xor_ln117_2003, i4 %trunc_ln117_269" [src/enc.c:117]   --->   Operation 4276 'xor' 'xor_ln117_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2280)   --->   "%xor_ln117_2010 = xor i4 %xor_ln117_2007, i4 %or_ln117_538" [src/enc.c:117]   --->   Operation 4277 'xor' 'xor_ln117_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4278 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_156 = xor i8 %xor_ln117_2008, i8 %xor_ln117_2004" [src/enc.c:117]   --->   Operation 4278 'xor' 'xor_ln117_156' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_158)   --->   "%xor_ln117_2015 = xor i8 %x_assign_112, i8 %or_ln127_75" [src/enc.c:117]   --->   Operation 4279 'xor' 'xor_ln117_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_158)   --->   "%xor_ln117_2016 = xor i8 %xor_ln117_2015, i8 %z_78" [src/enc.c:117]   --->   Operation 4280 'xor' 'xor_ln117_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_158)   --->   "%xor_ln117_2017 = xor i8 %x_assign_117, i8 %or_ln127_76" [src/enc.c:117]   --->   Operation 4281 'xor' 'xor_ln117_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_158)   --->   "%xor_ln117_2018 = xor i8 %xor_ln117_2017, i8 %xor_ln117_118" [src/enc.c:117]   --->   Operation 4282 'xor' 'xor_ln117_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4283 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_158 = xor i8 %xor_ln117_2018, i8 %xor_ln117_2016" [src/enc.c:117]   --->   Operation 4283 'xor' 'xor_ln117_158' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4284 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2280 = xor i4 %xor_ln117_2010, i4 %xor_ln117_2009" [src/enc.c:117]   --->   Operation 4284 'xor' 'xor_ln117_2280' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4285 [1/2] (2.32ns)   --->   "%skey_load_27 = load i5 %skey_addr_11" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4285 'load' 'skey_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 4286 [2/2] (2.32ns)   --->   "%skey_load_28 = load i5 %skey_addr_12" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4286 'load' 'skey_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 41 <SV = 40> <Delay = 6.74>
ST_41 : Operation 4287 [1/2] (3.25ns)   --->   "%z_64 = load i8 %clefia_s0_addr_32" [src/enc.c:143->src/enc.c:187]   --->   Operation 4287 'load' 'z_64' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 4288 [1/2] (3.25ns)   --->   "%z_65 = load i8 %clefia_s1_addr_32" [src/enc.c:144->src/enc.c:187]   --->   Operation 4288 'load' 'z_65' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 4289 [1/2] (3.25ns)   --->   "%z_66 = load i8 %clefia_s0_addr_33" [src/enc.c:145->src/enc.c:187]   --->   Operation 4289 'load' 'z_66' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 4290 [1/2] (3.25ns)   --->   "%z_67 = load i8 %clefia_s1_addr_33" [src/enc.c:146->src/enc.c:187]   --->   Operation 4290 'load' 'z_67' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_160)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_65, i32 7" [src/enc.c:124]   --->   Operation 4291 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_160)   --->   "%xor_ln125_160 = xor i8 %z_65, i8 14" [src/enc.c:125]   --->   Operation 4292 'xor' 'xor_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4293 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_160 = select i1 %tmp_320, i8 %xor_ln125_160, i8 %z_65" [src/enc.c:124]   --->   Operation 4293 'select' 'select_ln124_160' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4294 [1/1] (0.00ns)   --->   "%trunc_ln127_612 = trunc i8 %select_ln124_160" [src/enc.c:127]   --->   Operation 4294 'trunc' 'trunc_ln127_612' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4295 [1/1] (0.00ns)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_160, i32 7" [src/enc.c:127]   --->   Operation 4295 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4296 [1/1] (0.00ns)   --->   "%trunc_ln127_613 = trunc i8 %select_ln124_160" [src/enc.c:127]   --->   Operation 4296 'trunc' 'trunc_ln127_613' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4297 [1/1] (0.00ns)   --->   "%trunc_ln127_614 = trunc i8 %select_ln124_160" [src/enc.c:127]   --->   Operation 4297 'trunc' 'trunc_ln127_614' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4298 [1/1] (0.00ns)   --->   "%trunc_ln127_615 = trunc i8 %select_ln124_160" [src/enc.c:127]   --->   Operation 4298 'trunc' 'trunc_ln127_615' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4299 [1/1] (0.00ns)   --->   "%trunc_ln127_616 = trunc i8 %select_ln124_160" [src/enc.c:127]   --->   Operation 4299 'trunc' 'trunc_ln127_616' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4300 [1/1] (0.00ns)   --->   "%trunc_ln127_617 = trunc i8 %select_ln124_160" [src/enc.c:127]   --->   Operation 4300 'trunc' 'trunc_ln127_617' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%trunc_ln127_618 = trunc i8 %select_ln124_160" [src/enc.c:127]   --->   Operation 4301 'trunc' 'trunc_ln127_618' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4302 [1/1] (0.00ns)   --->   "%x_assign_96 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_612, i1 %tmp_321" [src/enc.c:127]   --->   Operation 4302 'bitconcatenate' 'x_assign_96' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_161)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_66, i32 7" [src/enc.c:124]   --->   Operation 4303 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_161)   --->   "%xor_ln125_161 = xor i8 %z_66, i8 14" [src/enc.c:125]   --->   Operation 4304 'xor' 'xor_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4305 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_161 = select i1 %tmp_322, i8 %xor_ln125_161, i8 %z_66" [src/enc.c:124]   --->   Operation 4305 'select' 'select_ln124_161' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4306 [1/1] (0.00ns)   --->   "%trunc_ln127_619 = trunc i8 %select_ln124_161" [src/enc.c:127]   --->   Operation 4306 'trunc' 'trunc_ln127_619' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4307 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_161, i32 7" [src/enc.c:127]   --->   Operation 4307 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4308 [1/1] (0.00ns)   --->   "%trunc_ln127_620 = trunc i8 %select_ln124_161" [src/enc.c:127]   --->   Operation 4308 'trunc' 'trunc_ln127_620' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4309 [1/1] (0.00ns)   --->   "%trunc_ln127_621 = trunc i8 %select_ln124_161" [src/enc.c:127]   --->   Operation 4309 'trunc' 'trunc_ln127_621' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4310 [1/1] (0.00ns)   --->   "%trunc_ln127_622 = trunc i8 %select_ln124_161" [src/enc.c:127]   --->   Operation 4310 'trunc' 'trunc_ln127_622' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4311 [1/1] (0.00ns)   --->   "%trunc_ln127_623 = trunc i8 %select_ln124_161" [src/enc.c:127]   --->   Operation 4311 'trunc' 'trunc_ln127_623' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%trunc_ln127_624 = trunc i8 %select_ln124_161" [src/enc.c:127]   --->   Operation 4312 'trunc' 'trunc_ln127_624' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%trunc_ln127_625 = trunc i8 %select_ln124_161" [src/enc.c:127]   --->   Operation 4313 'trunc' 'trunc_ln127_625' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4314 [1/1] (0.00ns)   --->   "%x_assign_97 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_619, i1 %tmp_323" [src/enc.c:127]   --->   Operation 4314 'bitconcatenate' 'x_assign_97' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_162)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_161, i32 6" [src/enc.c:124]   --->   Operation 4315 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_162)   --->   "%xor_ln125_162 = xor i8 %x_assign_97, i8 14" [src/enc.c:125]   --->   Operation 4316 'xor' 'xor_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4317 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_162 = select i1 %tmp_324, i8 %xor_ln125_162, i8 %x_assign_97" [src/enc.c:124]   --->   Operation 4317 'select' 'select_ln124_162' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4318 [1/1] (0.00ns)   --->   "%trunc_ln127_626 = trunc i8 %select_ln124_162" [src/enc.c:127]   --->   Operation 4318 'trunc' 'trunc_ln127_626' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4319 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_162, i32 7" [src/enc.c:127]   --->   Operation 4319 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4320 [1/1] (0.00ns)   --->   "%trunc_ln127_627 = trunc i8 %select_ln124_162" [src/enc.c:127]   --->   Operation 4320 'trunc' 'trunc_ln127_627' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4321 [1/1] (0.00ns)   --->   "%trunc_ln127_628 = trunc i8 %select_ln124_162" [src/enc.c:127]   --->   Operation 4321 'trunc' 'trunc_ln127_628' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4322 [1/1] (0.00ns)   --->   "%trunc_ln127_629 = trunc i8 %select_ln124_162" [src/enc.c:127]   --->   Operation 4322 'trunc' 'trunc_ln127_629' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4323 [1/1] (0.00ns)   --->   "%trunc_ln127_630 = trunc i8 %select_ln124_162" [src/enc.c:127]   --->   Operation 4323 'trunc' 'trunc_ln127_630' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4324 [1/1] (0.00ns)   --->   "%trunc_ln127_631 = trunc i8 %select_ln124_162" [src/enc.c:127]   --->   Operation 4324 'trunc' 'trunc_ln127_631' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4325 [1/1] (0.00ns)   --->   "%trunc_ln127_632 = trunc i8 %select_ln124_162" [src/enc.c:127]   --->   Operation 4325 'trunc' 'trunc_ln127_632' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4326 [1/1] (0.00ns)   --->   "%or_ln127_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_626, i1 %tmp_325" [src/enc.c:127]   --->   Operation 4326 'bitconcatenate' 'or_ln127_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_163)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_67, i32 7" [src/enc.c:124]   --->   Operation 4327 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_163)   --->   "%xor_ln125_163 = xor i8 %z_67, i8 14" [src/enc.c:125]   --->   Operation 4328 'xor' 'xor_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4329 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_163 = select i1 %tmp_326, i8 %xor_ln125_163, i8 %z_67" [src/enc.c:124]   --->   Operation 4329 'select' 'select_ln124_163' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4330 [1/1] (0.00ns)   --->   "%trunc_ln127_633 = trunc i8 %select_ln124_163" [src/enc.c:127]   --->   Operation 4330 'trunc' 'trunc_ln127_633' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4331 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_163, i32 7" [src/enc.c:127]   --->   Operation 4331 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4332 [1/1] (0.00ns)   --->   "%trunc_ln127_634 = trunc i8 %select_ln124_163" [src/enc.c:127]   --->   Operation 4332 'trunc' 'trunc_ln127_634' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4333 [1/1] (0.00ns)   --->   "%trunc_ln127_635 = trunc i8 %select_ln124_163" [src/enc.c:127]   --->   Operation 4333 'trunc' 'trunc_ln127_635' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4334 [1/1] (0.00ns)   --->   "%trunc_ln127_636 = trunc i8 %select_ln124_163" [src/enc.c:127]   --->   Operation 4334 'trunc' 'trunc_ln127_636' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4335 [1/1] (0.00ns)   --->   "%trunc_ln127_637 = trunc i8 %select_ln124_163" [src/enc.c:127]   --->   Operation 4335 'trunc' 'trunc_ln127_637' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4336 [1/1] (0.00ns)   --->   "%trunc_ln127_638 = trunc i8 %select_ln124_163" [src/enc.c:127]   --->   Operation 4336 'trunc' 'trunc_ln127_638' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%trunc_ln127_639 = trunc i8 %select_ln124_163" [src/enc.c:127]   --->   Operation 4337 'trunc' 'trunc_ln127_639' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4338 [1/1] (0.00ns)   --->   "%x_assign_98 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_633, i1 %tmp_327" [src/enc.c:127]   --->   Operation 4338 'bitconcatenate' 'x_assign_98' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_164)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_163, i32 6" [src/enc.c:124]   --->   Operation 4339 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_164)   --->   "%xor_ln125_164 = xor i8 %x_assign_98, i8 14" [src/enc.c:125]   --->   Operation 4340 'xor' 'xor_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4341 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_164 = select i1 %tmp_328, i8 %xor_ln125_164, i8 %x_assign_98" [src/enc.c:124]   --->   Operation 4341 'select' 'select_ln124_164' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4342 [1/1] (0.00ns)   --->   "%trunc_ln127_640 = trunc i8 %select_ln124_164" [src/enc.c:127]   --->   Operation 4342 'trunc' 'trunc_ln127_640' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4343 [1/1] (0.00ns)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_164, i32 7" [src/enc.c:127]   --->   Operation 4343 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4344 [1/1] (0.00ns)   --->   "%trunc_ln127_641 = trunc i8 %select_ln124_164" [src/enc.c:127]   --->   Operation 4344 'trunc' 'trunc_ln127_641' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4345 [1/1] (0.00ns)   --->   "%trunc_ln127_642 = trunc i8 %select_ln124_164" [src/enc.c:127]   --->   Operation 4345 'trunc' 'trunc_ln127_642' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4346 [1/1] (0.00ns)   --->   "%trunc_ln127_643 = trunc i8 %select_ln124_164" [src/enc.c:127]   --->   Operation 4346 'trunc' 'trunc_ln127_643' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4347 [1/1] (0.00ns)   --->   "%trunc_ln127_644 = trunc i8 %select_ln124_164" [src/enc.c:127]   --->   Operation 4347 'trunc' 'trunc_ln127_644' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4348 [1/1] (0.00ns)   --->   "%trunc_ln127_645 = trunc i8 %select_ln124_164" [src/enc.c:127]   --->   Operation 4348 'trunc' 'trunc_ln127_645' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4349 [1/1] (0.00ns)   --->   "%trunc_ln127_646 = trunc i8 %select_ln124_164" [src/enc.c:127]   --->   Operation 4349 'trunc' 'trunc_ln127_646' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4350 [1/1] (0.00ns)   --->   "%or_ln127_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_640, i1 %tmp_329" [src/enc.c:127]   --->   Operation 4350 'bitconcatenate' 'or_ln127_64' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_165)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_64, i32 7" [src/enc.c:124]   --->   Operation 4351 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_165)   --->   "%xor_ln125_165 = xor i8 %z_64, i8 14" [src/enc.c:125]   --->   Operation 4352 'xor' 'xor_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4353 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_165 = select i1 %tmp_330, i8 %xor_ln125_165, i8 %z_64" [src/enc.c:124]   --->   Operation 4353 'select' 'select_ln124_165' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4354 [1/1] (0.00ns)   --->   "%trunc_ln127_647 = trunc i8 %select_ln124_165" [src/enc.c:127]   --->   Operation 4354 'trunc' 'trunc_ln127_647' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4355 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_165, i32 7" [src/enc.c:127]   --->   Operation 4355 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4356 [1/1] (0.00ns)   --->   "%trunc_ln127_648 = trunc i8 %select_ln124_165" [src/enc.c:127]   --->   Operation 4356 'trunc' 'trunc_ln127_648' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4357 [1/1] (0.00ns)   --->   "%trunc_ln127_649 = trunc i8 %select_ln124_165" [src/enc.c:127]   --->   Operation 4357 'trunc' 'trunc_ln127_649' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4358 [1/1] (0.00ns)   --->   "%trunc_ln127_650 = trunc i8 %select_ln124_165" [src/enc.c:127]   --->   Operation 4358 'trunc' 'trunc_ln127_650' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4359 [1/1] (0.00ns)   --->   "%trunc_ln127_651 = trunc i8 %select_ln124_165" [src/enc.c:127]   --->   Operation 4359 'trunc' 'trunc_ln127_651' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%trunc_ln127_652 = trunc i8 %select_ln124_165" [src/enc.c:127]   --->   Operation 4360 'trunc' 'trunc_ln127_652' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%trunc_ln127_653 = trunc i8 %select_ln124_165" [src/enc.c:127]   --->   Operation 4361 'trunc' 'trunc_ln127_653' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4362 [1/1] (0.00ns)   --->   "%x_assign_99 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_647, i1 %tmp_331" [src/enc.c:127]   --->   Operation 4362 'bitconcatenate' 'x_assign_99' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_166)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_165, i32 6" [src/enc.c:124]   --->   Operation 4363 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_166)   --->   "%xor_ln125_166 = xor i8 %x_assign_99, i8 14" [src/enc.c:125]   --->   Operation 4364 'xor' 'xor_ln125_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4365 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_166 = select i1 %tmp_332, i8 %xor_ln125_166, i8 %x_assign_99" [src/enc.c:124]   --->   Operation 4365 'select' 'select_ln124_166' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4366 [1/1] (0.00ns)   --->   "%trunc_ln127_654 = trunc i8 %select_ln124_166" [src/enc.c:127]   --->   Operation 4366 'trunc' 'trunc_ln127_654' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4367 [1/1] (0.00ns)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_166, i32 7" [src/enc.c:127]   --->   Operation 4367 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4368 [1/1] (0.00ns)   --->   "%trunc_ln127_655 = trunc i8 %select_ln124_166" [src/enc.c:127]   --->   Operation 4368 'trunc' 'trunc_ln127_655' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4369 [1/1] (0.00ns)   --->   "%trunc_ln127_656 = trunc i8 %select_ln124_166" [src/enc.c:127]   --->   Operation 4369 'trunc' 'trunc_ln127_656' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4370 [1/1] (0.00ns)   --->   "%trunc_ln127_657 = trunc i8 %select_ln124_166" [src/enc.c:127]   --->   Operation 4370 'trunc' 'trunc_ln127_657' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4371 [1/1] (0.00ns)   --->   "%trunc_ln127_658 = trunc i8 %select_ln124_166" [src/enc.c:127]   --->   Operation 4371 'trunc' 'trunc_ln127_658' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%trunc_ln127_659 = trunc i8 %select_ln124_166" [src/enc.c:127]   --->   Operation 4372 'trunc' 'trunc_ln127_659' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4373 [1/1] (0.00ns)   --->   "%or_ln127_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_654, i1 %tmp_333" [src/enc.c:127]   --->   Operation 4373 'bitconcatenate' 'or_ln127_65' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_167)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_160, i32 6" [src/enc.c:124]   --->   Operation 4374 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_167)   --->   "%xor_ln125_167 = xor i8 %x_assign_96, i8 14" [src/enc.c:125]   --->   Operation 4375 'xor' 'xor_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4376 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_167 = select i1 %tmp_334, i8 %xor_ln125_167, i8 %x_assign_96" [src/enc.c:124]   --->   Operation 4376 'select' 'select_ln124_167' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4377 [1/1] (0.00ns)   --->   "%trunc_ln127_660 = trunc i8 %select_ln124_167" [src/enc.c:127]   --->   Operation 4377 'trunc' 'trunc_ln127_660' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4378 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_167, i32 7" [src/enc.c:127]   --->   Operation 4378 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4379 [1/1] (0.00ns)   --->   "%trunc_ln127_661 = trunc i8 %select_ln124_167" [src/enc.c:127]   --->   Operation 4379 'trunc' 'trunc_ln127_661' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4380 [1/1] (0.00ns)   --->   "%trunc_ln127_662 = trunc i8 %select_ln124_167" [src/enc.c:127]   --->   Operation 4380 'trunc' 'trunc_ln127_662' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4381 [1/1] (0.00ns)   --->   "%trunc_ln127_663 = trunc i8 %select_ln124_167" [src/enc.c:127]   --->   Operation 4381 'trunc' 'trunc_ln127_663' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4382 [1/1] (0.00ns)   --->   "%trunc_ln127_664 = trunc i8 %select_ln124_167" [src/enc.c:127]   --->   Operation 4382 'trunc' 'trunc_ln127_664' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%trunc_ln127_665 = trunc i8 %select_ln124_167" [src/enc.c:127]   --->   Operation 4383 'trunc' 'trunc_ln127_665' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4384 [1/1] (0.00ns)   --->   "%or_ln127_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_660, i1 %tmp_335" [src/enc.c:127]   --->   Operation 4384 'bitconcatenate' 'or_ln127_66' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4385 [1/1] (0.00ns)   --->   "%or_ln117_431 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_632, i1 %tmp_325" [src/enc.c:117]   --->   Operation 4385 'bitconcatenate' 'or_ln117_431' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%or_ln117_432 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_639, i1 %tmp_327" [src/enc.c:117]   --->   Operation 4386 'bitconcatenate' 'or_ln117_432' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4387 [1/1] (0.00ns)   --->   "%or_ln117_433 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_631, i1 %tmp_325" [src/enc.c:117]   --->   Operation 4387 'bitconcatenate' 'or_ln117_433' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4388 [1/1] (0.00ns)   --->   "%or_ln117_434 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_634, i1 %tmp_327" [src/enc.c:117]   --->   Operation 4388 'bitconcatenate' 'or_ln117_434' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4389 [1/1] (0.00ns)   --->   "%or_ln117_435 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_630, i1 %tmp_325" [src/enc.c:117]   --->   Operation 4389 'bitconcatenate' 'or_ln117_435' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4390 [1/1] (0.00ns)   --->   "%or_ln117_436 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_635, i1 %tmp_327" [src/enc.c:117]   --->   Operation 4390 'bitconcatenate' 'or_ln117_436' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4391 [1/1] (0.00ns)   --->   "%or_ln117_437 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_629, i1 %tmp_325" [src/enc.c:117]   --->   Operation 4391 'bitconcatenate' 'or_ln117_437' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4392 [1/1] (0.00ns)   --->   "%or_ln117_438 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_636, i1 %tmp_327" [src/enc.c:117]   --->   Operation 4392 'bitconcatenate' 'or_ln117_438' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4393 [1/1] (0.00ns)   --->   "%or_ln117_439 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_628, i1 %tmp_325" [src/enc.c:117]   --->   Operation 4393 'bitconcatenate' 'or_ln117_439' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4394 [1/1] (0.00ns)   --->   "%or_ln117_440 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_637, i1 %tmp_327" [src/enc.c:117]   --->   Operation 4394 'bitconcatenate' 'or_ln117_440' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4395 [1/1] (0.00ns)   --->   "%or_ln117_441 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_627, i1 %tmp_325" [src/enc.c:117]   --->   Operation 4395 'bitconcatenate' 'or_ln117_441' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4396 [1/1] (0.00ns)   --->   "%or_ln117_442 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_638, i1 %tmp_327" [src/enc.c:117]   --->   Operation 4396 'bitconcatenate' 'or_ln117_442' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_132)   --->   "%xor_ln117_1734 = xor i8 %x_assign_98, i8 %or_ln127_63" [src/enc.c:117]   --->   Operation 4397 'xor' 'xor_ln117_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2138)   --->   "%trunc_ln117_225 = trunc i8 %z_64" [src/enc.c:117]   --->   Operation 4398 'trunc' 'trunc_ln117_225' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2138)   --->   "%xor_ln117_1735 = xor i7 %or_ln117_442, i7 %or_ln117_441" [src/enc.c:117]   --->   Operation 4399 'xor' 'xor_ln117_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2139)   --->   "%trunc_ln117_226 = trunc i8 %z_64" [src/enc.c:117]   --->   Operation 4400 'trunc' 'trunc_ln117_226' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2139)   --->   "%xor_ln117_1736 = xor i6 %or_ln117_440, i6 %or_ln117_439" [src/enc.c:117]   --->   Operation 4401 'xor' 'xor_ln117_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2140)   --->   "%trunc_ln117_227 = trunc i8 %z_64" [src/enc.c:117]   --->   Operation 4402 'trunc' 'trunc_ln117_227' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2140)   --->   "%xor_ln117_1737 = xor i5 %or_ln117_438, i5 %or_ln117_437" [src/enc.c:117]   --->   Operation 4403 'xor' 'xor_ln117_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2141)   --->   "%trunc_ln117_228 = trunc i8 %z_64" [src/enc.c:117]   --->   Operation 4404 'trunc' 'trunc_ln117_228' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2141)   --->   "%xor_ln117_1738 = xor i4 %or_ln117_436, i4 %or_ln117_435" [src/enc.c:117]   --->   Operation 4405 'xor' 'xor_ln117_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2142)   --->   "%trunc_ln117_229 = trunc i8 %z_64" [src/enc.c:117]   --->   Operation 4406 'trunc' 'trunc_ln117_229' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2142)   --->   "%xor_ln117_1739 = xor i3 %or_ln117_434, i3 %or_ln117_433" [src/enc.c:117]   --->   Operation 4407 'xor' 'xor_ln117_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%trunc_ln117_230 = trunc i8 %z_64" [src/enc.c:117]   --->   Operation 4408 'trunc' 'trunc_ln117_230' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%xor_ln117_1740 = xor i2 %or_ln117_432, i2 %or_ln117_431" [src/enc.c:117]   --->   Operation 4409 'xor' 'xor_ln117_1740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2144)   --->   "%trunc_ln117_231 = trunc i8 %z_64" [src/enc.c:117]   --->   Operation 4410 'trunc' 'trunc_ln117_231' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2144)   --->   "%xor_ln117_1741 = xor i1 %tmp_327, i1 %tmp_325" [src/enc.c:117]   --->   Operation 4411 'xor' 'xor_ln117_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_132)   --->   "%xor_ln117_1742 = xor i8 %xor_ln117_1734, i8 %z_64" [src/enc.c:117]   --->   Operation 4412 'xor' 'xor_ln117_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4413 [1/1] (0.00ns)   --->   "%or_ln117_443 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_646, i1 %tmp_329" [src/enc.c:117]   --->   Operation 4413 'bitconcatenate' 'or_ln117_443' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4414 [1/1] (0.00ns)   --->   "%or_ln117_444 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_645, i1 %tmp_329" [src/enc.c:117]   --->   Operation 4414 'bitconcatenate' 'or_ln117_444' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4415 [1/1] (0.00ns)   --->   "%or_ln117_445 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_644, i1 %tmp_329" [src/enc.c:117]   --->   Operation 4415 'bitconcatenate' 'or_ln117_445' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4416 [1/1] (0.00ns)   --->   "%or_ln117_446 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_643, i1 %tmp_329" [src/enc.c:117]   --->   Operation 4416 'bitconcatenate' 'or_ln117_446' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4417 [1/1] (0.00ns)   --->   "%or_ln117_447 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_642, i1 %tmp_329" [src/enc.c:117]   --->   Operation 4417 'bitconcatenate' 'or_ln117_447' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4418 [1/1] (0.00ns)   --->   "%or_ln117_448 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_641, i1 %tmp_329" [src/enc.c:117]   --->   Operation 4418 'bitconcatenate' 'or_ln117_448' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_132)   --->   "%xor_ln117_1750 = xor i8 %xor_ln117_108, i8 %or_ln127_64" [src/enc.c:117]   --->   Operation 4419 'xor' 'xor_ln117_1750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4420 [1/1] (0.00ns)   --->   "%or_ln117_449 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_613, i1 %tmp_321" [src/enc.c:117]   --->   Operation 4420 'bitconcatenate' 'or_ln117_449' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2138)   --->   "%xor_ln117_1751 = xor i7 %xor_ln117_1749, i7 %or_ln117_448" [src/enc.c:117]   --->   Operation 4421 'xor' 'xor_ln117_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4422 [1/1] (0.00ns)   --->   "%or_ln117_450 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_614, i1 %tmp_321" [src/enc.c:117]   --->   Operation 4422 'bitconcatenate' 'or_ln117_450' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2139)   --->   "%xor_ln117_1752 = xor i6 %xor_ln117_1748, i6 %or_ln117_447" [src/enc.c:117]   --->   Operation 4423 'xor' 'xor_ln117_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4424 [1/1] (0.00ns)   --->   "%or_ln117_451 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_615, i1 %tmp_321" [src/enc.c:117]   --->   Operation 4424 'bitconcatenate' 'or_ln117_451' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2140)   --->   "%xor_ln117_1753 = xor i5 %xor_ln117_1747, i5 %or_ln117_446" [src/enc.c:117]   --->   Operation 4425 'xor' 'xor_ln117_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4426 [1/1] (0.00ns)   --->   "%or_ln117_452 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_616, i1 %tmp_321" [src/enc.c:117]   --->   Operation 4426 'bitconcatenate' 'or_ln117_452' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2141)   --->   "%xor_ln117_1754 = xor i4 %xor_ln117_1746, i4 %or_ln117_445" [src/enc.c:117]   --->   Operation 4427 'xor' 'xor_ln117_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4428 [1/1] (0.00ns)   --->   "%or_ln117_453 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_617, i1 %tmp_321" [src/enc.c:117]   --->   Operation 4428 'bitconcatenate' 'or_ln117_453' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2142)   --->   "%xor_ln117_1755 = xor i3 %xor_ln117_1745, i3 %or_ln117_444" [src/enc.c:117]   --->   Operation 4429 'xor' 'xor_ln117_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%or_ln117_454 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_618, i1 %tmp_321" [src/enc.c:117]   --->   Operation 4430 'bitconcatenate' 'or_ln117_454' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%xor_ln117_1756 = xor i2 %xor_ln117_1744, i2 %or_ln117_443" [src/enc.c:117]   --->   Operation 4431 'xor' 'xor_ln117_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2144)   --->   "%xor_ln117_1757 = xor i1 %xor_ln117_1743, i1 %tmp_329" [src/enc.c:117]   --->   Operation 4432 'xor' 'xor_ln117_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_132)   --->   "%xor_ln117_1758 = xor i8 %xor_ln117_1750, i8 %x_assign_96" [src/enc.c:117]   --->   Operation 4433 'xor' 'xor_ln117_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2144)   --->   "%xor_ln117_1759 = xor i1 %xor_ln117_1741, i1 %trunc_ln117_231" [src/enc.c:117]   --->   Operation 4434 'xor' 'xor_ln117_1759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2144)   --->   "%xor_ln117_1760 = xor i1 %xor_ln117_1757, i1 %tmp_321" [src/enc.c:117]   --->   Operation 4435 'xor' 'xor_ln117_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%xor_ln117_1761 = xor i2 %xor_ln117_1740, i2 %trunc_ln117_230" [src/enc.c:117]   --->   Operation 4436 'xor' 'xor_ln117_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2143)   --->   "%xor_ln117_1762 = xor i2 %xor_ln117_1756, i2 %or_ln117_454" [src/enc.c:117]   --->   Operation 4437 'xor' 'xor_ln117_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2142)   --->   "%xor_ln117_1763 = xor i3 %xor_ln117_1739, i3 %trunc_ln117_229" [src/enc.c:117]   --->   Operation 4438 'xor' 'xor_ln117_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2142)   --->   "%xor_ln117_1764 = xor i3 %xor_ln117_1755, i3 %or_ln117_453" [src/enc.c:117]   --->   Operation 4439 'xor' 'xor_ln117_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2141)   --->   "%xor_ln117_1765 = xor i4 %xor_ln117_1738, i4 %trunc_ln117_228" [src/enc.c:117]   --->   Operation 4440 'xor' 'xor_ln117_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2141)   --->   "%xor_ln117_1766 = xor i4 %xor_ln117_1754, i4 %or_ln117_452" [src/enc.c:117]   --->   Operation 4441 'xor' 'xor_ln117_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2140)   --->   "%xor_ln117_1767 = xor i5 %xor_ln117_1737, i5 %trunc_ln117_227" [src/enc.c:117]   --->   Operation 4442 'xor' 'xor_ln117_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2140)   --->   "%xor_ln117_1768 = xor i5 %xor_ln117_1753, i5 %or_ln117_451" [src/enc.c:117]   --->   Operation 4443 'xor' 'xor_ln117_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2139)   --->   "%xor_ln117_1769 = xor i6 %xor_ln117_1736, i6 %trunc_ln117_226" [src/enc.c:117]   --->   Operation 4444 'xor' 'xor_ln117_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2139)   --->   "%xor_ln117_1770 = xor i6 %xor_ln117_1752, i6 %or_ln117_450" [src/enc.c:117]   --->   Operation 4445 'xor' 'xor_ln117_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2138)   --->   "%xor_ln117_1771 = xor i7 %xor_ln117_1735, i7 %trunc_ln117_225" [src/enc.c:117]   --->   Operation 4446 'xor' 'xor_ln117_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2138)   --->   "%xor_ln117_1772 = xor i7 %xor_ln117_1751, i7 %or_ln117_449" [src/enc.c:117]   --->   Operation 4447 'xor' 'xor_ln117_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4448 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_132 = xor i8 %xor_ln117_1758, i8 %xor_ln117_1742" [src/enc.c:117]   --->   Operation 4448 'xor' 'xor_ln117_132' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%or_ln117_455 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_625, i1 %tmp_323" [src/enc.c:117]   --->   Operation 4449 'bitconcatenate' 'or_ln117_455' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%or_ln117_456 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_624, i1 %tmp_323" [src/enc.c:117]   --->   Operation 4450 'bitconcatenate' 'or_ln117_456' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4451 [1/1] (0.00ns)   --->   "%or_ln117_457 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_620, i1 %tmp_323" [src/enc.c:117]   --->   Operation 4451 'bitconcatenate' 'or_ln117_457' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4452 [1/1] (0.00ns)   --->   "%or_ln117_458 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_621, i1 %tmp_323" [src/enc.c:117]   --->   Operation 4452 'bitconcatenate' 'or_ln117_458' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4453 [1/1] (0.00ns)   --->   "%or_ln117_459 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_622, i1 %tmp_323" [src/enc.c:117]   --->   Operation 4453 'bitconcatenate' 'or_ln117_459' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4454 [1/1] (0.00ns)   --->   "%or_ln117_460 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_623, i1 %tmp_323" [src/enc.c:117]   --->   Operation 4454 'bitconcatenate' 'or_ln117_460' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_133)   --->   "%xor_ln117_1773 = xor i8 %x_assign_97, i8 %or_ln127_63" [src/enc.c:117]   --->   Operation 4455 'xor' 'xor_ln117_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2183)   --->   "%trunc_ln117_232 = trunc i8 %z_65" [src/enc.c:117]   --->   Operation 4456 'trunc' 'trunc_ln117_232' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2183)   --->   "%xor_ln117_1774 = xor i7 %or_ln117_460, i7 %or_ln117_441" [src/enc.c:117]   --->   Operation 4457 'xor' 'xor_ln117_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2184)   --->   "%trunc_ln117_233 = trunc i8 %z_65" [src/enc.c:117]   --->   Operation 4458 'trunc' 'trunc_ln117_233' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2184)   --->   "%xor_ln117_1775 = xor i6 %or_ln117_459, i6 %or_ln117_439" [src/enc.c:117]   --->   Operation 4459 'xor' 'xor_ln117_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2185)   --->   "%trunc_ln117_234 = trunc i8 %z_65" [src/enc.c:117]   --->   Operation 4460 'trunc' 'trunc_ln117_234' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2185)   --->   "%xor_ln117_1776 = xor i5 %or_ln117_458, i5 %or_ln117_437" [src/enc.c:117]   --->   Operation 4461 'xor' 'xor_ln117_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2186)   --->   "%trunc_ln117_235 = trunc i8 %z_65" [src/enc.c:117]   --->   Operation 4462 'trunc' 'trunc_ln117_235' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2186)   --->   "%xor_ln117_1777 = xor i4 %or_ln117_457, i4 %or_ln117_435" [src/enc.c:117]   --->   Operation 4463 'xor' 'xor_ln117_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%trunc_ln117_236 = trunc i8 %z_65" [src/enc.c:117]   --->   Operation 4464 'trunc' 'trunc_ln117_236' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%xor_ln117_1778 = xor i3 %or_ln117_456, i3 %or_ln117_433" [src/enc.c:117]   --->   Operation 4465 'xor' 'xor_ln117_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%trunc_ln117_237 = trunc i8 %z_65" [src/enc.c:117]   --->   Operation 4466 'trunc' 'trunc_ln117_237' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%xor_ln117_1779 = xor i2 %or_ln117_455, i2 %or_ln117_431" [src/enc.c:117]   --->   Operation 4467 'xor' 'xor_ln117_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_133)   --->   "%xor_ln117_1780 = xor i8 %xor_ln117_1773, i8 %z_65" [src/enc.c:117]   --->   Operation 4468 'xor' 'xor_ln117_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_133)   --->   "%xor_ln117_1787 = xor i8 %xor_ln117_109, i8 %or_ln127_64" [src/enc.c:117]   --->   Operation 4469 'xor' 'xor_ln117_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4470 [1/1] (0.00ns)   --->   "%or_ln117_461 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_651, i1 %tmp_331" [src/enc.c:117]   --->   Operation 4470 'bitconcatenate' 'or_ln117_461' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2183)   --->   "%xor_ln117_1788 = xor i7 %xor_ln117_1786, i7 %or_ln117_448" [src/enc.c:117]   --->   Operation 4471 'xor' 'xor_ln117_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4472 [1/1] (0.00ns)   --->   "%or_ln117_462 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_650, i1 %tmp_331" [src/enc.c:117]   --->   Operation 4472 'bitconcatenate' 'or_ln117_462' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2184)   --->   "%xor_ln117_1789 = xor i6 %xor_ln117_1785, i6 %or_ln117_447" [src/enc.c:117]   --->   Operation 4473 'xor' 'xor_ln117_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4474 [1/1] (0.00ns)   --->   "%or_ln117_463 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_649, i1 %tmp_331" [src/enc.c:117]   --->   Operation 4474 'bitconcatenate' 'or_ln117_463' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2185)   --->   "%xor_ln117_1790 = xor i5 %xor_ln117_1784, i5 %or_ln117_446" [src/enc.c:117]   --->   Operation 4475 'xor' 'xor_ln117_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4476 [1/1] (0.00ns)   --->   "%or_ln117_464 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_648, i1 %tmp_331" [src/enc.c:117]   --->   Operation 4476 'bitconcatenate' 'or_ln117_464' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2186)   --->   "%xor_ln117_1791 = xor i4 %xor_ln117_1783, i4 %or_ln117_445" [src/enc.c:117]   --->   Operation 4477 'xor' 'xor_ln117_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%or_ln117_465 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_653, i1 %tmp_331" [src/enc.c:117]   --->   Operation 4478 'bitconcatenate' 'or_ln117_465' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%xor_ln117_1792 = xor i3 %xor_ln117_1782, i3 %or_ln117_444" [src/enc.c:117]   --->   Operation 4479 'xor' 'xor_ln117_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%or_ln117_466 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_652, i1 %tmp_331" [src/enc.c:117]   --->   Operation 4480 'bitconcatenate' 'or_ln117_466' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%xor_ln117_1793 = xor i2 %xor_ln117_1781, i2 %or_ln117_443" [src/enc.c:117]   --->   Operation 4481 'xor' 'xor_ln117_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_133)   --->   "%xor_ln117_1794 = xor i8 %xor_ln117_1787, i8 %x_assign_99" [src/enc.c:117]   --->   Operation 4482 'xor' 'xor_ln117_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%xor_ln117_1795 = xor i2 %xor_ln117_1779, i2 %trunc_ln117_237" [src/enc.c:117]   --->   Operation 4483 'xor' 'xor_ln117_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2188)   --->   "%xor_ln117_1796 = xor i2 %xor_ln117_1793, i2 %or_ln117_466" [src/enc.c:117]   --->   Operation 4484 'xor' 'xor_ln117_1796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%xor_ln117_1797 = xor i3 %xor_ln117_1778, i3 %trunc_ln117_236" [src/enc.c:117]   --->   Operation 4485 'xor' 'xor_ln117_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2187)   --->   "%xor_ln117_1798 = xor i3 %xor_ln117_1792, i3 %or_ln117_465" [src/enc.c:117]   --->   Operation 4486 'xor' 'xor_ln117_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2186)   --->   "%xor_ln117_1799 = xor i4 %xor_ln117_1777, i4 %trunc_ln117_235" [src/enc.c:117]   --->   Operation 4487 'xor' 'xor_ln117_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2186)   --->   "%xor_ln117_1800 = xor i4 %xor_ln117_1791, i4 %or_ln117_464" [src/enc.c:117]   --->   Operation 4488 'xor' 'xor_ln117_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2185)   --->   "%xor_ln117_1801 = xor i5 %xor_ln117_1776, i5 %trunc_ln117_234" [src/enc.c:117]   --->   Operation 4489 'xor' 'xor_ln117_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2185)   --->   "%xor_ln117_1802 = xor i5 %xor_ln117_1790, i5 %or_ln117_463" [src/enc.c:117]   --->   Operation 4490 'xor' 'xor_ln117_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2184)   --->   "%xor_ln117_1803 = xor i6 %xor_ln117_1775, i6 %trunc_ln117_233" [src/enc.c:117]   --->   Operation 4491 'xor' 'xor_ln117_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2184)   --->   "%xor_ln117_1804 = xor i6 %xor_ln117_1789, i6 %or_ln117_462" [src/enc.c:117]   --->   Operation 4492 'xor' 'xor_ln117_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2183)   --->   "%xor_ln117_1805 = xor i7 %xor_ln117_1774, i7 %trunc_ln117_232" [src/enc.c:117]   --->   Operation 4493 'xor' 'xor_ln117_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2183)   --->   "%xor_ln117_1806 = xor i7 %xor_ln117_1788, i7 %or_ln117_461" [src/enc.c:117]   --->   Operation 4494 'xor' 'xor_ln117_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4495 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_133 = xor i8 %xor_ln117_1794, i8 %xor_ln117_1780" [src/enc.c:117]   --->   Operation 4495 'xor' 'xor_ln117_133' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4496 [1/1] (0.00ns)   --->   "%or_ln117_467 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_658, i1 %tmp_333" [src/enc.c:117]   --->   Operation 4496 'bitconcatenate' 'or_ln117_467' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4497 [1/1] (0.00ns)   --->   "%or_ln117_468 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_657, i1 %tmp_333" [src/enc.c:117]   --->   Operation 4497 'bitconcatenate' 'or_ln117_468' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4498 [1/1] (0.00ns)   --->   "%or_ln117_469 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_656, i1 %tmp_333" [src/enc.c:117]   --->   Operation 4498 'bitconcatenate' 'or_ln117_469' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4499 [1/1] (0.00ns)   --->   "%or_ln117_470 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_655, i1 %tmp_333" [src/enc.c:117]   --->   Operation 4499 'bitconcatenate' 'or_ln117_470' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%or_ln117_471 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_659, i1 %tmp_333" [src/enc.c:117]   --->   Operation 4500 'bitconcatenate' 'or_ln117_471' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_134)   --->   "%xor_ln117_1807 = xor i8 %or_ln127_65, i8 %x_assign_98" [src/enc.c:117]   --->   Operation 4501 'xor' 'xor_ln117_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%trunc_ln117_238 = trunc i8 %z_66" [src/enc.c:117]   --->   Operation 4502 'trunc' 'trunc_ln117_238' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%xor_ln117_1808 = xor i3 %or_ln117_471, i3 %or_ln117_434" [src/enc.c:117]   --->   Operation 4503 'xor' 'xor_ln117_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2225)   --->   "%trunc_ln117_239 = trunc i8 %z_66" [src/enc.c:117]   --->   Operation 4504 'trunc' 'trunc_ln117_239' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2225)   --->   "%xor_ln117_1809 = xor i4 %or_ln117_470, i4 %or_ln117_436" [src/enc.c:117]   --->   Operation 4505 'xor' 'xor_ln117_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2227)   --->   "%trunc_ln117_240 = trunc i8 %z_66" [src/enc.c:117]   --->   Operation 4506 'trunc' 'trunc_ln117_240' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2227)   --->   "%xor_ln117_1810 = xor i5 %or_ln117_469, i5 %or_ln117_438" [src/enc.c:117]   --->   Operation 4507 'xor' 'xor_ln117_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2229)   --->   "%trunc_ln117_241 = trunc i8 %z_66" [src/enc.c:117]   --->   Operation 4508 'trunc' 'trunc_ln117_241' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2229)   --->   "%xor_ln117_1811 = xor i6 %or_ln117_468, i6 %or_ln117_440" [src/enc.c:117]   --->   Operation 4509 'xor' 'xor_ln117_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2231)   --->   "%trunc_ln117_242 = trunc i8 %z_66" [src/enc.c:117]   --->   Operation 4510 'trunc' 'trunc_ln117_242' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2231)   --->   "%xor_ln117_1812 = xor i7 %or_ln117_467, i7 %or_ln117_442" [src/enc.c:117]   --->   Operation 4511 'xor' 'xor_ln117_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_134)   --->   "%xor_ln117_1813 = xor i8 %xor_ln117_1807, i8 %z_66" [src/enc.c:117]   --->   Operation 4512 'xor' 'xor_ln117_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4513 [1/1] (0.00ns)   --->   "%or_ln117_472 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_664, i1 %tmp_335" [src/enc.c:117]   --->   Operation 4513 'bitconcatenate' 'or_ln117_472' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4514 [1/1] (0.00ns)   --->   "%or_ln117_473 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_663, i1 %tmp_335" [src/enc.c:117]   --->   Operation 4514 'bitconcatenate' 'or_ln117_473' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4515 [1/1] (0.00ns)   --->   "%or_ln117_474 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_662, i1 %tmp_335" [src/enc.c:117]   --->   Operation 4515 'bitconcatenate' 'or_ln117_474' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4516 [1/1] (0.00ns)   --->   "%or_ln117_475 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_661, i1 %tmp_335" [src/enc.c:117]   --->   Operation 4516 'bitconcatenate' 'or_ln117_475' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%or_ln117_476 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_665, i1 %tmp_335" [src/enc.c:117]   --->   Operation 4517 'bitconcatenate' 'or_ln117_476' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_134)   --->   "%xor_ln117_1819 = xor i8 %xor_ln117_110, i8 %or_ln127_66" [src/enc.c:117]   --->   Operation 4518 'xor' 'xor_ln117_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%xor_ln117_1820 = xor i3 %xor_ln117_1818, i3 %or_ln117_476" [src/enc.c:117]   --->   Operation 4519 'xor' 'xor_ln117_1820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2225)   --->   "%xor_ln117_1821 = xor i4 %xor_ln117_1817, i4 %or_ln117_475" [src/enc.c:117]   --->   Operation 4520 'xor' 'xor_ln117_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2227)   --->   "%xor_ln117_1822 = xor i5 %xor_ln117_1816, i5 %or_ln117_474" [src/enc.c:117]   --->   Operation 4521 'xor' 'xor_ln117_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2229)   --->   "%xor_ln117_1823 = xor i6 %xor_ln117_1815, i6 %or_ln117_473" [src/enc.c:117]   --->   Operation 4522 'xor' 'xor_ln117_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2231)   --->   "%xor_ln117_1824 = xor i7 %xor_ln117_1814, i7 %or_ln117_472" [src/enc.c:117]   --->   Operation 4523 'xor' 'xor_ln117_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_134)   --->   "%xor_ln117_1825 = xor i8 %xor_ln117_1819, i8 %x_assign_96" [src/enc.c:117]   --->   Operation 4524 'xor' 'xor_ln117_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2231)   --->   "%xor_ln117_1826 = xor i7 %xor_ln117_1812, i7 %trunc_ln117_242" [src/enc.c:117]   --->   Operation 4525 'xor' 'xor_ln117_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2231)   --->   "%xor_ln117_1827 = xor i7 %xor_ln117_1824, i7 %or_ln117_449" [src/enc.c:117]   --->   Operation 4526 'xor' 'xor_ln117_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2229)   --->   "%xor_ln117_1828 = xor i6 %xor_ln117_1811, i6 %trunc_ln117_241" [src/enc.c:117]   --->   Operation 4527 'xor' 'xor_ln117_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2229)   --->   "%xor_ln117_1829 = xor i6 %xor_ln117_1823, i6 %or_ln117_450" [src/enc.c:117]   --->   Operation 4528 'xor' 'xor_ln117_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2227)   --->   "%xor_ln117_1830 = xor i5 %xor_ln117_1810, i5 %trunc_ln117_240" [src/enc.c:117]   --->   Operation 4529 'xor' 'xor_ln117_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2227)   --->   "%xor_ln117_1831 = xor i5 %xor_ln117_1822, i5 %or_ln117_451" [src/enc.c:117]   --->   Operation 4530 'xor' 'xor_ln117_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2225)   --->   "%xor_ln117_1832 = xor i4 %xor_ln117_1809, i4 %trunc_ln117_239" [src/enc.c:117]   --->   Operation 4531 'xor' 'xor_ln117_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2225)   --->   "%xor_ln117_1833 = xor i4 %xor_ln117_1821, i4 %or_ln117_452" [src/enc.c:117]   --->   Operation 4532 'xor' 'xor_ln117_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%xor_ln117_1834 = xor i3 %xor_ln117_1808, i3 %trunc_ln117_238" [src/enc.c:117]   --->   Operation 4533 'xor' 'xor_ln117_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2223)   --->   "%xor_ln117_1835 = xor i3 %xor_ln117_1820, i3 %or_ln117_453" [src/enc.c:117]   --->   Operation 4534 'xor' 'xor_ln117_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4535 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_134 = xor i8 %xor_ln117_1825, i8 %xor_ln117_1813" [src/enc.c:117]   --->   Operation 4535 'xor' 'xor_ln117_134' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_135)   --->   "%xor_ln117_1836 = xor i8 %x_assign_97, i8 %or_ln127_65" [src/enc.c:117]   --->   Operation 4536 'xor' 'xor_ln117_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2256)   --->   "%trunc_ln117_243 = trunc i8 %z_67" [src/enc.c:117]   --->   Operation 4537 'trunc' 'trunc_ln117_243' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2256)   --->   "%xor_ln117_1837 = xor i4 %or_ln117_457, i4 %or_ln117_470" [src/enc.c:117]   --->   Operation 4538 'xor' 'xor_ln117_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2258)   --->   "%trunc_ln117_244 = trunc i8 %z_67" [src/enc.c:117]   --->   Operation 4539 'trunc' 'trunc_ln117_244' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2258)   --->   "%xor_ln117_1838 = xor i5 %or_ln117_458, i5 %or_ln117_469" [src/enc.c:117]   --->   Operation 4540 'xor' 'xor_ln117_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2260)   --->   "%trunc_ln117_245 = trunc i8 %z_67" [src/enc.c:117]   --->   Operation 4541 'trunc' 'trunc_ln117_245' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2260)   --->   "%xor_ln117_1839 = xor i6 %or_ln117_459, i6 %or_ln117_468" [src/enc.c:117]   --->   Operation 4542 'xor' 'xor_ln117_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2262)   --->   "%trunc_ln117_246 = trunc i8 %z_67" [src/enc.c:117]   --->   Operation 4543 'trunc' 'trunc_ln117_246' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2262)   --->   "%xor_ln117_1840 = xor i7 %or_ln117_460, i7 %or_ln117_467" [src/enc.c:117]   --->   Operation 4544 'xor' 'xor_ln117_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_135)   --->   "%xor_ln117_1841 = xor i8 %xor_ln117_1836, i8 %z_67" [src/enc.c:117]   --->   Operation 4545 'xor' 'xor_ln117_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_135)   --->   "%xor_ln117_1842 = xor i8 %x_assign_99, i8 %or_ln127_66" [src/enc.c:117]   --->   Operation 4546 'xor' 'xor_ln117_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2256)   --->   "%xor_ln117_1844 = xor i4 %or_ln117_464, i4 %or_ln117_475" [src/enc.c:117]   --->   Operation 4547 'xor' 'xor_ln117_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2258)   --->   "%xor_ln117_1846 = xor i5 %or_ln117_463, i5 %or_ln117_474" [src/enc.c:117]   --->   Operation 4548 'xor' 'xor_ln117_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2260)   --->   "%xor_ln117_1848 = xor i6 %or_ln117_462, i6 %or_ln117_473" [src/enc.c:117]   --->   Operation 4549 'xor' 'xor_ln117_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2262)   --->   "%xor_ln117_1850 = xor i7 %or_ln117_461, i7 %or_ln117_472" [src/enc.c:117]   --->   Operation 4550 'xor' 'xor_ln117_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_135)   --->   "%xor_ln117_1851 = xor i8 %xor_ln117_1842, i8 %xor_ln117_111" [src/enc.c:117]   --->   Operation 4551 'xor' 'xor_ln117_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2262)   --->   "%xor_ln117_1852 = xor i7 %xor_ln117_1840, i7 %trunc_ln117_246" [src/enc.c:117]   --->   Operation 4552 'xor' 'xor_ln117_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2262)   --->   "%xor_ln117_1853 = xor i7 %xor_ln117_1850, i7 %xor_ln117_1849" [src/enc.c:117]   --->   Operation 4553 'xor' 'xor_ln117_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2260)   --->   "%xor_ln117_1854 = xor i6 %xor_ln117_1839, i6 %trunc_ln117_245" [src/enc.c:117]   --->   Operation 4554 'xor' 'xor_ln117_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2260)   --->   "%xor_ln117_1855 = xor i6 %xor_ln117_1848, i6 %xor_ln117_1847" [src/enc.c:117]   --->   Operation 4555 'xor' 'xor_ln117_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2258)   --->   "%xor_ln117_1856 = xor i5 %xor_ln117_1838, i5 %trunc_ln117_244" [src/enc.c:117]   --->   Operation 4556 'xor' 'xor_ln117_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2258)   --->   "%xor_ln117_1857 = xor i5 %xor_ln117_1846, i5 %xor_ln117_1845" [src/enc.c:117]   --->   Operation 4557 'xor' 'xor_ln117_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2256)   --->   "%xor_ln117_1858 = xor i4 %xor_ln117_1837, i4 %trunc_ln117_243" [src/enc.c:117]   --->   Operation 4558 'xor' 'xor_ln117_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2256)   --->   "%xor_ln117_1859 = xor i4 %xor_ln117_1844, i4 %xor_ln117_1843" [src/enc.c:117]   --->   Operation 4559 'xor' 'xor_ln117_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4560 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_135 = xor i8 %xor_ln117_1851, i8 %xor_ln117_1841" [src/enc.c:117]   --->   Operation 4560 'xor' 'xor_ln117_135' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4561 [1/1] (0.00ns)   --->   "%or_ln127_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_757, i1 %tmp_395" [src/enc.c:127]   --->   Operation 4561 'bitconcatenate' 'or_ln127_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4562 [1/1] (0.00ns)   --->   "%or_ln127_78 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_759, i1 %tmp_399" [src/enc.c:127]   --->   Operation 4562 'bitconcatenate' 'or_ln127_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_157)   --->   "%xor_ln117_2011 = xor i8 %x_assign_115, i8 %or_ln127_77" [src/enc.c:117]   --->   Operation 4563 'xor' 'xor_ln117_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_157)   --->   "%xor_ln117_2012 = xor i8 %xor_ln117_2011, i8 %z_77" [src/enc.c:117]   --->   Operation 4564 'xor' 'xor_ln117_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_157)   --->   "%xor_ln117_2013 = xor i8 %xor_ln117_117, i8 %or_ln127_78" [src/enc.c:117]   --->   Operation 4565 'xor' 'xor_ln117_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_157)   --->   "%xor_ln117_2014 = xor i8 %xor_ln117_2013, i8 %x_assign_114" [src/enc.c:117]   --->   Operation 4566 'xor' 'xor_ln117_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4567 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_157 = xor i8 %xor_ln117_2014, i8 %xor_ln117_2012" [src/enc.c:117]   --->   Operation 4567 'xor' 'xor_ln117_157' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_159)   --->   "%xor_ln117_2019 = xor i8 %x_assign_112, i8 %or_ln127_77" [src/enc.c:117]   --->   Operation 4568 'xor' 'xor_ln117_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_159)   --->   "%xor_ln117_2020 = xor i8 %xor_ln117_2019, i8 %z_79" [src/enc.c:117]   --->   Operation 4569 'xor' 'xor_ln117_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_159)   --->   "%xor_ln117_2021 = xor i8 %x_assign_117, i8 %or_ln127_78" [src/enc.c:117]   --->   Operation 4570 'xor' 'xor_ln117_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_159)   --->   "%xor_ln117_2022 = xor i8 %xor_ln117_2021, i8 %xor_ln117_119" [src/enc.c:117]   --->   Operation 4571 'xor' 'xor_ln117_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4572 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_159 = xor i8 %xor_ln117_2022, i8 %xor_ln117_2020" [src/enc.c:117]   --->   Operation 4572 'xor' 'xor_ln117_159' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4573 [1/1] (0.99ns)   --->   "%xor_ln117_169 = xor i8 %xor_ln117_157, i8 154" [src/enc.c:117]   --->   Operation 4573 'xor' 'xor_ln117_169' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4574 [1/1] (0.99ns)   --->   "%xor_ln117_171 = xor i8 %xor_ln117_159, i8 126" [src/enc.c:117]   --->   Operation 4574 'xor' 'xor_ln117_171' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4575 [1/1] (0.00ns)   --->   "%zext_ln167_10 = zext i8 %xor_ln117_169" [src/enc.c:167->src/enc.c:188]   --->   Operation 4575 'zext' 'zext_ln167_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4576 [1/1] (0.00ns)   --->   "%clefia_s0_addr_42 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_10" [src/enc.c:167->src/enc.c:188]   --->   Operation 4576 'getelementptr' 'clefia_s0_addr_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4577 [2/2] (3.25ns)   --->   "%z_85 = load i8 %clefia_s0_addr_42" [src/enc.c:167->src/enc.c:188]   --->   Operation 4577 'load' 'z_85' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 4578 [1/1] (0.00ns)   --->   "%zext_ln169_10 = zext i8 %xor_ln117_171" [src/enc.c:169->src/enc.c:188]   --->   Operation 4578 'zext' 'zext_ln169_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4579 [1/1] (0.00ns)   --->   "%clefia_s0_addr_43 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_10" [src/enc.c:169->src/enc.c:188]   --->   Operation 4579 'getelementptr' 'clefia_s0_addr_43' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4580 [2/2] (3.25ns)   --->   "%z_87 = load i8 %clefia_s0_addr_43" [src/enc.c:169->src/enc.c:188]   --->   Operation 4580 'load' 'z_87' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 4581 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2138 = xor i7 %xor_ln117_1772, i7 %xor_ln117_1771" [src/enc.c:117]   --->   Operation 4581 'xor' 'xor_ln117_2138' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4582 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2139 = xor i6 %xor_ln117_1770, i6 %xor_ln117_1769" [src/enc.c:117]   --->   Operation 4582 'xor' 'xor_ln117_2139' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4583 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2140 = xor i5 %xor_ln117_1768, i5 %xor_ln117_1767" [src/enc.c:117]   --->   Operation 4583 'xor' 'xor_ln117_2140' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4584 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2141 = xor i4 %xor_ln117_1766, i4 %xor_ln117_1765" [src/enc.c:117]   --->   Operation 4584 'xor' 'xor_ln117_2141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4585 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2142 = xor i3 %xor_ln117_1764, i3 %xor_ln117_1763" [src/enc.c:117]   --->   Operation 4585 'xor' 'xor_ln117_2142' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4586 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2143 = xor i2 %xor_ln117_1762, i2 %xor_ln117_1761" [src/enc.c:117]   --->   Operation 4586 'xor' 'xor_ln117_2143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4587 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2144 = xor i1 %xor_ln117_1760, i1 %xor_ln117_1759" [src/enc.c:117]   --->   Operation 4587 'xor' 'xor_ln117_2144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4588 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2183 = xor i7 %xor_ln117_1806, i7 %xor_ln117_1805" [src/enc.c:117]   --->   Operation 4588 'xor' 'xor_ln117_2183' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4589 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2184 = xor i6 %xor_ln117_1804, i6 %xor_ln117_1803" [src/enc.c:117]   --->   Operation 4589 'xor' 'xor_ln117_2184' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4590 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2185 = xor i5 %xor_ln117_1802, i5 %xor_ln117_1801" [src/enc.c:117]   --->   Operation 4590 'xor' 'xor_ln117_2185' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4591 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2186 = xor i4 %xor_ln117_1800, i4 %xor_ln117_1799" [src/enc.c:117]   --->   Operation 4591 'xor' 'xor_ln117_2186' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4592 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2187 = xor i3 %xor_ln117_1798, i3 %xor_ln117_1797" [src/enc.c:117]   --->   Operation 4592 'xor' 'xor_ln117_2187' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4593 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2188 = xor i2 %xor_ln117_1796, i2 %xor_ln117_1795" [src/enc.c:117]   --->   Operation 4593 'xor' 'xor_ln117_2188' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4594 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2223 = xor i3 %xor_ln117_1835, i3 %xor_ln117_1834" [src/enc.c:117]   --->   Operation 4594 'xor' 'xor_ln117_2223' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4595 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2225 = xor i4 %xor_ln117_1833, i4 %xor_ln117_1832" [src/enc.c:117]   --->   Operation 4595 'xor' 'xor_ln117_2225' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4596 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2227 = xor i5 %xor_ln117_1831, i5 %xor_ln117_1830" [src/enc.c:117]   --->   Operation 4596 'xor' 'xor_ln117_2227' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4597 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2229 = xor i6 %xor_ln117_1829, i6 %xor_ln117_1828" [src/enc.c:117]   --->   Operation 4597 'xor' 'xor_ln117_2229' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4598 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2231 = xor i7 %xor_ln117_1827, i7 %xor_ln117_1826" [src/enc.c:117]   --->   Operation 4598 'xor' 'xor_ln117_2231' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4599 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2256 = xor i4 %xor_ln117_1859, i4 %xor_ln117_1858" [src/enc.c:117]   --->   Operation 4599 'xor' 'xor_ln117_2256' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4600 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2258 = xor i5 %xor_ln117_1857, i5 %xor_ln117_1856" [src/enc.c:117]   --->   Operation 4600 'xor' 'xor_ln117_2258' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4601 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2260 = xor i6 %xor_ln117_1855, i6 %xor_ln117_1854" [src/enc.c:117]   --->   Operation 4601 'xor' 'xor_ln117_2260' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4602 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2262 = xor i7 %xor_ln117_1853, i7 %xor_ln117_1852" [src/enc.c:117]   --->   Operation 4602 'xor' 'xor_ln117_2262' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4603 [1/2] (2.32ns)   --->   "%skey_load_28 = load i5 %skey_addr_12" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4603 'load' 'skey_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 4604 [2/2] (2.32ns)   --->   "%skey_load_29 = load i5 %skey_addr_13" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4604 'load' 'skey_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 42 <SV = 41> <Delay = 6.99>
ST_42 : Operation 4605 [1/1] (0.99ns)   --->   "%xor_ln117_168 = xor i8 %xor_ln117_156, i8 165" [src/enc.c:117]   --->   Operation 4605 'xor' 'xor_ln117_168' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4606 [1/1] (0.99ns)   --->   "%xor_ln117_170 = xor i8 %xor_ln117_158, i8 90" [src/enc.c:117]   --->   Operation 4606 'xor' 'xor_ln117_170' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4607 [1/1] (0.00ns)   --->   "%zext_ln166_10 = zext i8 %xor_ln117_168" [src/enc.c:166->src/enc.c:188]   --->   Operation 4607 'zext' 'zext_ln166_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4608 [1/1] (0.00ns)   --->   "%clefia_s1_addr_42 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_10" [src/enc.c:166->src/enc.c:188]   --->   Operation 4608 'getelementptr' 'clefia_s1_addr_42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4609 [2/2] (3.25ns)   --->   "%z_84 = load i8 %clefia_s1_addr_42" [src/enc.c:166->src/enc.c:188]   --->   Operation 4609 'load' 'z_84' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4610 [1/2] (3.25ns)   --->   "%z_85 = load i8 %clefia_s0_addr_42" [src/enc.c:167->src/enc.c:188]   --->   Operation 4610 'load' 'z_85' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4611 [1/1] (0.00ns)   --->   "%zext_ln168_10 = zext i8 %xor_ln117_170" [src/enc.c:168->src/enc.c:188]   --->   Operation 4611 'zext' 'zext_ln168_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4612 [1/1] (0.00ns)   --->   "%clefia_s1_addr_43 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_10" [src/enc.c:168->src/enc.c:188]   --->   Operation 4612 'getelementptr' 'clefia_s1_addr_43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4613 [2/2] (3.25ns)   --->   "%z_86 = load i8 %clefia_s1_addr_43" [src/enc.c:168->src/enc.c:188]   --->   Operation 4613 'load' 'z_86' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4614 [1/2] (3.25ns)   --->   "%z_87 = load i8 %clefia_s0_addr_43" [src/enc.c:169->src/enc.c:188]   --->   Operation 4614 'load' 'z_87' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_208)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_85, i32 7" [src/enc.c:124]   --->   Operation 4615 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_208)   --->   "%xor_ln125_208 = xor i8 %z_85, i8 14" [src/enc.c:125]   --->   Operation 4616 'xor' 'xor_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4617 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_208 = select i1 %tmp_416, i8 %xor_ln125_208, i8 %z_85" [src/enc.c:124]   --->   Operation 4617 'select' 'select_ln124_208' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4618 [1/1] (0.00ns)   --->   "%trunc_ln127_808 = trunc i8 %select_ln124_208" [src/enc.c:127]   --->   Operation 4618 'trunc' 'trunc_ln127_808' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4619 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_208, i32 7" [src/enc.c:127]   --->   Operation 4619 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4620 [1/1] (0.00ns)   --->   "%trunc_ln127_809 = trunc i8 %select_ln124_208" [src/enc.c:127]   --->   Operation 4620 'trunc' 'trunc_ln127_809' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4621 [1/1] (0.00ns)   --->   "%trunc_ln127_810 = trunc i8 %select_ln124_208" [src/enc.c:127]   --->   Operation 4621 'trunc' 'trunc_ln127_810' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4622 [1/1] (0.00ns)   --->   "%trunc_ln127_811 = trunc i8 %select_ln124_208" [src/enc.c:127]   --->   Operation 4622 'trunc' 'trunc_ln127_811' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4623 [1/1] (0.00ns)   --->   "%trunc_ln127_812 = trunc i8 %select_ln124_208" [src/enc.c:127]   --->   Operation 4623 'trunc' 'trunc_ln127_812' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4624 [1/1] (0.00ns)   --->   "%x_assign_124 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_808, i1 %tmp_417" [src/enc.c:127]   --->   Operation 4624 'bitconcatenate' 'x_assign_124' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_209)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_208, i32 6" [src/enc.c:124]   --->   Operation 4625 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_209)   --->   "%xor_ln125_209 = xor i8 %x_assign_124, i8 14" [src/enc.c:125]   --->   Operation 4626 'xor' 'xor_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4627 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_209 = select i1 %tmp_418, i8 %xor_ln125_209, i8 %x_assign_124" [src/enc.c:124]   --->   Operation 4627 'select' 'select_ln124_209' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4628 [1/1] (0.00ns)   --->   "%trunc_ln127_814 = trunc i8 %select_ln124_209" [src/enc.c:127]   --->   Operation 4628 'trunc' 'trunc_ln127_814' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4629 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_209, i32 7" [src/enc.c:127]   --->   Operation 4629 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4630 [1/1] (0.00ns)   --->   "%x_assign_125 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_814, i1 %tmp_419" [src/enc.c:127]   --->   Operation 4630 'bitconcatenate' 'x_assign_125' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_210)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_209, i32 6" [src/enc.c:124]   --->   Operation 4631 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_210)   --->   "%xor_ln125_210 = xor i8 %x_assign_125, i8 14" [src/enc.c:125]   --->   Operation 4632 'xor' 'xor_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4633 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_210 = select i1 %tmp_420, i8 %xor_ln125_210, i8 %x_assign_125" [src/enc.c:124]   --->   Operation 4633 'select' 'select_ln124_210' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4634 [1/1] (0.00ns)   --->   "%trunc_ln127_815 = trunc i8 %select_ln124_210" [src/enc.c:127]   --->   Operation 4634 'trunc' 'trunc_ln127_815' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4635 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_210, i32 7" [src/enc.c:127]   --->   Operation 4635 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4636 [1/1] (0.00ns)   --->   "%trunc_ln127_816 = trunc i8 %select_ln124_210" [src/enc.c:127]   --->   Operation 4636 'trunc' 'trunc_ln127_816' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4637 [1/1] (0.00ns)   --->   "%trunc_ln127_817 = trunc i8 %select_ln124_210" [src/enc.c:127]   --->   Operation 4637 'trunc' 'trunc_ln127_817' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4638 [1/1] (0.00ns)   --->   "%trunc_ln127_818 = trunc i8 %select_ln124_210" [src/enc.c:127]   --->   Operation 4638 'trunc' 'trunc_ln127_818' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4639 [1/1] (0.00ns)   --->   "%trunc_ln127_819 = trunc i8 %select_ln124_210" [src/enc.c:127]   --->   Operation 4639 'trunc' 'trunc_ln127_819' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4640 [1/1] (0.00ns)   --->   "%trunc_ln127_820 = trunc i8 %select_ln124_210" [src/enc.c:127]   --->   Operation 4640 'trunc' 'trunc_ln127_820' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_212)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_87, i32 7" [src/enc.c:124]   --->   Operation 4641 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_212)   --->   "%xor_ln125_212 = xor i8 %z_87, i8 14" [src/enc.c:125]   --->   Operation 4642 'xor' 'xor_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4643 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_212 = select i1 %tmp_424, i8 %xor_ln125_212, i8 %z_87" [src/enc.c:124]   --->   Operation 4643 'select' 'select_ln124_212' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4644 [1/1] (0.00ns)   --->   "%trunc_ln127_829 = trunc i8 %select_ln124_212" [src/enc.c:127]   --->   Operation 4644 'trunc' 'trunc_ln127_829' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4645 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_212, i32 7" [src/enc.c:127]   --->   Operation 4645 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4646 [1/1] (0.00ns)   --->   "%trunc_ln127_830 = trunc i8 %select_ln124_212" [src/enc.c:127]   --->   Operation 4646 'trunc' 'trunc_ln127_830' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4647 [1/1] (0.00ns)   --->   "%trunc_ln127_831 = trunc i8 %select_ln124_212" [src/enc.c:127]   --->   Operation 4647 'trunc' 'trunc_ln127_831' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4648 [1/1] (0.00ns)   --->   "%trunc_ln127_832 = trunc i8 %select_ln124_212" [src/enc.c:127]   --->   Operation 4648 'trunc' 'trunc_ln127_832' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4649 [1/1] (0.00ns)   --->   "%trunc_ln127_833 = trunc i8 %select_ln124_212" [src/enc.c:127]   --->   Operation 4649 'trunc' 'trunc_ln127_833' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4650 [1/1] (0.00ns)   --->   "%trunc_ln127_834 = trunc i8 %select_ln124_212" [src/enc.c:127]   --->   Operation 4650 'trunc' 'trunc_ln127_834' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4651 [1/1] (0.00ns)   --->   "%trunc_ln127_835 = trunc i8 %select_ln124_212" [src/enc.c:127]   --->   Operation 4651 'trunc' 'trunc_ln127_835' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4652 [1/1] (0.00ns)   --->   "%x_assign_127 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_829, i1 %tmp_425" [src/enc.c:127]   --->   Operation 4652 'bitconcatenate' 'x_assign_127' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_213)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_212, i32 6" [src/enc.c:124]   --->   Operation 4653 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_213)   --->   "%xor_ln125_213 = xor i8 %x_assign_127, i8 14" [src/enc.c:125]   --->   Operation 4654 'xor' 'xor_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4655 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_213 = select i1 %tmp_426, i8 %xor_ln125_213, i8 %x_assign_127" [src/enc.c:124]   --->   Operation 4655 'select' 'select_ln124_213' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4656 [1/1] (0.00ns)   --->   "%trunc_ln127_836 = trunc i8 %select_ln124_213" [src/enc.c:127]   --->   Operation 4656 'trunc' 'trunc_ln127_836' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4657 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_213, i32 7" [src/enc.c:127]   --->   Operation 4657 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4658 [1/1] (0.00ns)   --->   "%x_assign_128 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_836, i1 %tmp_427" [src/enc.c:127]   --->   Operation 4658 'bitconcatenate' 'x_assign_128' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_214)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_213, i32 6" [src/enc.c:124]   --->   Operation 4659 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_214)   --->   "%xor_ln125_214 = xor i8 %x_assign_128, i8 14" [src/enc.c:125]   --->   Operation 4660 'xor' 'xor_ln125_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4661 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_214 = select i1 %tmp_428, i8 %xor_ln125_214, i8 %x_assign_128" [src/enc.c:124]   --->   Operation 4661 'select' 'select_ln124_214' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4662 [1/1] (0.00ns)   --->   "%trunc_ln127_837 = trunc i8 %select_ln124_214" [src/enc.c:127]   --->   Operation 4662 'trunc' 'trunc_ln127_837' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4663 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_214, i32 7" [src/enc.c:127]   --->   Operation 4663 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4664 [1/1] (0.00ns)   --->   "%trunc_ln127_838 = trunc i8 %select_ln124_214" [src/enc.c:127]   --->   Operation 4664 'trunc' 'trunc_ln127_838' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4665 [1/1] (0.00ns)   --->   "%trunc_ln127_839 = trunc i8 %select_ln124_214" [src/enc.c:127]   --->   Operation 4665 'trunc' 'trunc_ln127_839' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4666 [1/1] (0.00ns)   --->   "%trunc_ln127_840 = trunc i8 %select_ln124_214" [src/enc.c:127]   --->   Operation 4666 'trunc' 'trunc_ln127_840' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4667 [1/1] (0.00ns)   --->   "%trunc_ln127_841 = trunc i8 %select_ln124_214" [src/enc.c:127]   --->   Operation 4667 'trunc' 'trunc_ln127_841' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4668 [1/1] (0.00ns)   --->   "%trunc_ln127_842 = trunc i8 %select_ln124_214" [src/enc.c:127]   --->   Operation 4668 'trunc' 'trunc_ln127_842' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4669 [1/2] (2.32ns)   --->   "%skey_load_29 = load i5 %skey_addr_13" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4669 'load' 'skey_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 4670 [2/2] (2.32ns)   --->   "%skey_load_30 = load i5 %skey_addr_14" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4670 'load' 'skey_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 43 <SV = 42> <Delay = 6.99>
ST_43 : Operation 4671 [1/1] (0.99ns)   --->   "%xor_ln117_144 = xor i8 %xor_ln117_132, i8 75" [src/enc.c:117]   --->   Operation 4671 'xor' 'xor_ln117_144' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4672 [1/1] (0.99ns)   --->   "%xor_ln117_145 = xor i8 %xor_ln117_133, i8 85" [src/enc.c:117]   --->   Operation 4672 'xor' 'xor_ln117_145' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4673 [1/1] (0.99ns)   --->   "%xor_ln117_146 = xor i8 %xor_ln117_134, i8 6" [src/enc.c:117]   --->   Operation 4673 'xor' 'xor_ln117_146' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4674 [1/1] (0.99ns)   --->   "%xor_ln117_147 = xor i8 %xor_ln117_135, i8 150" [src/enc.c:117]   --->   Operation 4674 'xor' 'xor_ln117_147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4675 [1/1] (0.00ns)   --->   "%zext_ln143_9 = zext i8 %xor_ln117_144" [src/enc.c:143->src/enc.c:187]   --->   Operation 4675 'zext' 'zext_ln143_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4676 [1/1] (0.00ns)   --->   "%clefia_s0_addr_36 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_9" [src/enc.c:143->src/enc.c:187]   --->   Operation 4676 'getelementptr' 'clefia_s0_addr_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4677 [2/2] (3.25ns)   --->   "%z_72 = load i8 %clefia_s0_addr_36" [src/enc.c:143->src/enc.c:187]   --->   Operation 4677 'load' 'z_72' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4678 [1/1] (0.00ns)   --->   "%zext_ln144_9 = zext i8 %xor_ln117_145" [src/enc.c:144->src/enc.c:187]   --->   Operation 4678 'zext' 'zext_ln144_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4679 [1/1] (0.00ns)   --->   "%clefia_s1_addr_36 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_9" [src/enc.c:144->src/enc.c:187]   --->   Operation 4679 'getelementptr' 'clefia_s1_addr_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4680 [2/2] (3.25ns)   --->   "%z_73 = load i8 %clefia_s1_addr_36" [src/enc.c:144->src/enc.c:187]   --->   Operation 4680 'load' 'z_73' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4681 [1/1] (0.00ns)   --->   "%zext_ln145_9 = zext i8 %xor_ln117_146" [src/enc.c:145->src/enc.c:187]   --->   Operation 4681 'zext' 'zext_ln145_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4682 [1/1] (0.00ns)   --->   "%clefia_s0_addr_37 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_9" [src/enc.c:145->src/enc.c:187]   --->   Operation 4682 'getelementptr' 'clefia_s0_addr_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4683 [2/2] (3.25ns)   --->   "%z_74 = load i8 %clefia_s0_addr_37" [src/enc.c:145->src/enc.c:187]   --->   Operation 4683 'load' 'z_74' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4684 [1/1] (0.00ns)   --->   "%zext_ln146_9 = zext i8 %xor_ln117_147" [src/enc.c:146->src/enc.c:187]   --->   Operation 4684 'zext' 'zext_ln146_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4685 [1/1] (0.00ns)   --->   "%clefia_s1_addr_37 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_9" [src/enc.c:146->src/enc.c:187]   --->   Operation 4685 'getelementptr' 'clefia_s1_addr_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4686 [2/2] (3.25ns)   --->   "%z_75 = load i8 %clefia_s1_addr_37" [src/enc.c:146->src/enc.c:187]   --->   Operation 4686 'load' 'z_75' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4687 [1/2] (3.25ns)   --->   "%z_84 = load i8 %clefia_s1_addr_42" [src/enc.c:166->src/enc.c:188]   --->   Operation 4687 'load' 'z_84' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4688 [1/2] (3.25ns)   --->   "%z_86 = load i8 %clefia_s1_addr_43" [src/enc.c:168->src/enc.c:188]   --->   Operation 4688 'load' 'z_86' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%trunc_ln127_813 = trunc i8 %select_ln124_208" [src/enc.c:127]   --->   Operation 4689 'trunc' 'trunc_ln127_813' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%trunc_ln127_821 = trunc i8 %select_ln124_210" [src/enc.c:127]   --->   Operation 4690 'trunc' 'trunc_ln127_821' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4691 [1/1] (0.00ns)   --->   "%or_ln127_83 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_815, i1 %tmp_421" [src/enc.c:127]   --->   Operation 4691 'bitconcatenate' 'or_ln127_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_211)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_86, i32 7" [src/enc.c:124]   --->   Operation 4692 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_211)   --->   "%xor_ln125_211 = xor i8 %z_86, i8 14" [src/enc.c:125]   --->   Operation 4693 'xor' 'xor_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4694 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_211 = select i1 %tmp_422, i8 %xor_ln125_211, i8 %z_86" [src/enc.c:124]   --->   Operation 4694 'select' 'select_ln124_211' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4695 [1/1] (0.00ns)   --->   "%trunc_ln127_822 = trunc i8 %select_ln124_211" [src/enc.c:127]   --->   Operation 4695 'trunc' 'trunc_ln127_822' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4696 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_211, i32 7" [src/enc.c:127]   --->   Operation 4696 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4697 [1/1] (0.00ns)   --->   "%trunc_ln127_823 = trunc i8 %select_ln124_211" [src/enc.c:127]   --->   Operation 4697 'trunc' 'trunc_ln127_823' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4698 [1/1] (0.00ns)   --->   "%trunc_ln127_75 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_823, i1 0" [src/enc.c:127]   --->   Operation 4698 'bitconcatenate' 'trunc_ln127_75' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4699 [1/1] (0.00ns)   --->   "%trunc_ln127_824 = trunc i8 %select_ln124_211" [src/enc.c:127]   --->   Operation 4699 'trunc' 'trunc_ln127_824' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4700 [1/1] (0.00ns)   --->   "%trunc_ln127_79 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_824, i1 0" [src/enc.c:127]   --->   Operation 4700 'bitconcatenate' 'trunc_ln127_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4701 [1/1] (0.00ns)   --->   "%trunc_ln127_825 = trunc i8 %select_ln124_211" [src/enc.c:127]   --->   Operation 4701 'trunc' 'trunc_ln127_825' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4702 [1/1] (0.00ns)   --->   "%trunc_ln127_80 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_825, i1 0" [src/enc.c:127]   --->   Operation 4702 'bitconcatenate' 'trunc_ln127_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4703 [1/1] (0.00ns)   --->   "%trunc_ln127_826 = trunc i8 %select_ln124_211" [src/enc.c:127]   --->   Operation 4703 'trunc' 'trunc_ln127_826' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4704 [1/1] (0.00ns)   --->   "%trunc_ln127_81 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_826, i1 0" [src/enc.c:127]   --->   Operation 4704 'bitconcatenate' 'trunc_ln127_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4705 [1/1] (0.00ns)   --->   "%trunc_ln127_827 = trunc i8 %select_ln124_211" [src/enc.c:127]   --->   Operation 4705 'trunc' 'trunc_ln127_827' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4706 [1/1] (0.00ns)   --->   "%trunc_ln127_82 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_827, i1 0" [src/enc.c:127]   --->   Operation 4706 'bitconcatenate' 'trunc_ln127_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4707 [1/1] (0.00ns)   --->   "%trunc_ln127_828 = trunc i8 %select_ln124_211" [src/enc.c:127]   --->   Operation 4707 'trunc' 'trunc_ln127_828' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4708 [1/1] (0.00ns)   --->   "%trunc_ln127_83 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_828, i1 0" [src/enc.c:127]   --->   Operation 4708 'bitconcatenate' 'trunc_ln127_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4709 [1/1] (0.00ns)   --->   "%x_assign_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_822, i1 %tmp_423" [src/enc.c:127]   --->   Operation 4709 'bitconcatenate' 'x_assign_126' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%trunc_ln127_843 = trunc i8 %select_ln124_214" [src/enc.c:127]   --->   Operation 4710 'trunc' 'trunc_ln127_843' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4711 [1/1] (0.00ns)   --->   "%or_ln127_84 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_837, i1 %tmp_429" [src/enc.c:127]   --->   Operation 4711 'bitconcatenate' 'or_ln127_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_215)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_84, i32 7" [src/enc.c:124]   --->   Operation 4712 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_215)   --->   "%xor_ln125_215 = xor i8 %z_84, i8 14" [src/enc.c:125]   --->   Operation 4713 'xor' 'xor_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4714 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_215 = select i1 %tmp_430, i8 %xor_ln125_215, i8 %z_84" [src/enc.c:124]   --->   Operation 4714 'select' 'select_ln124_215' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4715 [1/1] (0.00ns)   --->   "%trunc_ln127_844 = trunc i8 %select_ln124_215" [src/enc.c:127]   --->   Operation 4715 'trunc' 'trunc_ln127_844' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4716 [1/1] (0.00ns)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_215, i32 7" [src/enc.c:127]   --->   Operation 4716 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4717 [1/1] (0.00ns)   --->   "%trunc_ln127_845 = trunc i8 %select_ln124_215" [src/enc.c:127]   --->   Operation 4717 'trunc' 'trunc_ln127_845' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4718 [1/1] (0.00ns)   --->   "%trunc_ln127_846 = trunc i8 %select_ln124_215" [src/enc.c:127]   --->   Operation 4718 'trunc' 'trunc_ln127_846' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4719 [1/1] (0.00ns)   --->   "%trunc_ln127_847 = trunc i8 %select_ln124_215" [src/enc.c:127]   --->   Operation 4719 'trunc' 'trunc_ln127_847' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4720 [1/1] (0.00ns)   --->   "%trunc_ln127_848 = trunc i8 %select_ln124_215" [src/enc.c:127]   --->   Operation 4720 'trunc' 'trunc_ln127_848' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%trunc_ln127_849 = trunc i8 %select_ln124_215" [src/enc.c:127]   --->   Operation 4721 'trunc' 'trunc_ln127_849' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4722 [1/1] (0.00ns)   --->   "%x_assign_129 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_844, i1 %tmp_431" [src/enc.c:127]   --->   Operation 4722 'bitconcatenate' 'x_assign_129' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_216)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_215, i32 6" [src/enc.c:124]   --->   Operation 4723 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_216)   --->   "%xor_ln125_216 = xor i8 %x_assign_129, i8 14" [src/enc.c:125]   --->   Operation 4724 'xor' 'xor_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4725 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_216 = select i1 %tmp_432, i8 %xor_ln125_216, i8 %x_assign_129" [src/enc.c:124]   --->   Operation 4725 'select' 'select_ln124_216' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4726 [1/1] (0.00ns)   --->   "%trunc_ln127_850 = trunc i8 %select_ln124_216" [src/enc.c:127]   --->   Operation 4726 'trunc' 'trunc_ln127_850' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4727 [1/1] (0.00ns)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_216, i32 7" [src/enc.c:127]   --->   Operation 4727 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4728 [1/1] (0.00ns)   --->   "%x_assign_130 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_850, i1 %tmp_433" [src/enc.c:127]   --->   Operation 4728 'bitconcatenate' 'x_assign_130' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_217)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_216, i32 6" [src/enc.c:124]   --->   Operation 4729 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_217)   --->   "%xor_ln125_217 = xor i8 %x_assign_130, i8 14" [src/enc.c:125]   --->   Operation 4730 'xor' 'xor_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4731 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_217 = select i1 %tmp_434, i8 %xor_ln125_217, i8 %x_assign_130" [src/enc.c:124]   --->   Operation 4731 'select' 'select_ln124_217' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4732 [1/1] (0.00ns)   --->   "%trunc_ln127_851 = trunc i8 %select_ln124_217" [src/enc.c:127]   --->   Operation 4732 'trunc' 'trunc_ln127_851' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4733 [1/1] (0.00ns)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_217, i32 7" [src/enc.c:127]   --->   Operation 4733 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4734 [1/1] (0.00ns)   --->   "%trunc_ln127_852 = trunc i8 %select_ln124_217" [src/enc.c:127]   --->   Operation 4734 'trunc' 'trunc_ln127_852' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4735 [1/1] (0.00ns)   --->   "%trunc_ln127_853 = trunc i8 %select_ln124_217" [src/enc.c:127]   --->   Operation 4735 'trunc' 'trunc_ln127_853' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4736 [1/1] (0.00ns)   --->   "%trunc_ln127_854 = trunc i8 %select_ln124_217" [src/enc.c:127]   --->   Operation 4736 'trunc' 'trunc_ln127_854' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4737 [1/1] (0.00ns)   --->   "%trunc_ln127_855 = trunc i8 %select_ln124_217" [src/enc.c:127]   --->   Operation 4737 'trunc' 'trunc_ln127_855' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_218)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_211, i32 6" [src/enc.c:124]   --->   Operation 4738 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_218)   --->   "%xor_ln125_218 = xor i8 %x_assign_126, i8 14" [src/enc.c:125]   --->   Operation 4739 'xor' 'xor_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4740 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_218 = select i1 %tmp_436, i8 %xor_ln125_218, i8 %x_assign_126" [src/enc.c:124]   --->   Operation 4740 'select' 'select_ln124_218' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4741 [1/1] (0.00ns)   --->   "%trunc_ln127_858 = trunc i8 %select_ln124_218" [src/enc.c:127]   --->   Operation 4741 'trunc' 'trunc_ln127_858' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4742 [1/1] (0.00ns)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_218, i32 7" [src/enc.c:127]   --->   Operation 4742 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4743 [1/1] (0.00ns)   --->   "%x_assign_131 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_858, i1 %tmp_437" [src/enc.c:127]   --->   Operation 4743 'bitconcatenate' 'x_assign_131' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_219)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_218, i32 6" [src/enc.c:124]   --->   Operation 4744 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_219)   --->   "%xor_ln125_219 = xor i8 %x_assign_131, i8 14" [src/enc.c:125]   --->   Operation 4745 'xor' 'xor_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4746 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_219 = select i1 %tmp_438, i8 %xor_ln125_219, i8 %x_assign_131" [src/enc.c:124]   --->   Operation 4746 'select' 'select_ln124_219' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4747 [1/1] (0.00ns)   --->   "%trunc_ln127_859 = trunc i8 %select_ln124_219" [src/enc.c:127]   --->   Operation 4747 'trunc' 'trunc_ln127_859' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4748 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_219, i32 7" [src/enc.c:127]   --->   Operation 4748 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4749 [1/1] (0.00ns)   --->   "%trunc_ln127_860 = trunc i8 %select_ln124_219" [src/enc.c:127]   --->   Operation 4749 'trunc' 'trunc_ln127_860' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4750 [1/1] (0.00ns)   --->   "%trunc_ln127_861 = trunc i8 %select_ln124_219" [src/enc.c:127]   --->   Operation 4750 'trunc' 'trunc_ln127_861' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4751 [1/1] (0.00ns)   --->   "%trunc_ln127_862 = trunc i8 %select_ln124_219" [src/enc.c:127]   --->   Operation 4751 'trunc' 'trunc_ln127_862' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4752 [1/1] (0.00ns)   --->   "%trunc_ln127_863 = trunc i8 %select_ln124_219" [src/enc.c:127]   --->   Operation 4752 'trunc' 'trunc_ln127_863' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4753 [1/1] (0.00ns)   --->   "%or_ln117_569 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_820, i1 %tmp_421" [src/enc.c:117]   --->   Operation 4753 'bitconcatenate' 'or_ln117_569' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4754 [1/1] (0.00ns)   --->   "%or_ln117_570 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_835, i1 %tmp_425" [src/enc.c:117]   --->   Operation 4754 'bitconcatenate' 'or_ln117_570' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4755 [1/1] (0.00ns)   --->   "%or_ln117_571 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_819, i1 %tmp_421" [src/enc.c:117]   --->   Operation 4755 'bitconcatenate' 'or_ln117_571' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4756 [1/1] (0.00ns)   --->   "%or_ln117_572 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_834, i1 %tmp_425" [src/enc.c:117]   --->   Operation 4756 'bitconcatenate' 'or_ln117_572' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4757 [1/1] (0.00ns)   --->   "%or_ln117_573 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_818, i1 %tmp_421" [src/enc.c:117]   --->   Operation 4757 'bitconcatenate' 'or_ln117_573' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4758 [1/1] (0.00ns)   --->   "%or_ln117_574 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_833, i1 %tmp_425" [src/enc.c:117]   --->   Operation 4758 'bitconcatenate' 'or_ln117_574' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4759 [1/1] (0.00ns)   --->   "%or_ln117_575 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_817, i1 %tmp_421" [src/enc.c:117]   --->   Operation 4759 'bitconcatenate' 'or_ln117_575' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4760 [1/1] (0.00ns)   --->   "%or_ln117_576 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_832, i1 %tmp_425" [src/enc.c:117]   --->   Operation 4760 'bitconcatenate' 'or_ln117_576' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4761 [1/1] (0.00ns)   --->   "%or_ln117_577 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_816, i1 %tmp_421" [src/enc.c:117]   --->   Operation 4761 'bitconcatenate' 'or_ln117_577' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4762 [1/1] (0.00ns)   --->   "%or_ln117_578 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_831, i1 %tmp_425" [src/enc.c:117]   --->   Operation 4762 'bitconcatenate' 'or_ln117_578' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%or_ln117_579 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_821, i1 %tmp_421" [src/enc.c:117]   --->   Operation 4763 'bitconcatenate' 'or_ln117_579' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4764 [1/1] (0.00ns)   --->   "%or_ln117_580 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_830, i1 %tmp_425" [src/enc.c:117]   --->   Operation 4764 'bitconcatenate' 'or_ln117_580' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_172)   --->   "%xor_ln117_2129 = xor i8 %x_assign_127, i8 %or_ln127_83" [src/enc.c:117]   --->   Operation 4765 'xor' 'xor_ln117_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_399)   --->   "%trunc_ln117_285 = trunc i8 %z_84" [src/enc.c:117]   --->   Operation 4766 'trunc' 'trunc_ln117_285' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_399)   --->   "%xor_ln117_2130 = xor i1 %tmp_425, i1 %tmp_421" [src/enc.c:117]   --->   Operation 4767 'xor' 'xor_ln117_2130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%trunc_ln117_286 = trunc i8 %z_84" [src/enc.c:117]   --->   Operation 4768 'trunc' 'trunc_ln117_286' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%xor_ln117_2131 = xor i2 %or_ln117_580, i2 %or_ln117_579" [src/enc.c:117]   --->   Operation 4769 'xor' 'xor_ln117_2131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2170)   --->   "%trunc_ln117_287 = trunc i8 %z_84" [src/enc.c:117]   --->   Operation 4770 'trunc' 'trunc_ln117_287' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2170)   --->   "%xor_ln117_2132 = xor i3 %or_ln117_578, i3 %or_ln117_577" [src/enc.c:117]   --->   Operation 4771 'xor' 'xor_ln117_2132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2171)   --->   "%trunc_ln117_288 = trunc i8 %z_84" [src/enc.c:117]   --->   Operation 4772 'trunc' 'trunc_ln117_288' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2171)   --->   "%xor_ln117_2133 = xor i4 %or_ln117_576, i4 %or_ln117_575" [src/enc.c:117]   --->   Operation 4773 'xor' 'xor_ln117_2133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2172)   --->   "%trunc_ln117_289 = trunc i8 %z_84" [src/enc.c:117]   --->   Operation 4774 'trunc' 'trunc_ln117_289' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2172)   --->   "%xor_ln117_2134 = xor i5 %or_ln117_574, i5 %or_ln117_573" [src/enc.c:117]   --->   Operation 4775 'xor' 'xor_ln117_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2173)   --->   "%trunc_ln117_290 = trunc i8 %z_84" [src/enc.c:117]   --->   Operation 4776 'trunc' 'trunc_ln117_290' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2173)   --->   "%xor_ln117_2135 = xor i6 %or_ln117_572, i6 %or_ln117_571" [src/enc.c:117]   --->   Operation 4777 'xor' 'xor_ln117_2135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2174)   --->   "%trunc_ln117_291 = trunc i8 %z_84" [src/enc.c:117]   --->   Operation 4778 'trunc' 'trunc_ln117_291' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2174)   --->   "%xor_ln117_2136 = xor i7 %or_ln117_570, i7 %or_ln117_569" [src/enc.c:117]   --->   Operation 4779 'xor' 'xor_ln117_2136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_172)   --->   "%xor_ln117_2137 = xor i8 %xor_ln117_2129, i8 %z_84" [src/enc.c:117]   --->   Operation 4780 'xor' 'xor_ln117_2137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4781 [1/1] (0.00ns)   --->   "%or_ln117_581 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_842, i1 %tmp_429" [src/enc.c:117]   --->   Operation 4781 'bitconcatenate' 'or_ln117_581' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4782 [1/1] (0.00ns)   --->   "%or_ln117_582 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_841, i1 %tmp_429" [src/enc.c:117]   --->   Operation 4782 'bitconcatenate' 'or_ln117_582' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4783 [1/1] (0.00ns)   --->   "%or_ln117_583 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_840, i1 %tmp_429" [src/enc.c:117]   --->   Operation 4783 'bitconcatenate' 'or_ln117_583' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4784 [1/1] (0.00ns)   --->   "%or_ln117_584 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_839, i1 %tmp_429" [src/enc.c:117]   --->   Operation 4784 'bitconcatenate' 'or_ln117_584' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4785 [1/1] (0.00ns)   --->   "%or_ln117_585 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_838, i1 %tmp_429" [src/enc.c:117]   --->   Operation 4785 'bitconcatenate' 'or_ln117_585' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%or_ln117_586 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_843, i1 %tmp_429" [src/enc.c:117]   --->   Operation 4786 'bitconcatenate' 'or_ln117_586' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_172)   --->   "%xor_ln117_2145 = xor i8 %xor_ln117_132, i8 %or_ln127_84" [src/enc.c:117]   --->   Operation 4787 'xor' 'xor_ln117_2145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_399)   --->   "%xor_ln117_2146 = xor i1 %xor_ln117_2144, i1 %tmp_429" [src/enc.c:117]   --->   Operation 4788 'xor' 'xor_ln117_2146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%xor_ln117_2147 = xor i2 %xor_ln117_2143, i2 %or_ln117_586" [src/enc.c:117]   --->   Operation 4789 'xor' 'xor_ln117_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2170)   --->   "%xor_ln117_2148 = xor i3 %xor_ln117_2142, i3 %or_ln117_585" [src/enc.c:117]   --->   Operation 4790 'xor' 'xor_ln117_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2171)   --->   "%xor_ln117_2149 = xor i4 %xor_ln117_2141, i4 %or_ln117_584" [src/enc.c:117]   --->   Operation 4791 'xor' 'xor_ln117_2149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2172)   --->   "%xor_ln117_2150 = xor i5 %xor_ln117_2140, i5 %or_ln117_583" [src/enc.c:117]   --->   Operation 4792 'xor' 'xor_ln117_2150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2173)   --->   "%xor_ln117_2151 = xor i6 %xor_ln117_2139, i6 %or_ln117_582" [src/enc.c:117]   --->   Operation 4793 'xor' 'xor_ln117_2151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2174)   --->   "%xor_ln117_2152 = xor i7 %xor_ln117_2138, i7 %or_ln117_581" [src/enc.c:117]   --->   Operation 4794 'xor' 'xor_ln117_2152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_172)   --->   "%xor_ln117_2153 = xor i8 %xor_ln117_2145, i8 %x_assign_126" [src/enc.c:117]   --->   Operation 4795 'xor' 'xor_ln117_2153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2174)   --->   "%xor_ln117_2154 = xor i7 %xor_ln117_2136, i7 %trunc_ln117_291" [src/enc.c:117]   --->   Operation 4796 'xor' 'xor_ln117_2154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2174)   --->   "%xor_ln117_2155 = xor i7 %xor_ln117_2152, i7 %trunc_ln127_75" [src/enc.c:117]   --->   Operation 4797 'xor' 'xor_ln117_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2173)   --->   "%xor_ln117_2156 = xor i6 %xor_ln117_2135, i6 %trunc_ln117_290" [src/enc.c:117]   --->   Operation 4798 'xor' 'xor_ln117_2156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2173)   --->   "%xor_ln117_2157 = xor i6 %xor_ln117_2151, i6 %trunc_ln127_79" [src/enc.c:117]   --->   Operation 4799 'xor' 'xor_ln117_2157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2172)   --->   "%xor_ln117_2158 = xor i5 %xor_ln117_2134, i5 %trunc_ln117_289" [src/enc.c:117]   --->   Operation 4800 'xor' 'xor_ln117_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2172)   --->   "%xor_ln117_2159 = xor i5 %xor_ln117_2150, i5 %trunc_ln127_80" [src/enc.c:117]   --->   Operation 4801 'xor' 'xor_ln117_2159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2171)   --->   "%xor_ln117_2160 = xor i4 %xor_ln117_2133, i4 %trunc_ln117_288" [src/enc.c:117]   --->   Operation 4802 'xor' 'xor_ln117_2160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2171)   --->   "%xor_ln117_2161 = xor i4 %xor_ln117_2149, i4 %trunc_ln127_81" [src/enc.c:117]   --->   Operation 4803 'xor' 'xor_ln117_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2170)   --->   "%xor_ln117_2162 = xor i3 %xor_ln117_2132, i3 %trunc_ln117_287" [src/enc.c:117]   --->   Operation 4804 'xor' 'xor_ln117_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2170)   --->   "%xor_ln117_2163 = xor i3 %xor_ln117_2148, i3 %trunc_ln127_82" [src/enc.c:117]   --->   Operation 4805 'xor' 'xor_ln117_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%xor_ln117_2164 = xor i2 %xor_ln117_2131, i2 %trunc_ln117_286" [src/enc.c:117]   --->   Operation 4806 'xor' 'xor_ln117_2164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2169)   --->   "%xor_ln117_2165 = xor i2 %xor_ln117_2147, i2 %trunc_ln127_83" [src/enc.c:117]   --->   Operation 4807 'xor' 'xor_ln117_2165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_399)   --->   "%xor_ln117_2166 = xor i1 %xor_ln117_2130, i1 %trunc_ln117_285" [src/enc.c:117]   --->   Operation 4808 'xor' 'xor_ln117_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_399)   --->   "%xor_ln117_2167 = xor i1 %xor_ln117_2146, i1 %tmp_423" [src/enc.c:117]   --->   Operation 4809 'xor' 'xor_ln117_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4810 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_172 = xor i8 %xor_ln117_2153, i8 %xor_ln117_2137" [src/enc.c:117]   --->   Operation 4810 'xor' 'xor_ln117_172' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_399)   --->   "%xor_ln117_2168 = xor i1 %xor_ln117_2167, i1 %xor_ln117_2166" [src/enc.c:117]   --->   Operation 4811 'xor' 'xor_ln117_2168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4812 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2169 = xor i2 %xor_ln117_2165, i2 %xor_ln117_2164" [src/enc.c:117]   --->   Operation 4812 'xor' 'xor_ln117_2169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4813 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2170 = xor i3 %xor_ln117_2163, i3 %xor_ln117_2162" [src/enc.c:117]   --->   Operation 4813 'xor' 'xor_ln117_2170' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4814 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2171 = xor i4 %xor_ln117_2161, i4 %xor_ln117_2160" [src/enc.c:117]   --->   Operation 4814 'xor' 'xor_ln117_2171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4815 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2172 = xor i5 %xor_ln117_2159, i5 %xor_ln117_2158" [src/enc.c:117]   --->   Operation 4815 'xor' 'xor_ln117_2172' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4816 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2173 = xor i6 %xor_ln117_2157, i6 %xor_ln117_2156" [src/enc.c:117]   --->   Operation 4816 'xor' 'xor_ln117_2173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4817 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2174 = xor i7 %xor_ln117_2155, i7 %xor_ln117_2154" [src/enc.c:117]   --->   Operation 4817 'xor' 'xor_ln117_2174' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4818 [1/1] (0.00ns)   --->   "%or_ln117_599 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_812, i1 %tmp_417" [src/enc.c:117]   --->   Operation 4818 'bitconcatenate' 'or_ln117_599' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4819 [1/1] (0.00ns)   --->   "%or_ln117_600 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_811, i1 %tmp_417" [src/enc.c:117]   --->   Operation 4819 'bitconcatenate' 'or_ln117_600' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4820 [1/1] (0.00ns)   --->   "%or_ln117_601 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_810, i1 %tmp_417" [src/enc.c:117]   --->   Operation 4820 'bitconcatenate' 'or_ln117_601' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4821 [1/1] (0.00ns)   --->   "%or_ln117_602 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_809, i1 %tmp_417" [src/enc.c:117]   --->   Operation 4821 'bitconcatenate' 'or_ln117_602' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%or_ln117_603 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_813, i1 %tmp_417" [src/enc.c:117]   --->   Operation 4822 'bitconcatenate' 'or_ln117_603' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%trunc_ln117_298 = trunc i8 %z_86" [src/enc.c:117]   --->   Operation 4823 'trunc' 'trunc_ln117_298' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%xor_ln117_2216 = xor i3 %or_ln117_603, i3 %or_ln117_577" [src/enc.c:117]   --->   Operation 4824 'xor' 'xor_ln117_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2245)   --->   "%trunc_ln117_299 = trunc i8 %z_86" [src/enc.c:117]   --->   Operation 4825 'trunc' 'trunc_ln117_299' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2245)   --->   "%xor_ln117_2217 = xor i4 %or_ln117_602, i4 %or_ln117_575" [src/enc.c:117]   --->   Operation 4826 'xor' 'xor_ln117_2217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2246)   --->   "%trunc_ln117_300 = trunc i8 %z_86" [src/enc.c:117]   --->   Operation 4827 'trunc' 'trunc_ln117_300' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2246)   --->   "%xor_ln117_2218 = xor i5 %or_ln117_601, i5 %or_ln117_573" [src/enc.c:117]   --->   Operation 4828 'xor' 'xor_ln117_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2247)   --->   "%trunc_ln117_301 = trunc i8 %z_86" [src/enc.c:117]   --->   Operation 4829 'trunc' 'trunc_ln117_301' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2247)   --->   "%xor_ln117_2219 = xor i6 %or_ln117_600, i6 %or_ln117_571" [src/enc.c:117]   --->   Operation 4830 'xor' 'xor_ln117_2219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2248)   --->   "%trunc_ln117_302 = trunc i8 %z_86" [src/enc.c:117]   --->   Operation 4831 'trunc' 'trunc_ln117_302' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2248)   --->   "%xor_ln117_2220 = xor i7 %or_ln117_599, i7 %or_ln117_569" [src/enc.c:117]   --->   Operation 4832 'xor' 'xor_ln117_2220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4833 [1/1] (0.00ns)   --->   "%or_ln117_604 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_848, i1 %tmp_431" [src/enc.c:117]   --->   Operation 4833 'bitconcatenate' 'or_ln117_604' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4834 [1/1] (0.00ns)   --->   "%or_ln117_605 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_847, i1 %tmp_431" [src/enc.c:117]   --->   Operation 4834 'bitconcatenate' 'or_ln117_605' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4835 [1/1] (0.00ns)   --->   "%or_ln117_606 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_846, i1 %tmp_431" [src/enc.c:117]   --->   Operation 4835 'bitconcatenate' 'or_ln117_606' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4836 [1/1] (0.00ns)   --->   "%or_ln117_607 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_845, i1 %tmp_431" [src/enc.c:117]   --->   Operation 4836 'bitconcatenate' 'or_ln117_607' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%or_ln117_608 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_849, i1 %tmp_431" [src/enc.c:117]   --->   Operation 4837 'bitconcatenate' 'or_ln117_608' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%xor_ln117_2224 = xor i3 %or_ln117_608, i3 %or_ln117_585" [src/enc.c:117]   --->   Operation 4838 'xor' 'xor_ln117_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2245)   --->   "%xor_ln117_2226 = xor i4 %or_ln117_607, i4 %or_ln117_584" [src/enc.c:117]   --->   Operation 4839 'xor' 'xor_ln117_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2246)   --->   "%xor_ln117_2228 = xor i5 %or_ln117_606, i5 %or_ln117_583" [src/enc.c:117]   --->   Operation 4840 'xor' 'xor_ln117_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2247)   --->   "%xor_ln117_2230 = xor i6 %or_ln117_605, i6 %or_ln117_582" [src/enc.c:117]   --->   Operation 4841 'xor' 'xor_ln117_2230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2248)   --->   "%xor_ln117_2232 = xor i7 %or_ln117_604, i7 %or_ln117_581" [src/enc.c:117]   --->   Operation 4842 'xor' 'xor_ln117_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2248)   --->   "%xor_ln117_2234 = xor i7 %xor_ln117_2220, i7 %trunc_ln117_302" [src/enc.c:117]   --->   Operation 4843 'xor' 'xor_ln117_2234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2248)   --->   "%xor_ln117_2235 = xor i7 %xor_ln117_2232, i7 %xor_ln117_2231" [src/enc.c:117]   --->   Operation 4844 'xor' 'xor_ln117_2235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2247)   --->   "%xor_ln117_2236 = xor i6 %xor_ln117_2219, i6 %trunc_ln117_301" [src/enc.c:117]   --->   Operation 4845 'xor' 'xor_ln117_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2247)   --->   "%xor_ln117_2237 = xor i6 %xor_ln117_2230, i6 %xor_ln117_2229" [src/enc.c:117]   --->   Operation 4846 'xor' 'xor_ln117_2237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2246)   --->   "%xor_ln117_2238 = xor i5 %xor_ln117_2218, i5 %trunc_ln117_300" [src/enc.c:117]   --->   Operation 4847 'xor' 'xor_ln117_2238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2246)   --->   "%xor_ln117_2239 = xor i5 %xor_ln117_2228, i5 %xor_ln117_2227" [src/enc.c:117]   --->   Operation 4848 'xor' 'xor_ln117_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2245)   --->   "%xor_ln117_2240 = xor i4 %xor_ln117_2217, i4 %trunc_ln117_299" [src/enc.c:117]   --->   Operation 4849 'xor' 'xor_ln117_2240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2245)   --->   "%xor_ln117_2241 = xor i4 %xor_ln117_2226, i4 %xor_ln117_2225" [src/enc.c:117]   --->   Operation 4850 'xor' 'xor_ln117_2241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%xor_ln117_2242 = xor i3 %xor_ln117_2216, i3 %trunc_ln117_298" [src/enc.c:117]   --->   Operation 4851 'xor' 'xor_ln117_2242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2244)   --->   "%xor_ln117_2243 = xor i3 %xor_ln117_2224, i3 %xor_ln117_2223" [src/enc.c:117]   --->   Operation 4852 'xor' 'xor_ln117_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4853 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2244 = xor i3 %xor_ln117_2243, i3 %xor_ln117_2242" [src/enc.c:117]   --->   Operation 4853 'xor' 'xor_ln117_2244' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4854 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2245 = xor i4 %xor_ln117_2241, i4 %xor_ln117_2240" [src/enc.c:117]   --->   Operation 4854 'xor' 'xor_ln117_2245' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4855 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2246 = xor i5 %xor_ln117_2239, i5 %xor_ln117_2238" [src/enc.c:117]   --->   Operation 4855 'xor' 'xor_ln117_2246' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4856 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2247 = xor i6 %xor_ln117_2237, i6 %xor_ln117_2236" [src/enc.c:117]   --->   Operation 4856 'xor' 'xor_ln117_2247' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4857 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2248 = xor i7 %xor_ln117_2235, i7 %xor_ln117_2234" [src/enc.c:117]   --->   Operation 4857 'xor' 'xor_ln117_2248' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4858 [1/1] (0.00ns)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_172, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 4858 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4859 [1/2] (2.32ns)   --->   "%skey_load_30 = load i5 %skey_addr_14" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4859 'load' 'skey_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 4860 [2/2] (2.32ns)   --->   "%skey_load_31 = load i5 %skey_addr_15" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 4860 'load' 'skey_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 4861 [1/1] (0.00ns)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2174, i32 6" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 4861 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4862 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = trunc i8 %xor_ln117_172" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 4862 'trunc' 'trunc_ln213_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4863 [1/1] (0.00ns)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2248, i32 6" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 4863 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4864 [1/1] (0.00ns)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2173, i32 5" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 4864 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4865 [1/1] (0.00ns)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2247, i32 5" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 4865 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln117_2172, i32 4" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 4866 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4867 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = trunc i8 %xor_ln117_172" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 4867 'trunc' 'trunc_ln215_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4868 [1/1] (0.00ns)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln117_2246, i32 4" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 4868 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4869 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln117_2171, i32 3" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 4869 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4870 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln117_2245, i32 3" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 4870 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4871 [1/1] (0.00ns)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln117_2170, i32 2" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 4871 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4872 [1/1] (0.00ns)   --->   "%trunc_ln217_5 = trunc i8 %xor_ln117_172" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 4872 'trunc' 'trunc_ln217_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4873 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln117_2244, i32 2" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 4873 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4874 [1/1] (0.00ns)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln117_2169, i32 1" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 4874 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_399)   --->   "%t_127 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551, i1 %tmp_571, i1 %tmp_590, i1 %xor_ln117_2168" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 4875 'bitconcatenate' 't_127' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4876 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_399 = xor i8 %t_127, i8 167" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 4876 'xor' 'xor_ln117_399' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.74>
ST_44 : Operation 4877 [1/2] (3.25ns)   --->   "%z_72 = load i8 %clefia_s0_addr_36" [src/enc.c:143->src/enc.c:187]   --->   Operation 4877 'load' 'z_72' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4878 [1/2] (3.25ns)   --->   "%z_73 = load i8 %clefia_s1_addr_36" [src/enc.c:144->src/enc.c:187]   --->   Operation 4878 'load' 'z_73' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4879 [1/2] (3.25ns)   --->   "%z_74 = load i8 %clefia_s0_addr_37" [src/enc.c:145->src/enc.c:187]   --->   Operation 4879 'load' 'z_74' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4880 [1/2] (3.25ns)   --->   "%z_75 = load i8 %clefia_s1_addr_37" [src/enc.c:146->src/enc.c:187]   --->   Operation 4880 'load' 'z_75' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_180)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_73, i32 7" [src/enc.c:124]   --->   Operation 4881 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_180)   --->   "%xor_ln125_180 = xor i8 %z_73, i8 14" [src/enc.c:125]   --->   Operation 4882 'xor' 'xor_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4883 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_180 = select i1 %tmp_360, i8 %xor_ln125_180, i8 %z_73" [src/enc.c:124]   --->   Operation 4883 'select' 'select_ln124_180' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4884 [1/1] (0.00ns)   --->   "%trunc_ln127_718 = trunc i8 %select_ln124_180" [src/enc.c:127]   --->   Operation 4884 'trunc' 'trunc_ln127_718' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4885 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_180, i32 7" [src/enc.c:127]   --->   Operation 4885 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4886 [1/1] (0.00ns)   --->   "%trunc_ln127_719 = trunc i8 %select_ln124_180" [src/enc.c:127]   --->   Operation 4886 'trunc' 'trunc_ln127_719' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%trunc_ln127_720 = trunc i8 %select_ln124_180" [src/enc.c:127]   --->   Operation 4887 'trunc' 'trunc_ln127_720' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%trunc_ln127_721 = trunc i8 %select_ln124_180" [src/enc.c:127]   --->   Operation 4888 'trunc' 'trunc_ln127_721' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4889 [1/1] (0.00ns)   --->   "%x_assign_108 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_718, i1 %tmp_361" [src/enc.c:127]   --->   Operation 4889 'bitconcatenate' 'x_assign_108' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_181)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_74, i32 7" [src/enc.c:124]   --->   Operation 4890 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_181)   --->   "%xor_ln125_181 = xor i8 %z_74, i8 14" [src/enc.c:125]   --->   Operation 4891 'xor' 'xor_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4892 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_181 = select i1 %tmp_362, i8 %xor_ln125_181, i8 %z_74" [src/enc.c:124]   --->   Operation 4892 'select' 'select_ln124_181' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4893 [1/1] (0.00ns)   --->   "%trunc_ln127_722 = trunc i8 %select_ln124_181" [src/enc.c:127]   --->   Operation 4893 'trunc' 'trunc_ln127_722' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4894 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_181, i32 7" [src/enc.c:127]   --->   Operation 4894 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4895 [1/1] (0.00ns)   --->   "%trunc_ln127_723 = trunc i8 %select_ln124_181" [src/enc.c:127]   --->   Operation 4895 'trunc' 'trunc_ln127_723' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%trunc_ln127_724 = trunc i8 %select_ln124_181" [src/enc.c:127]   --->   Operation 4896 'trunc' 'trunc_ln127_724' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4897 [1/1] (0.00ns)   --->   "%x_assign_109 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_722, i1 %tmp_363" [src/enc.c:127]   --->   Operation 4897 'bitconcatenate' 'x_assign_109' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_182)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_181, i32 6" [src/enc.c:124]   --->   Operation 4898 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_182)   --->   "%xor_ln125_182 = xor i8 %x_assign_109, i8 14" [src/enc.c:125]   --->   Operation 4899 'xor' 'xor_ln125_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4900 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_182 = select i1 %tmp_364, i8 %xor_ln125_182, i8 %x_assign_109" [src/enc.c:124]   --->   Operation 4900 'select' 'select_ln124_182' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4901 [1/1] (0.00ns)   --->   "%trunc_ln127_725 = trunc i8 %select_ln124_182" [src/enc.c:127]   --->   Operation 4901 'trunc' 'trunc_ln127_725' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4902 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_182, i32 7" [src/enc.c:127]   --->   Operation 4902 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4903 [1/1] (0.00ns)   --->   "%trunc_ln127_726 = trunc i8 %select_ln124_182" [src/enc.c:127]   --->   Operation 4903 'trunc' 'trunc_ln127_726' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4904 [1/1] (0.00ns)   --->   "%trunc_ln127_727 = trunc i8 %select_ln124_182" [src/enc.c:127]   --->   Operation 4904 'trunc' 'trunc_ln127_727' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%trunc_ln127_728 = trunc i8 %select_ln124_182" [src/enc.c:127]   --->   Operation 4905 'trunc' 'trunc_ln127_728' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4906 [1/1] (0.00ns)   --->   "%or_ln127_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_725, i1 %tmp_365" [src/enc.c:127]   --->   Operation 4906 'bitconcatenate' 'or_ln127_71' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_183)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_75, i32 7" [src/enc.c:124]   --->   Operation 4907 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_183)   --->   "%xor_ln125_183 = xor i8 %z_75, i8 14" [src/enc.c:125]   --->   Operation 4908 'xor' 'xor_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4909 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_183 = select i1 %tmp_366, i8 %xor_ln125_183, i8 %z_75" [src/enc.c:124]   --->   Operation 4909 'select' 'select_ln124_183' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4910 [1/1] (0.00ns)   --->   "%trunc_ln127_729 = trunc i8 %select_ln124_183" [src/enc.c:127]   --->   Operation 4910 'trunc' 'trunc_ln127_729' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4911 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_183, i32 7" [src/enc.c:127]   --->   Operation 4911 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4912 [1/1] (0.00ns)   --->   "%trunc_ln127_730 = trunc i8 %select_ln124_183" [src/enc.c:127]   --->   Operation 4912 'trunc' 'trunc_ln127_730' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%trunc_ln127_731 = trunc i8 %select_ln124_183" [src/enc.c:127]   --->   Operation 4913 'trunc' 'trunc_ln127_731' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%trunc_ln127_732 = trunc i8 %select_ln124_183" [src/enc.c:127]   --->   Operation 4914 'trunc' 'trunc_ln127_732' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4915 [1/1] (0.00ns)   --->   "%x_assign_110 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_729, i1 %tmp_367" [src/enc.c:127]   --->   Operation 4915 'bitconcatenate' 'x_assign_110' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_184)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_183, i32 6" [src/enc.c:124]   --->   Operation 4916 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_184)   --->   "%xor_ln125_184 = xor i8 %x_assign_110, i8 14" [src/enc.c:125]   --->   Operation 4917 'xor' 'xor_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4918 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_184 = select i1 %tmp_368, i8 %xor_ln125_184, i8 %x_assign_110" [src/enc.c:124]   --->   Operation 4918 'select' 'select_ln124_184' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4919 [1/1] (0.00ns)   --->   "%trunc_ln127_733 = trunc i8 %select_ln124_184" [src/enc.c:127]   --->   Operation 4919 'trunc' 'trunc_ln127_733' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4920 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_184, i32 7" [src/enc.c:127]   --->   Operation 4920 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4921 [1/1] (0.00ns)   --->   "%trunc_ln127_734 = trunc i8 %select_ln124_184" [src/enc.c:127]   --->   Operation 4921 'trunc' 'trunc_ln127_734' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4922 [1/1] (0.00ns)   --->   "%trunc_ln127_735 = trunc i8 %select_ln124_184" [src/enc.c:127]   --->   Operation 4922 'trunc' 'trunc_ln127_735' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%trunc_ln127_736 = trunc i8 %select_ln124_184" [src/enc.c:127]   --->   Operation 4923 'trunc' 'trunc_ln127_736' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4924 [1/1] (0.00ns)   --->   "%or_ln127_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_733, i1 %tmp_369" [src/enc.c:127]   --->   Operation 4924 'bitconcatenate' 'or_ln127_72' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_185)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_72, i32 7" [src/enc.c:124]   --->   Operation 4925 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_185)   --->   "%xor_ln125_185 = xor i8 %z_72, i8 14" [src/enc.c:125]   --->   Operation 4926 'xor' 'xor_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4927 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_185 = select i1 %tmp_370, i8 %xor_ln125_185, i8 %z_72" [src/enc.c:124]   --->   Operation 4927 'select' 'select_ln124_185' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4928 [1/1] (0.00ns)   --->   "%trunc_ln127_737 = trunc i8 %select_ln124_185" [src/enc.c:127]   --->   Operation 4928 'trunc' 'trunc_ln127_737' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4929 [1/1] (0.00ns)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_185, i32 7" [src/enc.c:127]   --->   Operation 4929 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4930 [1/1] (0.00ns)   --->   "%trunc_ln127_738 = trunc i8 %select_ln124_185" [src/enc.c:127]   --->   Operation 4930 'trunc' 'trunc_ln127_738' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%trunc_ln127_739 = trunc i8 %select_ln124_185" [src/enc.c:127]   --->   Operation 4931 'trunc' 'trunc_ln127_739' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4932 [1/1] (0.00ns)   --->   "%x_assign_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_737, i1 %tmp_371" [src/enc.c:127]   --->   Operation 4932 'bitconcatenate' 'x_assign_111' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_186)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_185, i32 6" [src/enc.c:124]   --->   Operation 4933 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_186)   --->   "%xor_ln125_186 = xor i8 %x_assign_111, i8 14" [src/enc.c:125]   --->   Operation 4934 'xor' 'xor_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4935 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_186 = select i1 %tmp_372, i8 %xor_ln125_186, i8 %x_assign_111" [src/enc.c:124]   --->   Operation 4935 'select' 'select_ln124_186' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4936 [1/1] (0.00ns)   --->   "%trunc_ln127_740 = trunc i8 %select_ln124_186" [src/enc.c:127]   --->   Operation 4936 'trunc' 'trunc_ln127_740' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4937 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_186, i32 7" [src/enc.c:127]   --->   Operation 4937 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4938 [1/1] (0.00ns)   --->   "%trunc_ln127_741 = trunc i8 %select_ln124_186" [src/enc.c:127]   --->   Operation 4938 'trunc' 'trunc_ln127_741' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4939 [1/1] (0.00ns)   --->   "%or_ln127_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_740, i1 %tmp_373" [src/enc.c:127]   --->   Operation 4939 'bitconcatenate' 'or_ln127_73' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_187)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_180, i32 6" [src/enc.c:124]   --->   Operation 4940 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_187)   --->   "%xor_ln125_187 = xor i8 %x_assign_108, i8 14" [src/enc.c:125]   --->   Operation 4941 'xor' 'xor_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4942 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_187 = select i1 %tmp_374, i8 %xor_ln125_187, i8 %x_assign_108" [src/enc.c:124]   --->   Operation 4942 'select' 'select_ln124_187' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4943 [1/1] (0.00ns)   --->   "%trunc_ln127_742 = trunc i8 %select_ln124_187" [src/enc.c:127]   --->   Operation 4943 'trunc' 'trunc_ln127_742' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4944 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_187, i32 7" [src/enc.c:127]   --->   Operation 4944 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4945 [1/1] (0.00ns)   --->   "%trunc_ln127_743 = trunc i8 %select_ln124_187" [src/enc.c:127]   --->   Operation 4945 'trunc' 'trunc_ln127_743' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4946 [1/1] (0.00ns)   --->   "%or_ln127_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_742, i1 %tmp_375" [src/enc.c:127]   --->   Operation 4946 'bitconcatenate' 'or_ln127_74' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%or_ln117_517 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_728, i1 %tmp_365" [src/enc.c:117]   --->   Operation 4947 'bitconcatenate' 'or_ln117_517' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%or_ln117_518 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_732, i1 %tmp_367" [src/enc.c:117]   --->   Operation 4948 'bitconcatenate' 'or_ln117_518' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4949 [1/1] (0.00ns)   --->   "%or_ln117_519 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_727, i1 %tmp_365" [src/enc.c:117]   --->   Operation 4949 'bitconcatenate' 'or_ln117_519' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%or_ln117_520 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_731, i1 %tmp_367" [src/enc.c:117]   --->   Operation 4950 'bitconcatenate' 'or_ln117_520' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4951 [1/1] (0.00ns)   --->   "%or_ln117_521 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_726, i1 %tmp_365" [src/enc.c:117]   --->   Operation 4951 'bitconcatenate' 'or_ln117_521' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4952 [1/1] (0.00ns)   --->   "%or_ln117_522 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_730, i1 %tmp_367" [src/enc.c:117]   --->   Operation 4952 'bitconcatenate' 'or_ln117_522' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_148)   --->   "%xor_ln117_1951 = xor i8 %x_assign_110, i8 %or_ln127_71" [src/enc.c:117]   --->   Operation 4953 'xor' 'xor_ln117_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2305)   --->   "%trunc_ln117_262 = trunc i8 %z_72" [src/enc.c:117]   --->   Operation 4954 'trunc' 'trunc_ln117_262' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2305)   --->   "%xor_ln117_1952 = xor i7 %or_ln117_522, i7 %or_ln117_521" [src/enc.c:117]   --->   Operation 4955 'xor' 'xor_ln117_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%trunc_ln117_263 = trunc i8 %z_72" [src/enc.c:117]   --->   Operation 4956 'trunc' 'trunc_ln117_263' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%xor_ln117_1953 = xor i6 %or_ln117_520, i6 %or_ln117_519" [src/enc.c:117]   --->   Operation 4957 'xor' 'xor_ln117_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%trunc_ln117_264 = trunc i8 %z_72" [src/enc.c:117]   --->   Operation 4958 'trunc' 'trunc_ln117_264' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%xor_ln117_1954 = xor i5 %or_ln117_518, i5 %or_ln117_517" [src/enc.c:117]   --->   Operation 4959 'xor' 'xor_ln117_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_148)   --->   "%xor_ln117_1955 = xor i8 %xor_ln117_1951, i8 %z_72" [src/enc.c:117]   --->   Operation 4960 'xor' 'xor_ln117_1955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%or_ln117_523 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_736, i1 %tmp_369" [src/enc.c:117]   --->   Operation 4961 'bitconcatenate' 'or_ln117_523' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4962 [1/1] (0.00ns)   --->   "%or_ln117_524 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_735, i1 %tmp_369" [src/enc.c:117]   --->   Operation 4962 'bitconcatenate' 'or_ln117_524' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4963 [1/1] (0.00ns)   --->   "%or_ln117_525 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_734, i1 %tmp_369" [src/enc.c:117]   --->   Operation 4963 'bitconcatenate' 'or_ln117_525' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_148)   --->   "%xor_ln117_1959 = xor i8 %xor_ln117_124, i8 %or_ln127_72" [src/enc.c:117]   --->   Operation 4964 'xor' 'xor_ln117_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4965 [1/1] (0.00ns)   --->   "%or_ln117_526 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_719, i1 %tmp_361" [src/enc.c:117]   --->   Operation 4965 'bitconcatenate' 'or_ln117_526' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2305)   --->   "%xor_ln117_1960 = xor i7 %xor_ln117_1958, i7 %or_ln117_525" [src/enc.c:117]   --->   Operation 4966 'xor' 'xor_ln117_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%or_ln117_527 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_721, i1 %tmp_361" [src/enc.c:117]   --->   Operation 4967 'bitconcatenate' 'or_ln117_527' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%xor_ln117_1961 = xor i6 %xor_ln117_1957, i6 %or_ln117_524" [src/enc.c:117]   --->   Operation 4968 'xor' 'xor_ln117_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%or_ln117_528 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_720, i1 %tmp_361" [src/enc.c:117]   --->   Operation 4969 'bitconcatenate' 'or_ln117_528' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%xor_ln117_1962 = xor i5 %xor_ln117_1956, i5 %or_ln117_523" [src/enc.c:117]   --->   Operation 4970 'xor' 'xor_ln117_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_148)   --->   "%xor_ln117_1963 = xor i8 %xor_ln117_1959, i8 %x_assign_108" [src/enc.c:117]   --->   Operation 4971 'xor' 'xor_ln117_1963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%xor_ln117_1964 = xor i5 %xor_ln117_1954, i5 %trunc_ln117_264" [src/enc.c:117]   --->   Operation 4972 'xor' 'xor_ln117_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2307)   --->   "%xor_ln117_1965 = xor i5 %xor_ln117_1962, i5 %or_ln117_528" [src/enc.c:117]   --->   Operation 4973 'xor' 'xor_ln117_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%xor_ln117_1966 = xor i6 %xor_ln117_1953, i6 %trunc_ln117_263" [src/enc.c:117]   --->   Operation 4974 'xor' 'xor_ln117_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2306)   --->   "%xor_ln117_1967 = xor i6 %xor_ln117_1961, i6 %or_ln117_527" [src/enc.c:117]   --->   Operation 4975 'xor' 'xor_ln117_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2305)   --->   "%xor_ln117_1968 = xor i7 %xor_ln117_1952, i7 %trunc_ln117_262" [src/enc.c:117]   --->   Operation 4976 'xor' 'xor_ln117_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2305)   --->   "%xor_ln117_1969 = xor i7 %xor_ln117_1960, i7 %or_ln117_526" [src/enc.c:117]   --->   Operation 4977 'xor' 'xor_ln117_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4978 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_148 = xor i8 %xor_ln117_1963, i8 %xor_ln117_1955" [src/enc.c:117]   --->   Operation 4978 'xor' 'xor_ln117_148' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%or_ln117_529 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_724, i1 %tmp_363" [src/enc.c:117]   --->   Operation 4979 'bitconcatenate' 'or_ln117_529' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4980 [1/1] (0.00ns)   --->   "%or_ln117_530 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_723, i1 %tmp_363" [src/enc.c:117]   --->   Operation 4980 'bitconcatenate' 'or_ln117_530' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_149)   --->   "%xor_ln117_1970 = xor i8 %x_assign_109, i8 %or_ln127_71" [src/enc.c:117]   --->   Operation 4981 'xor' 'xor_ln117_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2326)   --->   "%trunc_ln117_265 = trunc i8 %z_73" [src/enc.c:117]   --->   Operation 4982 'trunc' 'trunc_ln117_265' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2326)   --->   "%xor_ln117_1971 = xor i7 %or_ln117_530, i7 %or_ln117_521" [src/enc.c:117]   --->   Operation 4983 'xor' 'xor_ln117_1971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%trunc_ln117_266 = trunc i8 %z_73" [src/enc.c:117]   --->   Operation 4984 'trunc' 'trunc_ln117_266' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%xor_ln117_1972 = xor i6 %or_ln117_529, i6 %or_ln117_519" [src/enc.c:117]   --->   Operation 4985 'xor' 'xor_ln117_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_149)   --->   "%xor_ln117_1973 = xor i8 %xor_ln117_1970, i8 %z_73" [src/enc.c:117]   --->   Operation 4986 'xor' 'xor_ln117_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_149)   --->   "%xor_ln117_1976 = xor i8 %xor_ln117_125, i8 %or_ln127_72" [src/enc.c:117]   --->   Operation 4987 'xor' 'xor_ln117_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4988 [1/1] (0.00ns)   --->   "%or_ln117_531 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_738, i1 %tmp_371" [src/enc.c:117]   --->   Operation 4988 'bitconcatenate' 'or_ln117_531' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2326)   --->   "%xor_ln117_1977 = xor i7 %xor_ln117_1975, i7 %or_ln117_525" [src/enc.c:117]   --->   Operation 4989 'xor' 'xor_ln117_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%or_ln117_532 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_739, i1 %tmp_371" [src/enc.c:117]   --->   Operation 4990 'bitconcatenate' 'or_ln117_532' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%xor_ln117_1978 = xor i6 %xor_ln117_1974, i6 %or_ln117_524" [src/enc.c:117]   --->   Operation 4991 'xor' 'xor_ln117_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_149)   --->   "%xor_ln117_1979 = xor i8 %xor_ln117_1976, i8 %x_assign_111" [src/enc.c:117]   --->   Operation 4992 'xor' 'xor_ln117_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%xor_ln117_1980 = xor i6 %xor_ln117_1972, i6 %trunc_ln117_266" [src/enc.c:117]   --->   Operation 4993 'xor' 'xor_ln117_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2327)   --->   "%xor_ln117_1981 = xor i6 %xor_ln117_1978, i6 %or_ln117_532" [src/enc.c:117]   --->   Operation 4994 'xor' 'xor_ln117_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2326)   --->   "%xor_ln117_1982 = xor i7 %xor_ln117_1971, i7 %trunc_ln117_265" [src/enc.c:117]   --->   Operation 4995 'xor' 'xor_ln117_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2326)   --->   "%xor_ln117_1983 = xor i7 %xor_ln117_1977, i7 %or_ln117_531" [src/enc.c:117]   --->   Operation 4996 'xor' 'xor_ln117_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4997 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_149 = xor i8 %xor_ln117_1979, i8 %xor_ln117_1973" [src/enc.c:117]   --->   Operation 4997 'xor' 'xor_ln117_149' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4998 [1/1] (0.00ns)   --->   "%or_ln117_533 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_741, i1 %tmp_373" [src/enc.c:117]   --->   Operation 4998 'bitconcatenate' 'or_ln117_533' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_150)   --->   "%xor_ln117_1984 = xor i8 %or_ln127_73, i8 %x_assign_110" [src/enc.c:117]   --->   Operation 4999 'xor' 'xor_ln117_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2342)   --->   "%trunc_ln117_267 = trunc i8 %z_74" [src/enc.c:117]   --->   Operation 5000 'trunc' 'trunc_ln117_267' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2342)   --->   "%xor_ln117_1985 = xor i7 %or_ln117_533, i7 %or_ln117_522" [src/enc.c:117]   --->   Operation 5001 'xor' 'xor_ln117_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_150)   --->   "%xor_ln117_1986 = xor i8 %xor_ln117_1984, i8 %z_74" [src/enc.c:117]   --->   Operation 5002 'xor' 'xor_ln117_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5003 [1/1] (0.00ns)   --->   "%or_ln117_534 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_743, i1 %tmp_375" [src/enc.c:117]   --->   Operation 5003 'bitconcatenate' 'or_ln117_534' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_150)   --->   "%xor_ln117_1988 = xor i8 %xor_ln117_126, i8 %or_ln127_74" [src/enc.c:117]   --->   Operation 5004 'xor' 'xor_ln117_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2342)   --->   "%xor_ln117_1989 = xor i7 %xor_ln117_1987, i7 %or_ln117_534" [src/enc.c:117]   --->   Operation 5005 'xor' 'xor_ln117_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_150)   --->   "%xor_ln117_1990 = xor i8 %xor_ln117_1988, i8 %x_assign_108" [src/enc.c:117]   --->   Operation 5006 'xor' 'xor_ln117_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2342)   --->   "%xor_ln117_1991 = xor i7 %xor_ln117_1985, i7 %trunc_ln117_267" [src/enc.c:117]   --->   Operation 5007 'xor' 'xor_ln117_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2342)   --->   "%xor_ln117_1992 = xor i7 %xor_ln117_1989, i7 %or_ln117_526" [src/enc.c:117]   --->   Operation 5008 'xor' 'xor_ln117_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5009 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_150 = xor i8 %xor_ln117_1990, i8 %xor_ln117_1986" [src/enc.c:117]   --->   Operation 5009 'xor' 'xor_ln117_150' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_151)   --->   "%xor_ln117_1993 = xor i8 %x_assign_109, i8 %or_ln127_73" [src/enc.c:117]   --->   Operation 5010 'xor' 'xor_ln117_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2352)   --->   "%trunc_ln117_268 = trunc i8 %z_75" [src/enc.c:117]   --->   Operation 5011 'trunc' 'trunc_ln117_268' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2352)   --->   "%xor_ln117_1994 = xor i7 %or_ln117_530, i7 %or_ln117_533" [src/enc.c:117]   --->   Operation 5012 'xor' 'xor_ln117_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_151)   --->   "%xor_ln117_1995 = xor i8 %xor_ln117_1993, i8 %z_75" [src/enc.c:117]   --->   Operation 5013 'xor' 'xor_ln117_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_151)   --->   "%xor_ln117_1996 = xor i8 %x_assign_111, i8 %or_ln127_74" [src/enc.c:117]   --->   Operation 5014 'xor' 'xor_ln117_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2352)   --->   "%xor_ln117_1998 = xor i7 %or_ln117_531, i7 %or_ln117_534" [src/enc.c:117]   --->   Operation 5015 'xor' 'xor_ln117_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_151)   --->   "%xor_ln117_1999 = xor i8 %xor_ln117_1996, i8 %xor_ln117_127" [src/enc.c:117]   --->   Operation 5016 'xor' 'xor_ln117_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2352)   --->   "%xor_ln117_2000 = xor i7 %xor_ln117_1994, i7 %trunc_ln117_268" [src/enc.c:117]   --->   Operation 5017 'xor' 'xor_ln117_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2352)   --->   "%xor_ln117_2001 = xor i7 %xor_ln117_1998, i7 %xor_ln117_1997" [src/enc.c:117]   --->   Operation 5018 'xor' 'xor_ln117_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5019 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_151 = xor i8 %xor_ln117_1999, i8 %xor_ln117_1995" [src/enc.c:117]   --->   Operation 5019 'xor' 'xor_ln117_151' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%trunc_ln127_856 = trunc i8 %select_ln124_217" [src/enc.c:127]   --->   Operation 5020 'trunc' 'trunc_ln127_856' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%trunc_ln127_857 = trunc i8 %select_ln124_217" [src/enc.c:127]   --->   Operation 5021 'trunc' 'trunc_ln127_857' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5022 [1/1] (0.00ns)   --->   "%or_ln127_85 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_851, i1 %tmp_435" [src/enc.c:127]   --->   Operation 5022 'bitconcatenate' 'or_ln127_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%trunc_ln127_864 = trunc i8 %select_ln124_219" [src/enc.c:127]   --->   Operation 5023 'trunc' 'trunc_ln127_864' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%trunc_ln127_865 = trunc i8 %select_ln124_219" [src/enc.c:127]   --->   Operation 5024 'trunc' 'trunc_ln127_865' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5025 [1/1] (0.00ns)   --->   "%or_ln127_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_859, i1 %tmp_439" [src/enc.c:127]   --->   Operation 5025 'bitconcatenate' 'or_ln127_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5026 [1/1] (0.00ns)   --->   "%or_ln117_587 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_855, i1 %tmp_435" [src/enc.c:117]   --->   Operation 5026 'bitconcatenate' 'or_ln117_587' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5027 [1/1] (0.00ns)   --->   "%or_ln117_588 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_854, i1 %tmp_435" [src/enc.c:117]   --->   Operation 5027 'bitconcatenate' 'or_ln117_588' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5028 [1/1] (0.00ns)   --->   "%or_ln117_589 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_853, i1 %tmp_435" [src/enc.c:117]   --->   Operation 5028 'bitconcatenate' 'or_ln117_589' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5029 [1/1] (0.00ns)   --->   "%or_ln117_590 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_852, i1 %tmp_435" [src/enc.c:117]   --->   Operation 5029 'bitconcatenate' 'or_ln117_590' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%or_ln117_591 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_857, i1 %tmp_435" [src/enc.c:117]   --->   Operation 5030 'bitconcatenate' 'or_ln117_591' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%or_ln117_592 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_856, i1 %tmp_435" [src/enc.c:117]   --->   Operation 5031 'bitconcatenate' 'or_ln117_592' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_173)   --->   "%xor_ln117_2175 = xor i8 %x_assign_127, i8 %or_ln127_85" [src/enc.c:117]   --->   Operation 5032 'xor' 'xor_ln117_2175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%trunc_ln117_292 = trunc i8 %z_85" [src/enc.c:117]   --->   Operation 5033 'trunc' 'trunc_ln117_292' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%xor_ln117_2176 = xor i2 %or_ln117_580, i2 %or_ln117_592" [src/enc.c:117]   --->   Operation 5034 'xor' 'xor_ln117_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%trunc_ln117_293 = trunc i8 %z_85" [src/enc.c:117]   --->   Operation 5035 'trunc' 'trunc_ln117_293' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%xor_ln117_2177 = xor i3 %or_ln117_578, i3 %or_ln117_591" [src/enc.c:117]   --->   Operation 5036 'xor' 'xor_ln117_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2211)   --->   "%trunc_ln117_294 = trunc i8 %z_85" [src/enc.c:117]   --->   Operation 5037 'trunc' 'trunc_ln117_294' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2211)   --->   "%xor_ln117_2178 = xor i4 %or_ln117_576, i4 %or_ln117_590" [src/enc.c:117]   --->   Operation 5038 'xor' 'xor_ln117_2178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2212)   --->   "%trunc_ln117_295 = trunc i8 %z_85" [src/enc.c:117]   --->   Operation 5039 'trunc' 'trunc_ln117_295' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2212)   --->   "%xor_ln117_2179 = xor i5 %or_ln117_574, i5 %or_ln117_589" [src/enc.c:117]   --->   Operation 5040 'xor' 'xor_ln117_2179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2213)   --->   "%trunc_ln117_296 = trunc i8 %z_85" [src/enc.c:117]   --->   Operation 5041 'trunc' 'trunc_ln117_296' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2213)   --->   "%xor_ln117_2180 = xor i6 %or_ln117_572, i6 %or_ln117_588" [src/enc.c:117]   --->   Operation 5042 'xor' 'xor_ln117_2180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2214)   --->   "%trunc_ln117_297 = trunc i8 %z_85" [src/enc.c:117]   --->   Operation 5043 'trunc' 'trunc_ln117_297' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2214)   --->   "%xor_ln117_2181 = xor i7 %or_ln117_570, i7 %or_ln117_587" [src/enc.c:117]   --->   Operation 5044 'xor' 'xor_ln117_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_173)   --->   "%xor_ln117_2182 = xor i8 %xor_ln117_2175, i8 %z_85" [src/enc.c:117]   --->   Operation 5045 'xor' 'xor_ln117_2182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5046 [1/1] (0.00ns)   --->   "%or_ln117_593 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_863, i1 %tmp_439" [src/enc.c:117]   --->   Operation 5046 'bitconcatenate' 'or_ln117_593' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5047 [1/1] (0.00ns)   --->   "%or_ln117_594 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_862, i1 %tmp_439" [src/enc.c:117]   --->   Operation 5047 'bitconcatenate' 'or_ln117_594' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5048 [1/1] (0.00ns)   --->   "%or_ln117_595 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_861, i1 %tmp_439" [src/enc.c:117]   --->   Operation 5048 'bitconcatenate' 'or_ln117_595' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5049 [1/1] (0.00ns)   --->   "%or_ln117_596 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_860, i1 %tmp_439" [src/enc.c:117]   --->   Operation 5049 'bitconcatenate' 'or_ln117_596' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%or_ln117_597 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_865, i1 %tmp_439" [src/enc.c:117]   --->   Operation 5050 'bitconcatenate' 'or_ln117_597' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%or_ln117_598 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_864, i1 %tmp_439" [src/enc.c:117]   --->   Operation 5051 'bitconcatenate' 'or_ln117_598' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_173)   --->   "%xor_ln117_2189 = xor i8 %xor_ln117_133, i8 %or_ln127_86" [src/enc.c:117]   --->   Operation 5052 'xor' 'xor_ln117_2189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%xor_ln117_2190 = xor i2 %xor_ln117_2188, i2 %or_ln117_598" [src/enc.c:117]   --->   Operation 5053 'xor' 'xor_ln117_2190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%xor_ln117_2191 = xor i3 %xor_ln117_2187, i3 %or_ln117_597" [src/enc.c:117]   --->   Operation 5054 'xor' 'xor_ln117_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2211)   --->   "%xor_ln117_2192 = xor i4 %xor_ln117_2186, i4 %or_ln117_596" [src/enc.c:117]   --->   Operation 5055 'xor' 'xor_ln117_2192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2212)   --->   "%xor_ln117_2193 = xor i5 %xor_ln117_2185, i5 %or_ln117_595" [src/enc.c:117]   --->   Operation 5056 'xor' 'xor_ln117_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2213)   --->   "%xor_ln117_2194 = xor i6 %xor_ln117_2184, i6 %or_ln117_594" [src/enc.c:117]   --->   Operation 5057 'xor' 'xor_ln117_2194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2214)   --->   "%xor_ln117_2195 = xor i7 %xor_ln117_2183, i7 %or_ln117_593" [src/enc.c:117]   --->   Operation 5058 'xor' 'xor_ln117_2195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_173)   --->   "%xor_ln117_2196 = xor i8 %xor_ln117_2189, i8 %x_assign_126" [src/enc.c:117]   --->   Operation 5059 'xor' 'xor_ln117_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2214)   --->   "%xor_ln117_2197 = xor i7 %xor_ln117_2181, i7 %trunc_ln117_297" [src/enc.c:117]   --->   Operation 5060 'xor' 'xor_ln117_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2214)   --->   "%xor_ln117_2198 = xor i7 %xor_ln117_2195, i7 %trunc_ln127_75" [src/enc.c:117]   --->   Operation 5061 'xor' 'xor_ln117_2198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2213)   --->   "%xor_ln117_2199 = xor i6 %xor_ln117_2180, i6 %trunc_ln117_296" [src/enc.c:117]   --->   Operation 5062 'xor' 'xor_ln117_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2213)   --->   "%xor_ln117_2200 = xor i6 %xor_ln117_2194, i6 %trunc_ln127_79" [src/enc.c:117]   --->   Operation 5063 'xor' 'xor_ln117_2200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2212)   --->   "%xor_ln117_2201 = xor i5 %xor_ln117_2179, i5 %trunc_ln117_295" [src/enc.c:117]   --->   Operation 5064 'xor' 'xor_ln117_2201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2212)   --->   "%xor_ln117_2202 = xor i5 %xor_ln117_2193, i5 %trunc_ln127_80" [src/enc.c:117]   --->   Operation 5065 'xor' 'xor_ln117_2202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2211)   --->   "%xor_ln117_2203 = xor i4 %xor_ln117_2178, i4 %trunc_ln117_294" [src/enc.c:117]   --->   Operation 5066 'xor' 'xor_ln117_2203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2211)   --->   "%xor_ln117_2204 = xor i4 %xor_ln117_2192, i4 %trunc_ln127_81" [src/enc.c:117]   --->   Operation 5067 'xor' 'xor_ln117_2204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%xor_ln117_2205 = xor i3 %xor_ln117_2177, i3 %trunc_ln117_293" [src/enc.c:117]   --->   Operation 5068 'xor' 'xor_ln117_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2210)   --->   "%xor_ln117_2206 = xor i3 %xor_ln117_2191, i3 %trunc_ln127_82" [src/enc.c:117]   --->   Operation 5069 'xor' 'xor_ln117_2206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%xor_ln117_2207 = xor i2 %xor_ln117_2176, i2 %trunc_ln117_292" [src/enc.c:117]   --->   Operation 5070 'xor' 'xor_ln117_2207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2209)   --->   "%xor_ln117_2208 = xor i2 %xor_ln117_2190, i2 %trunc_ln127_83" [src/enc.c:117]   --->   Operation 5071 'xor' 'xor_ln117_2208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5072 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_173 = xor i8 %xor_ln117_2196, i8 %xor_ln117_2182" [src/enc.c:117]   --->   Operation 5072 'xor' 'xor_ln117_173' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5073 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2209 = xor i2 %xor_ln117_2208, i2 %xor_ln117_2207" [src/enc.c:117]   --->   Operation 5073 'xor' 'xor_ln117_2209' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5074 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2210 = xor i3 %xor_ln117_2206, i3 %xor_ln117_2205" [src/enc.c:117]   --->   Operation 5074 'xor' 'xor_ln117_2210' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5075 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2211 = xor i4 %xor_ln117_2204, i4 %xor_ln117_2203" [src/enc.c:117]   --->   Operation 5075 'xor' 'xor_ln117_2211' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5076 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2212 = xor i5 %xor_ln117_2202, i5 %xor_ln117_2201" [src/enc.c:117]   --->   Operation 5076 'xor' 'xor_ln117_2212' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5077 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2213 = xor i6 %xor_ln117_2200, i6 %xor_ln117_2199" [src/enc.c:117]   --->   Operation 5077 'xor' 'xor_ln117_2213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5078 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2214 = xor i7 %xor_ln117_2198, i7 %xor_ln117_2197" [src/enc.c:117]   --->   Operation 5078 'xor' 'xor_ln117_2214' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_174)   --->   "%xor_ln117_2215 = xor i8 %x_assign_124, i8 %or_ln127_83" [src/enc.c:117]   --->   Operation 5079 'xor' 'xor_ln117_2215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_174)   --->   "%xor_ln117_2221 = xor i8 %xor_ln117_2215, i8 %z_86" [src/enc.c:117]   --->   Operation 5080 'xor' 'xor_ln117_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_174)   --->   "%xor_ln117_2222 = xor i8 %x_assign_129, i8 %or_ln127_84" [src/enc.c:117]   --->   Operation 5081 'xor' 'xor_ln117_2222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_174)   --->   "%xor_ln117_2233 = xor i8 %xor_ln117_2222, i8 %xor_ln117_134" [src/enc.c:117]   --->   Operation 5082 'xor' 'xor_ln117_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5083 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_174 = xor i8 %xor_ln117_2233, i8 %xor_ln117_2221" [src/enc.c:117]   --->   Operation 5083 'xor' 'xor_ln117_174' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_175)   --->   "%xor_ln117_2249 = xor i8 %x_assign_124, i8 %or_ln127_85" [src/enc.c:117]   --->   Operation 5084 'xor' 'xor_ln117_2249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2273)   --->   "%trunc_ln117_303 = trunc i8 %z_87" [src/enc.c:117]   --->   Operation 5085 'trunc' 'trunc_ln117_303' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2273)   --->   "%xor_ln117_2250 = xor i4 %or_ln117_602, i4 %or_ln117_590" [src/enc.c:117]   --->   Operation 5086 'xor' 'xor_ln117_2250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2274)   --->   "%trunc_ln117_304 = trunc i8 %z_87" [src/enc.c:117]   --->   Operation 5087 'trunc' 'trunc_ln117_304' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2274)   --->   "%xor_ln117_2251 = xor i5 %or_ln117_601, i5 %or_ln117_589" [src/enc.c:117]   --->   Operation 5088 'xor' 'xor_ln117_2251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2275)   --->   "%trunc_ln117_305 = trunc i8 %z_87" [src/enc.c:117]   --->   Operation 5089 'trunc' 'trunc_ln117_305' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2275)   --->   "%xor_ln117_2252 = xor i6 %or_ln117_600, i6 %or_ln117_588" [src/enc.c:117]   --->   Operation 5090 'xor' 'xor_ln117_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2276)   --->   "%trunc_ln117_306 = trunc i8 %z_87" [src/enc.c:117]   --->   Operation 5091 'trunc' 'trunc_ln117_306' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2276)   --->   "%xor_ln117_2253 = xor i7 %or_ln117_599, i7 %or_ln117_587" [src/enc.c:117]   --->   Operation 5092 'xor' 'xor_ln117_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_175)   --->   "%xor_ln117_2254 = xor i8 %xor_ln117_2249, i8 %z_87" [src/enc.c:117]   --->   Operation 5093 'xor' 'xor_ln117_2254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_175)   --->   "%xor_ln117_2255 = xor i8 %x_assign_129, i8 %or_ln127_86" [src/enc.c:117]   --->   Operation 5094 'xor' 'xor_ln117_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2273)   --->   "%xor_ln117_2257 = xor i4 %or_ln117_607, i4 %or_ln117_596" [src/enc.c:117]   --->   Operation 5095 'xor' 'xor_ln117_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2274)   --->   "%xor_ln117_2259 = xor i5 %or_ln117_606, i5 %or_ln117_595" [src/enc.c:117]   --->   Operation 5096 'xor' 'xor_ln117_2259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2275)   --->   "%xor_ln117_2261 = xor i6 %or_ln117_605, i6 %or_ln117_594" [src/enc.c:117]   --->   Operation 5097 'xor' 'xor_ln117_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2276)   --->   "%xor_ln117_2263 = xor i7 %or_ln117_604, i7 %or_ln117_593" [src/enc.c:117]   --->   Operation 5098 'xor' 'xor_ln117_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_175)   --->   "%xor_ln117_2264 = xor i8 %xor_ln117_2255, i8 %xor_ln117_135" [src/enc.c:117]   --->   Operation 5099 'xor' 'xor_ln117_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2276)   --->   "%xor_ln117_2265 = xor i7 %xor_ln117_2253, i7 %trunc_ln117_306" [src/enc.c:117]   --->   Operation 5100 'xor' 'xor_ln117_2265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2276)   --->   "%xor_ln117_2266 = xor i7 %xor_ln117_2263, i7 %xor_ln117_2262" [src/enc.c:117]   --->   Operation 5101 'xor' 'xor_ln117_2266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2275)   --->   "%xor_ln117_2267 = xor i6 %xor_ln117_2252, i6 %trunc_ln117_305" [src/enc.c:117]   --->   Operation 5102 'xor' 'xor_ln117_2267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2275)   --->   "%xor_ln117_2268 = xor i6 %xor_ln117_2261, i6 %xor_ln117_2260" [src/enc.c:117]   --->   Operation 5103 'xor' 'xor_ln117_2268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2274)   --->   "%xor_ln117_2269 = xor i5 %xor_ln117_2251, i5 %trunc_ln117_304" [src/enc.c:117]   --->   Operation 5104 'xor' 'xor_ln117_2269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2274)   --->   "%xor_ln117_2270 = xor i5 %xor_ln117_2259, i5 %xor_ln117_2258" [src/enc.c:117]   --->   Operation 5105 'xor' 'xor_ln117_2270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2273)   --->   "%xor_ln117_2271 = xor i4 %xor_ln117_2250, i4 %trunc_ln117_303" [src/enc.c:117]   --->   Operation 5106 'xor' 'xor_ln117_2271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2273)   --->   "%xor_ln117_2272 = xor i4 %xor_ln117_2257, i4 %xor_ln117_2256" [src/enc.c:117]   --->   Operation 5107 'xor' 'xor_ln117_2272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5108 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_175 = xor i8 %xor_ln117_2264, i8 %xor_ln117_2254" [src/enc.c:117]   --->   Operation 5108 'xor' 'xor_ln117_175' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5109 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2273 = xor i4 %xor_ln117_2272, i4 %xor_ln117_2271" [src/enc.c:117]   --->   Operation 5109 'xor' 'xor_ln117_2273' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5110 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2274 = xor i5 %xor_ln117_2270, i5 %xor_ln117_2269" [src/enc.c:117]   --->   Operation 5110 'xor' 'xor_ln117_2274' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5111 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2275 = xor i6 %xor_ln117_2268, i6 %xor_ln117_2267" [src/enc.c:117]   --->   Operation 5111 'xor' 'xor_ln117_2275' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5112 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2276 = xor i7 %xor_ln117_2266, i7 %xor_ln117_2265" [src/enc.c:117]   --->   Operation 5112 'xor' 'xor_ln117_2276' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5113 [1/1] (0.99ns)   --->   "%xor_ln117_185 = xor i8 %xor_ln117_173, i8 237" [src/enc.c:117]   --->   Operation 5113 'xor' 'xor_ln117_185' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5114 [1/1] (0.99ns)   --->   "%xor_ln117_187 = xor i8 %xor_ln117_175, i8 63" [src/enc.c:117]   --->   Operation 5114 'xor' 'xor_ln117_187' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5115 [1/1] (0.00ns)   --->   "%zext_ln167_11 = zext i8 %xor_ln117_185" [src/enc.c:167->src/enc.c:188]   --->   Operation 5115 'zext' 'zext_ln167_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5116 [1/1] (0.00ns)   --->   "%clefia_s0_addr_46 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_11" [src/enc.c:167->src/enc.c:188]   --->   Operation 5116 'getelementptr' 'clefia_s0_addr_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5117 [2/2] (3.25ns)   --->   "%z_93 = load i8 %clefia_s0_addr_46" [src/enc.c:167->src/enc.c:188]   --->   Operation 5117 'load' 'z_93' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 5118 [1/1] (0.00ns)   --->   "%zext_ln169_11 = zext i8 %xor_ln117_187" [src/enc.c:169->src/enc.c:188]   --->   Operation 5118 'zext' 'zext_ln169_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5119 [1/1] (0.00ns)   --->   "%clefia_s0_addr_47 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_11" [src/enc.c:169->src/enc.c:188]   --->   Operation 5119 'getelementptr' 'clefia_s0_addr_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5120 [2/2] (3.25ns)   --->   "%z_95 = load i8 %clefia_s0_addr_47" [src/enc.c:169->src/enc.c:188]   --->   Operation 5120 'load' 'z_95' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 5121 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2305 = xor i7 %xor_ln117_1969, i7 %xor_ln117_1968" [src/enc.c:117]   --->   Operation 5121 'xor' 'xor_ln117_2305' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5122 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2306 = xor i6 %xor_ln117_1967, i6 %xor_ln117_1966" [src/enc.c:117]   --->   Operation 5122 'xor' 'xor_ln117_2306' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5123 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2307 = xor i5 %xor_ln117_1965, i5 %xor_ln117_1964" [src/enc.c:117]   --->   Operation 5123 'xor' 'xor_ln117_2307' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5124 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2326 = xor i7 %xor_ln117_1983, i7 %xor_ln117_1982" [src/enc.c:117]   --->   Operation 5124 'xor' 'xor_ln117_2326' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5125 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2327 = xor i6 %xor_ln117_1981, i6 %xor_ln117_1980" [src/enc.c:117]   --->   Operation 5125 'xor' 'xor_ln117_2327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2342 = xor i7 %xor_ln117_1992, i7 %xor_ln117_1991" [src/enc.c:117]   --->   Operation 5126 'xor' 'xor_ln117_2342' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5127 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2352 = xor i7 %xor_ln117_2001, i7 %xor_ln117_2000" [src/enc.c:117]   --->   Operation 5127 'xor' 'xor_ln117_2352' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5128 [1/1] (0.00ns)   --->   "%rk_addr_17 = getelementptr i8 %rk, i64 0, i64 17" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5128 'getelementptr' 'rk_addr_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5129 [1/1] (0.99ns)   --->   "%xor_ln117_201 = xor i8 %xor_ln117_173, i8 38" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5129 'xor' 'xor_ln117_201' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5130 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_201, i8 %rk_addr_17" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5130 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_44 : Operation 5131 [1/1] (0.00ns)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_173, i32 7" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 5131 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5132 [1/1] (0.00ns)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_174, i32 7" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5132 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_234)   --->   "%trunc_ln213 = trunc i8 %xor_ln117_173" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5133 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_234)   --->   "%t_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln213, i1 %tmp_483" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5134 'bitconcatenate' 't_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5135 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_175, i32 7" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5135 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_235)   --->   "%trunc_ln214 = trunc i8 %xor_ln117_174" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5136 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_235)   --->   "%t_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln214, i1 %tmp_484" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5137 'bitconcatenate' 't_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_234)   --->   "%xor_ln117_2367 = xor i8 %t_10, i8 177" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5138 'xor' 'xor_ln117_2367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5139 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_234 = xor i8 %xor_ln117_2367, i8 %skey_load_26" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5139 'xor' 'xor_ln117_234' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_235)   --->   "%xor_ln117_2368 = xor i8 %t_11, i8 52" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5140 'xor' 'xor_ln117_2368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5141 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_235 = xor i8 %xor_ln117_2368, i8 %skey_load_27" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5141 'xor' 'xor_ln117_235' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5142 [1/2] (2.32ns)   --->   "%skey_load_31 = load i5 %skey_addr_15" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5142 'load' 'skey_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 5143 [1/1] (0.00ns)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2214, i32 6" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5143 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5144 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i8 %xor_ln117_173" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5144 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5145 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2276, i32 6" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5145 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5146 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i8 %xor_ln117_174" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5146 'trunc' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5147 [1/1] (0.00ns)   --->   "%trunc_ln216_1 = trunc i8 %xor_ln117_175" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5147 'trunc' 'trunc_ln216_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5148 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2213, i32 5" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5148 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_284)   --->   "%trunc_ln215_2 = trunc i8 %xor_ln117_173" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5149 'trunc' 'trunc_ln215_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_284)   --->   "%t_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln215_2, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5150 'bitconcatenate' 't_44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5151 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2275, i32 5" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5151 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_285)   --->   "%trunc_ln216_2 = trunc i8 %xor_ln117_174" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5152 'trunc' 'trunc_ln216_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_285)   --->   "%t_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln216_2, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5153 'bitconcatenate' 't_45' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_284)   --->   "%xor_ln117_2385 = xor i8 %t_44, i8 161" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5154 'xor' 'xor_ln117_2385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5155 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_284 = xor i8 %xor_ln117_2385, i8 %skey_load_28" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5155 'xor' 'xor_ln117_284' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_285)   --->   "%xor_ln117_2386 = xor i8 %t_45, i8 57" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5156 'xor' 'xor_ln117_2386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5157 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_285 = xor i8 %xor_ln117_2386, i8 %skey_load_29" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5157 'xor' 'xor_ln117_285' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5158 [1/1] (0.00ns)   --->   "%tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln117_2212, i32 4" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5158 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5159 [1/1] (0.00ns)   --->   "%trunc_ln216_3 = trunc i8 %xor_ln117_173" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5159 'trunc' 'trunc_ln216_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5160 [1/1] (0.00ns)   --->   "%tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln117_2274, i32 4" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5160 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5161 [1/1] (0.00ns)   --->   "%trunc_ln217_3 = trunc i8 %xor_ln117_174" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5161 'trunc' 'trunc_ln217_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5162 [1/1] (0.00ns)   --->   "%trunc_ln218_4 = trunc i8 %xor_ln117_175" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5162 'trunc' 'trunc_ln218_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5163 [1/1] (0.00ns)   --->   "%trunc_ln209_4 = trunc i8 %xor_ln117_175" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5163 'trunc' 'trunc_ln209_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5164 [1/1] (0.00ns)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln117_2211, i32 3" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5164 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_334)   --->   "%trunc_ln217_4 = trunc i8 %xor_ln117_173" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5165 'trunc' 'trunc_ln217_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_334)   --->   "%t_78 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %trunc_ln217_4, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5166 'bitconcatenate' 't_78' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5167 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln117_2273, i32 3" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5167 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_335)   --->   "%trunc_ln218_5 = trunc i8 %xor_ln117_174" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5168 'trunc' 'trunc_ln218_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_335)   --->   "%t_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %trunc_ln218_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537, i1 %tmp_555" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5169 'bitconcatenate' 't_79' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_334)   --->   "%xor_ln117_2403 = xor i8 %t_78, i8 52" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5170 'xor' 'xor_ln117_2403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5171 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_334 = xor i8 %xor_ln117_2403, i8 %skey_load_30" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5171 'xor' 'xor_ln117_334' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_335)   --->   "%xor_ln117_2404 = xor i8 %t_79, i8 201" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5172 'xor' 'xor_ln117_2404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5173 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_335 = xor i8 %xor_ln117_2404, i8 %skey_load_31" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5173 'xor' 'xor_ln117_335' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5174 [1/1] (0.00ns)   --->   "%trunc_ln209_5 = trunc i8 %xor_ln117_174" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5174 'trunc' 'trunc_ln209_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5175 [1/1] (0.00ns)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln117_2210, i32 2" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5175 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5176 [1/1] (0.00ns)   --->   "%trunc_ln218_6 = trunc i8 %xor_ln117_173" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5176 'trunc' 'trunc_ln218_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_375)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_175, i32 3" [src/enc.c:117]   --->   Operation 5177 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5178 [1/1] (0.00ns)   --->   "%trunc_ln209_6 = trunc i8 %xor_ln117_173" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5178 'trunc' 'trunc_ln209_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_375)   --->   "%t_103 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_581, i1 %trunc_ln209_6, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554, i1 %tmp_574" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5179 'bitconcatenate' 't_103' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5180 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln117_2209, i32 1" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5180 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_375)   --->   "%xor_ln117_2412 = xor i8 %t_103, i8 205" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5181 'xor' 'xor_ln117_2412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5182 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_375 = xor i8 %xor_ln117_2412, i8 %skey_load_23" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5182 'xor' 'xor_ln117_375' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5183 [1/1] (0.00ns)   --->   "%tmp_597 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_175, i32 3, i32 4" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5183 'partselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5184 [1/1] (0.00ns)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_174, i32 2" [src/enc.c:117]   --->   Operation 5184 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 6.99>
ST_45 : Operation 5185 [1/1] (0.99ns)   --->   "%xor_ln117_162 = xor i8 %xor_ln117_150, i8 3" [src/enc.c:117]   --->   Operation 5185 'xor' 'xor_ln117_162' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5186 [1/1] (0.99ns)   --->   "%xor_ln117_163 = xor i8 %xor_ln117_151, i8 75" [src/enc.c:117]   --->   Operation 5186 'xor' 'xor_ln117_163' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5187 [1/1] (0.00ns)   --->   "%zext_ln145_10 = zext i8 %xor_ln117_162" [src/enc.c:145->src/enc.c:187]   --->   Operation 5187 'zext' 'zext_ln145_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5188 [1/1] (0.00ns)   --->   "%clefia_s0_addr_41 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_10" [src/enc.c:145->src/enc.c:187]   --->   Operation 5188 'getelementptr' 'clefia_s0_addr_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5189 [2/2] (3.25ns)   --->   "%z_82 = load i8 %clefia_s0_addr_41" [src/enc.c:145->src/enc.c:187]   --->   Operation 5189 'load' 'z_82' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 5190 [1/1] (0.00ns)   --->   "%zext_ln146_10 = zext i8 %xor_ln117_163" [src/enc.c:146->src/enc.c:187]   --->   Operation 5190 'zext' 'zext_ln146_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5191 [1/1] (0.00ns)   --->   "%clefia_s1_addr_41 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_10" [src/enc.c:146->src/enc.c:187]   --->   Operation 5191 'getelementptr' 'clefia_s1_addr_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5192 [2/2] (3.25ns)   --->   "%z_83 = load i8 %clefia_s1_addr_41" [src/enc.c:146->src/enc.c:187]   --->   Operation 5192 'load' 'z_83' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 5193 [1/1] (0.99ns)   --->   "%xor_ln117_184 = xor i8 %xor_ln117_172, i8 228" [src/enc.c:117]   --->   Operation 5193 'xor' 'xor_ln117_184' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5194 [1/1] (0.99ns)   --->   "%xor_ln117_186 = xor i8 %xor_ln117_174, i8 45" [src/enc.c:117]   --->   Operation 5194 'xor' 'xor_ln117_186' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5195 [1/1] (0.00ns)   --->   "%zext_ln166_11 = zext i8 %xor_ln117_184" [src/enc.c:166->src/enc.c:188]   --->   Operation 5195 'zext' 'zext_ln166_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5196 [1/1] (0.00ns)   --->   "%clefia_s1_addr_46 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_11" [src/enc.c:166->src/enc.c:188]   --->   Operation 5196 'getelementptr' 'clefia_s1_addr_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5197 [2/2] (3.25ns)   --->   "%z_92 = load i8 %clefia_s1_addr_46" [src/enc.c:166->src/enc.c:188]   --->   Operation 5197 'load' 'z_92' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 5198 [1/2] (3.25ns)   --->   "%z_93 = load i8 %clefia_s0_addr_46" [src/enc.c:167->src/enc.c:188]   --->   Operation 5198 'load' 'z_93' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 5199 [1/1] (0.00ns)   --->   "%zext_ln168_11 = zext i8 %xor_ln117_186" [src/enc.c:168->src/enc.c:188]   --->   Operation 5199 'zext' 'zext_ln168_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5200 [1/1] (0.00ns)   --->   "%clefia_s1_addr_47 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_11" [src/enc.c:168->src/enc.c:188]   --->   Operation 5200 'getelementptr' 'clefia_s1_addr_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5201 [2/2] (3.25ns)   --->   "%z_94 = load i8 %clefia_s1_addr_47" [src/enc.c:168->src/enc.c:188]   --->   Operation 5201 'load' 'z_94' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 5202 [1/2] (3.25ns)   --->   "%z_95 = load i8 %clefia_s0_addr_47" [src/enc.c:169->src/enc.c:188]   --->   Operation 5202 'load' 'z_95' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_228)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_93, i32 7" [src/enc.c:124]   --->   Operation 5203 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_228)   --->   "%xor_ln125_228 = xor i8 %z_93, i8 14" [src/enc.c:125]   --->   Operation 5204 'xor' 'xor_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5205 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_228 = select i1 %tmp_456, i8 %xor_ln125_228, i8 %z_93" [src/enc.c:124]   --->   Operation 5205 'select' 'select_ln124_228' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5206 [1/1] (0.00ns)   --->   "%trunc_ln127_878 = trunc i8 %select_ln124_228" [src/enc.c:127]   --->   Operation 5206 'trunc' 'trunc_ln127_878' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5207 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_228, i32 7" [src/enc.c:127]   --->   Operation 5207 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5208 [1/1] (0.00ns)   --->   "%trunc_ln127_879 = trunc i8 %select_ln124_228" [src/enc.c:127]   --->   Operation 5208 'trunc' 'trunc_ln127_879' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5209 [1/1] (0.00ns)   --->   "%x_assign_136 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_878, i1 %tmp_457" [src/enc.c:127]   --->   Operation 5209 'bitconcatenate' 'x_assign_136' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_229)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_228, i32 6" [src/enc.c:124]   --->   Operation 5210 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_229)   --->   "%xor_ln125_229 = xor i8 %x_assign_136, i8 14" [src/enc.c:125]   --->   Operation 5211 'xor' 'xor_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5212 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_229 = select i1 %tmp_458, i8 %xor_ln125_229, i8 %x_assign_136" [src/enc.c:124]   --->   Operation 5212 'select' 'select_ln124_229' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5213 [1/1] (0.00ns)   --->   "%trunc_ln127_880 = trunc i8 %select_ln124_229" [src/enc.c:127]   --->   Operation 5213 'trunc' 'trunc_ln127_880' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5214 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_229, i32 7" [src/enc.c:127]   --->   Operation 5214 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5215 [1/1] (0.00ns)   --->   "%x_assign_137 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_880, i1 %tmp_459" [src/enc.c:127]   --->   Operation 5215 'bitconcatenate' 'x_assign_137' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_230)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_229, i32 6" [src/enc.c:124]   --->   Operation 5216 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_230)   --->   "%xor_ln125_230 = xor i8 %x_assign_137, i8 14" [src/enc.c:125]   --->   Operation 5217 'xor' 'xor_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5218 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_230 = select i1 %tmp_460, i8 %xor_ln125_230, i8 %x_assign_137" [src/enc.c:124]   --->   Operation 5218 'select' 'select_ln124_230' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5219 [1/1] (0.00ns)   --->   "%trunc_ln127_881 = trunc i8 %select_ln124_230" [src/enc.c:127]   --->   Operation 5219 'trunc' 'trunc_ln127_881' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5220 [1/1] (0.00ns)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_230, i32 7" [src/enc.c:127]   --->   Operation 5220 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5221 [1/1] (0.00ns)   --->   "%trunc_ln127_882 = trunc i8 %select_ln124_230" [src/enc.c:127]   --->   Operation 5221 'trunc' 'trunc_ln127_882' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5222 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_232)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_95, i32 7" [src/enc.c:124]   --->   Operation 5222 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_232)   --->   "%xor_ln125_232 = xor i8 %z_95, i8 14" [src/enc.c:125]   --->   Operation 5223 'xor' 'xor_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5224 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_232 = select i1 %tmp_464, i8 %xor_ln125_232, i8 %z_95" [src/enc.c:124]   --->   Operation 5224 'select' 'select_ln124_232' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5225 [1/1] (0.00ns)   --->   "%trunc_ln127_889 = trunc i8 %select_ln124_232" [src/enc.c:127]   --->   Operation 5225 'trunc' 'trunc_ln127_889' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5226 [1/1] (0.00ns)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_232, i32 7" [src/enc.c:127]   --->   Operation 5226 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5227 [1/1] (0.00ns)   --->   "%trunc_ln127_890 = trunc i8 %select_ln124_232" [src/enc.c:127]   --->   Operation 5227 'trunc' 'trunc_ln127_890' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5228 [1/1] (0.00ns)   --->   "%trunc_ln127_891 = trunc i8 %select_ln124_232" [src/enc.c:127]   --->   Operation 5228 'trunc' 'trunc_ln127_891' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5229 [1/1] (0.00ns)   --->   "%x_assign_139 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_889, i1 %tmp_465" [src/enc.c:127]   --->   Operation 5229 'bitconcatenate' 'x_assign_139' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_233)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_232, i32 6" [src/enc.c:124]   --->   Operation 5230 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_233)   --->   "%xor_ln125_233 = xor i8 %x_assign_139, i8 14" [src/enc.c:125]   --->   Operation 5231 'xor' 'xor_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5232 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_233 = select i1 %tmp_466, i8 %xor_ln125_233, i8 %x_assign_139" [src/enc.c:124]   --->   Operation 5232 'select' 'select_ln124_233' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5233 [1/1] (0.00ns)   --->   "%trunc_ln127_893 = trunc i8 %select_ln124_233" [src/enc.c:127]   --->   Operation 5233 'trunc' 'trunc_ln127_893' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5234 [1/1] (0.00ns)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_233, i32 7" [src/enc.c:127]   --->   Operation 5234 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5235 [1/1] (0.00ns)   --->   "%x_assign_140 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_893, i1 %tmp_467" [src/enc.c:127]   --->   Operation 5235 'bitconcatenate' 'x_assign_140' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_234)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_233, i32 6" [src/enc.c:124]   --->   Operation 5236 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_234)   --->   "%xor_ln125_234 = xor i8 %x_assign_140, i8 14" [src/enc.c:125]   --->   Operation 5237 'xor' 'xor_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5238 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_234 = select i1 %tmp_468, i8 %xor_ln125_234, i8 %x_assign_140" [src/enc.c:124]   --->   Operation 5238 'select' 'select_ln124_234' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5239 [1/1] (0.00ns)   --->   "%trunc_ln127_894 = trunc i8 %select_ln124_234" [src/enc.c:127]   --->   Operation 5239 'trunc' 'trunc_ln127_894' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5240 [1/1] (0.00ns)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_234, i32 7" [src/enc.c:127]   --->   Operation 5240 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5241 [1/1] (0.00ns)   --->   "%trunc_ln127_895 = trunc i8 %select_ln124_234" [src/enc.c:127]   --->   Operation 5241 'trunc' 'trunc_ln127_895' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5242 [1/1] (0.00ns)   --->   "%rk_addr_16 = getelementptr i8 %rk, i64 0, i64 16" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5242 'getelementptr' 'rk_addr_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5243 [1/1] (0.99ns)   --->   "%xor_ln117_200 = xor i8 %xor_ln117_172, i8 210" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5243 'xor' 'xor_ln117_200' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5244 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_200, i8 %rk_addr_16" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5244 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 46 <SV = 45> <Delay = 6.99>
ST_46 : Operation 5245 [1/1] (0.99ns)   --->   "%xor_ln117_160 = xor i8 %xor_ln117_148, i8 201" [src/enc.c:117]   --->   Operation 5245 'xor' 'xor_ln117_160' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5246 [1/1] (0.99ns)   --->   "%xor_ln117_161 = xor i8 %xor_ln117_149, i8 187" [src/enc.c:117]   --->   Operation 5246 'xor' 'xor_ln117_161' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5247 [1/1] (0.00ns)   --->   "%zext_ln143_10 = zext i8 %xor_ln117_160" [src/enc.c:143->src/enc.c:187]   --->   Operation 5247 'zext' 'zext_ln143_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5248 [1/1] (0.00ns)   --->   "%clefia_s0_addr_40 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_10" [src/enc.c:143->src/enc.c:187]   --->   Operation 5248 'getelementptr' 'clefia_s0_addr_40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5249 [2/2] (3.25ns)   --->   "%z_80 = load i8 %clefia_s0_addr_40" [src/enc.c:143->src/enc.c:187]   --->   Operation 5249 'load' 'z_80' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 5250 [1/1] (0.00ns)   --->   "%zext_ln144_10 = zext i8 %xor_ln117_161" [src/enc.c:144->src/enc.c:187]   --->   Operation 5250 'zext' 'zext_ln144_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5251 [1/1] (0.00ns)   --->   "%clefia_s1_addr_40 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_10" [src/enc.c:144->src/enc.c:187]   --->   Operation 5251 'getelementptr' 'clefia_s1_addr_40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5252 [2/2] (3.25ns)   --->   "%z_81 = load i8 %clefia_s1_addr_40" [src/enc.c:144->src/enc.c:187]   --->   Operation 5252 'load' 'z_81' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 5253 [1/2] (3.25ns)   --->   "%z_82 = load i8 %clefia_s0_addr_41" [src/enc.c:145->src/enc.c:187]   --->   Operation 5253 'load' 'z_82' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 5254 [1/2] (3.25ns)   --->   "%z_83 = load i8 %clefia_s1_addr_41" [src/enc.c:146->src/enc.c:187]   --->   Operation 5254 'load' 'z_83' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_201)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_82, i32 7" [src/enc.c:124]   --->   Operation 5255 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_201)   --->   "%xor_ln125_201 = xor i8 %z_82, i8 14" [src/enc.c:125]   --->   Operation 5256 'xor' 'xor_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5257 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_201 = select i1 %tmp_402, i8 %xor_ln125_201, i8 %z_82" [src/enc.c:124]   --->   Operation 5257 'select' 'select_ln124_201' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5258 [1/1] (0.00ns)   --->   "%trunc_ln127_767 = trunc i8 %select_ln124_201" [src/enc.c:127]   --->   Operation 5258 'trunc' 'trunc_ln127_767' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5259 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_201, i32 7" [src/enc.c:127]   --->   Operation 5259 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5260 [1/1] (0.00ns)   --->   "%x_assign_121 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_767, i1 %tmp_403" [src/enc.c:127]   --->   Operation 5260 'bitconcatenate' 'x_assign_121' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_202)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_201, i32 6" [src/enc.c:124]   --->   Operation 5261 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_202)   --->   "%xor_ln125_202 = xor i8 %x_assign_121, i8 14" [src/enc.c:125]   --->   Operation 5262 'xor' 'xor_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5263 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_202 = select i1 %tmp_404, i8 %xor_ln125_202, i8 %x_assign_121" [src/enc.c:124]   --->   Operation 5263 'select' 'select_ln124_202' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5264 [1/1] (0.00ns)   --->   "%trunc_ln127_773 = trunc i8 %select_ln124_202" [src/enc.c:127]   --->   Operation 5264 'trunc' 'trunc_ln127_773' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5265 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_202, i32 7" [src/enc.c:127]   --->   Operation 5265 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5266 [1/1] (0.00ns)   --->   "%trunc_ln127_774 = trunc i8 %select_ln124_202" [src/enc.c:127]   --->   Operation 5266 'trunc' 'trunc_ln127_774' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5267 [1/1] (0.00ns)   --->   "%trunc_ln127_775 = trunc i8 %select_ln124_202" [src/enc.c:127]   --->   Operation 5267 'trunc' 'trunc_ln127_775' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5268 [1/1] (0.00ns)   --->   "%trunc_ln127_776 = trunc i8 %select_ln124_202" [src/enc.c:127]   --->   Operation 5268 'trunc' 'trunc_ln127_776' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5269 [1/1] (0.00ns)   --->   "%trunc_ln127_777 = trunc i8 %select_ln124_202" [src/enc.c:127]   --->   Operation 5269 'trunc' 'trunc_ln127_777' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_203)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_83, i32 7" [src/enc.c:124]   --->   Operation 5270 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_203)   --->   "%xor_ln125_203 = xor i8 %z_83, i8 14" [src/enc.c:125]   --->   Operation 5271 'xor' 'xor_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5272 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_203 = select i1 %tmp_406, i8 %xor_ln125_203, i8 %z_83" [src/enc.c:124]   --->   Operation 5272 'select' 'select_ln124_203' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5273 [1/1] (0.00ns)   --->   "%trunc_ln127_780 = trunc i8 %select_ln124_203" [src/enc.c:127]   --->   Operation 5273 'trunc' 'trunc_ln127_780' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5274 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_203, i32 7" [src/enc.c:127]   --->   Operation 5274 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5275 [1/1] (0.00ns)   --->   "%trunc_ln127_781 = trunc i8 %select_ln124_203" [src/enc.c:127]   --->   Operation 5275 'trunc' 'trunc_ln127_781' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5276 [1/1] (0.00ns)   --->   "%trunc_ln127_782 = trunc i8 %select_ln124_203" [src/enc.c:127]   --->   Operation 5276 'trunc' 'trunc_ln127_782' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5277 [1/1] (0.00ns)   --->   "%x_assign_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_780, i1 %tmp_407" [src/enc.c:127]   --->   Operation 5277 'bitconcatenate' 'x_assign_122' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_204)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_203, i32 6" [src/enc.c:124]   --->   Operation 5278 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_204)   --->   "%xor_ln125_204 = xor i8 %x_assign_122, i8 14" [src/enc.c:125]   --->   Operation 5279 'xor' 'xor_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5280 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_204 = select i1 %tmp_408, i8 %xor_ln125_204, i8 %x_assign_122" [src/enc.c:124]   --->   Operation 5280 'select' 'select_ln124_204' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5281 [1/1] (0.00ns)   --->   "%trunc_ln127_787 = trunc i8 %select_ln124_204" [src/enc.c:127]   --->   Operation 5281 'trunc' 'trunc_ln127_787' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5282 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_204, i32 7" [src/enc.c:127]   --->   Operation 5282 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5283 [1/1] (0.00ns)   --->   "%trunc_ln127_788 = trunc i8 %select_ln124_204" [src/enc.c:127]   --->   Operation 5283 'trunc' 'trunc_ln127_788' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5284 [1/1] (0.00ns)   --->   "%trunc_ln127_789 = trunc i8 %select_ln124_204" [src/enc.c:127]   --->   Operation 5284 'trunc' 'trunc_ln127_789' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5285 [1/1] (0.00ns)   --->   "%trunc_ln127_790 = trunc i8 %select_ln124_204" [src/enc.c:127]   --->   Operation 5285 'trunc' 'trunc_ln127_790' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5286 [1/1] (0.00ns)   --->   "%trunc_ln127_791 = trunc i8 %select_ln124_204" [src/enc.c:127]   --->   Operation 5286 'trunc' 'trunc_ln127_791' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5287 [1/2] (3.25ns)   --->   "%z_92 = load i8 %clefia_s1_addr_46" [src/enc.c:166->src/enc.c:188]   --->   Operation 5287 'load' 'z_92' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 5288 [1/2] (3.25ns)   --->   "%z_94 = load i8 %clefia_s1_addr_47" [src/enc.c:168->src/enc.c:188]   --->   Operation 5288 'load' 'z_94' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%trunc_ln127_883 = trunc i8 %select_ln124_230" [src/enc.c:127]   --->   Operation 5289 'trunc' 'trunc_ln127_883' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%trunc_ln127_884 = trunc i8 %select_ln124_230" [src/enc.c:127]   --->   Operation 5290 'trunc' 'trunc_ln127_884' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_231)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_94, i32 7" [src/enc.c:124]   --->   Operation 5291 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_231)   --->   "%xor_ln125_231 = xor i8 %z_94, i8 14" [src/enc.c:125]   --->   Operation 5292 'xor' 'xor_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5293 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_231 = select i1 %tmp_462, i8 %xor_ln125_231, i8 %z_94" [src/enc.c:124]   --->   Operation 5293 'select' 'select_ln124_231' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5294 [1/1] (0.00ns)   --->   "%trunc_ln127_885 = trunc i8 %select_ln124_231" [src/enc.c:127]   --->   Operation 5294 'trunc' 'trunc_ln127_885' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5295 [1/1] (0.00ns)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_231, i32 7" [src/enc.c:127]   --->   Operation 5295 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5296 [1/1] (0.00ns)   --->   "%trunc_ln127_886 = trunc i8 %select_ln124_231" [src/enc.c:127]   --->   Operation 5296 'trunc' 'trunc_ln127_886' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5297 [1/1] (0.00ns)   --->   "%trunc_ln127_88 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_886, i1 0" [src/enc.c:127]   --->   Operation 5297 'bitconcatenate' 'trunc_ln127_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5298 [1/1] (0.00ns)   --->   "%trunc_ln127_887 = trunc i8 %select_ln124_231" [src/enc.c:127]   --->   Operation 5298 'trunc' 'trunc_ln127_887' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5299 [1/1] (0.00ns)   --->   "%trunc_ln127_89 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_887, i1 0" [src/enc.c:127]   --->   Operation 5299 'bitconcatenate' 'trunc_ln127_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%trunc_ln127_888 = trunc i8 %select_ln124_231" [src/enc.c:127]   --->   Operation 5300 'trunc' 'trunc_ln127_888' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%trunc_ln127_90 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_888, i1 0" [src/enc.c:127]   --->   Operation 5301 'bitconcatenate' 'trunc_ln127_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5302 [1/1] (0.00ns)   --->   "%x_assign_138 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_885, i1 %tmp_463" [src/enc.c:127]   --->   Operation 5302 'bitconcatenate' 'x_assign_138' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%trunc_ln127_892 = trunc i8 %select_ln124_232" [src/enc.c:127]   --->   Operation 5303 'trunc' 'trunc_ln127_892' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%trunc_ln127_896 = trunc i8 %select_ln124_234" [src/enc.c:127]   --->   Operation 5304 'trunc' 'trunc_ln127_896' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%trunc_ln127_897 = trunc i8 %select_ln124_234" [src/enc.c:127]   --->   Operation 5305 'trunc' 'trunc_ln127_897' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_235)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_92, i32 7" [src/enc.c:124]   --->   Operation 5306 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_235)   --->   "%xor_ln125_235 = xor i8 %z_92, i8 14" [src/enc.c:125]   --->   Operation 5307 'xor' 'xor_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5308 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_235 = select i1 %tmp_470, i8 %xor_ln125_235, i8 %z_92" [src/enc.c:124]   --->   Operation 5308 'select' 'select_ln124_235' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5309 [1/1] (0.00ns)   --->   "%trunc_ln127_898 = trunc i8 %select_ln124_235" [src/enc.c:127]   --->   Operation 5309 'trunc' 'trunc_ln127_898' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5310 [1/1] (0.00ns)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_235, i32 7" [src/enc.c:127]   --->   Operation 5310 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5311 [1/1] (0.00ns)   --->   "%trunc_ln127_899 = trunc i8 %select_ln124_235" [src/enc.c:127]   --->   Operation 5311 'trunc' 'trunc_ln127_899' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5312 [1/1] (0.00ns)   --->   "%x_assign_141 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_898, i1 %tmp_471" [src/enc.c:127]   --->   Operation 5312 'bitconcatenate' 'x_assign_141' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_236)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_235, i32 6" [src/enc.c:124]   --->   Operation 5313 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_236)   --->   "%xor_ln125_236 = xor i8 %x_assign_141, i8 14" [src/enc.c:125]   --->   Operation 5314 'xor' 'xor_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5315 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_236 = select i1 %tmp_472, i8 %xor_ln125_236, i8 %x_assign_141" [src/enc.c:124]   --->   Operation 5315 'select' 'select_ln124_236' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5316 [1/1] (0.00ns)   --->   "%trunc_ln127_900 = trunc i8 %select_ln124_236" [src/enc.c:127]   --->   Operation 5316 'trunc' 'trunc_ln127_900' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5317 [1/1] (0.00ns)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_236, i32 7" [src/enc.c:127]   --->   Operation 5317 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5318 [1/1] (0.00ns)   --->   "%x_assign_142 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_900, i1 %tmp_473" [src/enc.c:127]   --->   Operation 5318 'bitconcatenate' 'x_assign_142' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_237)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_236, i32 6" [src/enc.c:124]   --->   Operation 5319 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_237)   --->   "%xor_ln125_237 = xor i8 %x_assign_142, i8 14" [src/enc.c:125]   --->   Operation 5320 'xor' 'xor_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5321 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_237 = select i1 %tmp_474, i8 %xor_ln125_237, i8 %x_assign_142" [src/enc.c:124]   --->   Operation 5321 'select' 'select_ln124_237' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5322 [1/1] (0.00ns)   --->   "%trunc_ln127_901 = trunc i8 %select_ln124_237" [src/enc.c:127]   --->   Operation 5322 'trunc' 'trunc_ln127_901' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5323 [1/1] (0.00ns)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_237, i32 7" [src/enc.c:127]   --->   Operation 5323 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5324 [1/1] (0.00ns)   --->   "%trunc_ln127_902 = trunc i8 %select_ln124_237" [src/enc.c:127]   --->   Operation 5324 'trunc' 'trunc_ln127_902' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_238)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_231, i32 6" [src/enc.c:124]   --->   Operation 5325 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_238)   --->   "%xor_ln125_238 = xor i8 %x_assign_138, i8 14" [src/enc.c:125]   --->   Operation 5326 'xor' 'xor_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5327 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_238 = select i1 %tmp_476, i8 %xor_ln125_238, i8 %x_assign_138" [src/enc.c:124]   --->   Operation 5327 'select' 'select_ln124_238' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5328 [1/1] (0.00ns)   --->   "%trunc_ln127_904 = trunc i8 %select_ln124_238" [src/enc.c:127]   --->   Operation 5328 'trunc' 'trunc_ln127_904' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5329 [1/1] (0.00ns)   --->   "%tmp_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_238, i32 7" [src/enc.c:127]   --->   Operation 5329 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5330 [1/1] (0.00ns)   --->   "%x_assign_143 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_904, i1 %tmp_477" [src/enc.c:127]   --->   Operation 5330 'bitconcatenate' 'x_assign_143' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_239)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_238, i32 6" [src/enc.c:124]   --->   Operation 5331 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_239)   --->   "%xor_ln125_239 = xor i8 %x_assign_143, i8 14" [src/enc.c:125]   --->   Operation 5332 'xor' 'xor_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5333 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_239 = select i1 %tmp_478, i8 %xor_ln125_239, i8 %x_assign_143" [src/enc.c:124]   --->   Operation 5333 'select' 'select_ln124_239' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5334 [1/1] (0.00ns)   --->   "%trunc_ln127_905 = trunc i8 %select_ln124_239" [src/enc.c:127]   --->   Operation 5334 'trunc' 'trunc_ln127_905' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5335 [1/1] (0.00ns)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_239, i32 7" [src/enc.c:127]   --->   Operation 5335 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5336 [1/1] (0.00ns)   --->   "%trunc_ln127_906 = trunc i8 %select_ln124_239" [src/enc.c:127]   --->   Operation 5336 'trunc' 'trunc_ln127_906' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5337 [1/1] (0.00ns)   --->   "%or_ln117_612 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_882, i1 %tmp_461" [src/enc.c:117]   --->   Operation 5337 'bitconcatenate' 'or_ln117_612' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5338 [1/1] (0.00ns)   --->   "%or_ln117_613 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_891, i1 %tmp_465" [src/enc.c:117]   --->   Operation 5338 'bitconcatenate' 'or_ln117_613' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%or_ln117_614 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_884, i1 %tmp_461" [src/enc.c:117]   --->   Operation 5339 'bitconcatenate' 'or_ln117_614' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5340 [1/1] (0.00ns)   --->   "%or_ln117_615 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_890, i1 %tmp_465" [src/enc.c:117]   --->   Operation 5340 'bitconcatenate' 'or_ln117_615' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%or_ln117_616 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_883, i1 %tmp_461" [src/enc.c:117]   --->   Operation 5341 'bitconcatenate' 'or_ln117_616' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%or_ln117_617 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_892, i1 %tmp_465" [src/enc.c:117]   --->   Operation 5342 'bitconcatenate' 'or_ln117_617' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%trunc_ln117_308 = trunc i8 %z_92" [src/enc.c:117]   --->   Operation 5343 'trunc' 'trunc_ln117_308' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%xor_ln117_2301 = xor i5 %or_ln117_617, i5 %or_ln117_616" [src/enc.c:117]   --->   Operation 5344 'xor' 'xor_ln117_2301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%trunc_ln117_309 = trunc i8 %z_92" [src/enc.c:117]   --->   Operation 5345 'trunc' 'trunc_ln117_309' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%xor_ln117_2302 = xor i6 %or_ln117_615, i6 %or_ln117_614" [src/enc.c:117]   --->   Operation 5346 'xor' 'xor_ln117_2302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2321)   --->   "%trunc_ln117_310 = trunc i8 %z_92" [src/enc.c:117]   --->   Operation 5347 'trunc' 'trunc_ln117_310' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2321)   --->   "%xor_ln117_2303 = xor i7 %or_ln117_613, i7 %or_ln117_612" [src/enc.c:117]   --->   Operation 5348 'xor' 'xor_ln117_2303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5349 [1/1] (0.00ns)   --->   "%or_ln117_618 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_895, i1 %tmp_469" [src/enc.c:117]   --->   Operation 5349 'bitconcatenate' 'or_ln117_618' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%or_ln117_619 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_897, i1 %tmp_469" [src/enc.c:117]   --->   Operation 5350 'bitconcatenate' 'or_ln117_619' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%or_ln117_620 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_896, i1 %tmp_469" [src/enc.c:117]   --->   Operation 5351 'bitconcatenate' 'or_ln117_620' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%xor_ln117_2309 = xor i5 %xor_ln117_2307, i5 %or_ln117_620" [src/enc.c:117]   --->   Operation 5352 'xor' 'xor_ln117_2309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%xor_ln117_2310 = xor i6 %xor_ln117_2306, i6 %or_ln117_619" [src/enc.c:117]   --->   Operation 5353 'xor' 'xor_ln117_2310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2321)   --->   "%xor_ln117_2311 = xor i7 %xor_ln117_2305, i7 %or_ln117_618" [src/enc.c:117]   --->   Operation 5354 'xor' 'xor_ln117_2311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2321)   --->   "%xor_ln117_2313 = xor i7 %xor_ln117_2303, i7 %trunc_ln117_310" [src/enc.c:117]   --->   Operation 5355 'xor' 'xor_ln117_2313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2321)   --->   "%xor_ln117_2314 = xor i7 %xor_ln117_2311, i7 %trunc_ln127_88" [src/enc.c:117]   --->   Operation 5356 'xor' 'xor_ln117_2314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%xor_ln117_2315 = xor i6 %xor_ln117_2302, i6 %trunc_ln117_309" [src/enc.c:117]   --->   Operation 5357 'xor' 'xor_ln117_2315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2320)   --->   "%xor_ln117_2316 = xor i6 %xor_ln117_2310, i6 %trunc_ln127_89" [src/enc.c:117]   --->   Operation 5358 'xor' 'xor_ln117_2316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%xor_ln117_2317 = xor i5 %xor_ln117_2301, i5 %trunc_ln117_308" [src/enc.c:117]   --->   Operation 5359 'xor' 'xor_ln117_2317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2319)   --->   "%xor_ln117_2318 = xor i5 %xor_ln117_2309, i5 %trunc_ln127_90" [src/enc.c:117]   --->   Operation 5360 'xor' 'xor_ln117_2318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5361 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2319 = xor i5 %xor_ln117_2318, i5 %xor_ln117_2317" [src/enc.c:117]   --->   Operation 5361 'xor' 'xor_ln117_2319' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5362 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2320 = xor i6 %xor_ln117_2316, i6 %xor_ln117_2315" [src/enc.c:117]   --->   Operation 5362 'xor' 'xor_ln117_2320' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5363 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2321 = xor i7 %xor_ln117_2314, i7 %xor_ln117_2313" [src/enc.c:117]   --->   Operation 5363 'xor' 'xor_ln117_2321' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5364 [1/1] (0.00ns)   --->   "%or_ln117_625 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_879, i1 %tmp_457" [src/enc.c:117]   --->   Operation 5364 'bitconcatenate' 'or_ln117_625' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2347)   --->   "%trunc_ln117_313 = trunc i8 %z_94" [src/enc.c:117]   --->   Operation 5365 'trunc' 'trunc_ln117_313' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2347)   --->   "%xor_ln117_2339 = xor i7 %or_ln117_625, i7 %or_ln117_612" [src/enc.c:117]   --->   Operation 5366 'xor' 'xor_ln117_2339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5367 [1/1] (0.00ns)   --->   "%or_ln117_626 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_899, i1 %tmp_471" [src/enc.c:117]   --->   Operation 5367 'bitconcatenate' 'or_ln117_626' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2347)   --->   "%xor_ln117_2343 = xor i7 %or_ln117_626, i7 %or_ln117_618" [src/enc.c:117]   --->   Operation 5368 'xor' 'xor_ln117_2343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2347)   --->   "%xor_ln117_2345 = xor i7 %xor_ln117_2339, i7 %trunc_ln117_313" [src/enc.c:117]   --->   Operation 5369 'xor' 'xor_ln117_2345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2347)   --->   "%xor_ln117_2346 = xor i7 %xor_ln117_2343, i7 %xor_ln117_2342" [src/enc.c:117]   --->   Operation 5370 'xor' 'xor_ln117_2346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5371 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2347 = xor i7 %xor_ln117_2346, i7 %xor_ln117_2345" [src/enc.c:117]   --->   Operation 5371 'xor' 'xor_ln117_2347' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5372 [1/1] (0.00ns)   --->   "%rk_addr_18 = getelementptr i8 %rk, i64 0, i64 18" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5372 'getelementptr' 'rk_addr_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5373 [1/1] (0.99ns)   --->   "%xor_ln117_202 = xor i8 %xor_ln117_174, i8 52" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5373 'xor' 'xor_ln117_202' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5374 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_202, i8 %rk_addr_18" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5374 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_46 : Operation 5375 [1/1] (0.00ns)   --->   "%rk_addr_19 = getelementptr i8 %rk, i64 0, i64 19" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5375 'getelementptr' 'rk_addr_19' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5376 [1/1] (0.99ns)   --->   "%xor_ln117_203 = xor i8 %xor_ln117_175, i8 113" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5376 'xor' 'xor_ln117_203' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5377 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_203, i8 %rk_addr_19" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5377 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_46 : Operation 5378 [1/1] (0.00ns)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2321, i32 6" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5378 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5379 [1/1] (0.00ns)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2347, i32 6" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5379 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5380 [1/1] (0.00ns)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2320, i32 5" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5380 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5381 [1/1] (0.00ns)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln117_2319, i32 4" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5381 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 6.74>
ST_47 : Operation 5382 [1/2] (3.25ns)   --->   "%z_80 = load i8 %clefia_s0_addr_40" [src/enc.c:143->src/enc.c:187]   --->   Operation 5382 'load' 'z_80' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 5383 [1/2] (3.25ns)   --->   "%z_81 = load i8 %clefia_s1_addr_40" [src/enc.c:144->src/enc.c:187]   --->   Operation 5383 'load' 'z_81' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_200)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_81, i32 7" [src/enc.c:124]   --->   Operation 5384 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_200)   --->   "%xor_ln125_200 = xor i8 %z_81, i8 14" [src/enc.c:125]   --->   Operation 5385 'xor' 'xor_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5386 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_200 = select i1 %tmp_400, i8 %xor_ln125_200, i8 %z_81" [src/enc.c:124]   --->   Operation 5386 'select' 'select_ln124_200' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5387 [1/1] (0.00ns)   --->   "%trunc_ln127_760 = trunc i8 %select_ln124_200" [src/enc.c:127]   --->   Operation 5387 'trunc' 'trunc_ln127_760' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5388 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_200, i32 7" [src/enc.c:127]   --->   Operation 5388 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5389 [1/1] (0.00ns)   --->   "%trunc_ln127_761 = trunc i8 %select_ln124_200" [src/enc.c:127]   --->   Operation 5389 'trunc' 'trunc_ln127_761' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5390 [1/1] (0.00ns)   --->   "%trunc_ln127_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_761, i1 0" [src/enc.c:127]   --->   Operation 5390 'bitconcatenate' 'trunc_ln127_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5391 [1/1] (0.00ns)   --->   "%trunc_ln127_762 = trunc i8 %select_ln124_200" [src/enc.c:127]   --->   Operation 5391 'trunc' 'trunc_ln127_762' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5392 [1/1] (0.00ns)   --->   "%trunc_ln127_61 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_762, i1 0" [src/enc.c:127]   --->   Operation 5392 'bitconcatenate' 'trunc_ln127_61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%trunc_ln127_763 = trunc i8 %select_ln124_200" [src/enc.c:127]   --->   Operation 5393 'trunc' 'trunc_ln127_763' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%trunc_ln127_62 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_763, i1 0" [src/enc.c:127]   --->   Operation 5394 'bitconcatenate' 'trunc_ln127_62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%trunc_ln127_764 = trunc i8 %select_ln124_200" [src/enc.c:127]   --->   Operation 5395 'trunc' 'trunc_ln127_764' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%trunc_ln127_63 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_764, i1 0" [src/enc.c:127]   --->   Operation 5396 'bitconcatenate' 'trunc_ln127_63' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%trunc_ln127_765 = trunc i8 %select_ln124_200" [src/enc.c:127]   --->   Operation 5397 'trunc' 'trunc_ln127_765' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%trunc_ln127_64 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_765, i1 0" [src/enc.c:127]   --->   Operation 5398 'bitconcatenate' 'trunc_ln127_64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%trunc_ln127_766 = trunc i8 %select_ln124_200" [src/enc.c:127]   --->   Operation 5399 'trunc' 'trunc_ln127_766' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%trunc_ln127_65 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_766, i1 0" [src/enc.c:127]   --->   Operation 5400 'bitconcatenate' 'trunc_ln127_65' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5401 [1/1] (0.00ns)   --->   "%x_assign_120 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_760, i1 %tmp_401" [src/enc.c:127]   --->   Operation 5401 'bitconcatenate' 'x_assign_120' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%trunc_ln127_768 = trunc i8 %select_ln124_201" [src/enc.c:127]   --->   Operation 5402 'trunc' 'trunc_ln127_768' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%trunc_ln127_770 = trunc i8 %select_ln124_201" [src/enc.c:127]   --->   Operation 5403 'trunc' 'trunc_ln127_770' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%trunc_ln127_771 = trunc i8 %select_ln124_201" [src/enc.c:127]   --->   Operation 5404 'trunc' 'trunc_ln127_771' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%trunc_ln127_772 = trunc i8 %select_ln124_201" [src/enc.c:127]   --->   Operation 5405 'trunc' 'trunc_ln127_772' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%trunc_ln127_778 = trunc i8 %select_ln124_202" [src/enc.c:127]   --->   Operation 5406 'trunc' 'trunc_ln127_778' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%trunc_ln127_779 = trunc i8 %select_ln124_202" [src/enc.c:127]   --->   Operation 5407 'trunc' 'trunc_ln127_779' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5408 [1/1] (0.00ns)   --->   "%or_ln127_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_773, i1 %tmp_405" [src/enc.c:127]   --->   Operation 5408 'bitconcatenate' 'or_ln127_79' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%trunc_ln127_783 = trunc i8 %select_ln124_203" [src/enc.c:127]   --->   Operation 5409 'trunc' 'trunc_ln127_783' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%trunc_ln127_784 = trunc i8 %select_ln124_203" [src/enc.c:127]   --->   Operation 5410 'trunc' 'trunc_ln127_784' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%trunc_ln127_785 = trunc i8 %select_ln124_203" [src/enc.c:127]   --->   Operation 5411 'trunc' 'trunc_ln127_785' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%trunc_ln127_786 = trunc i8 %select_ln124_203" [src/enc.c:127]   --->   Operation 5412 'trunc' 'trunc_ln127_786' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%trunc_ln127_792 = trunc i8 %select_ln124_204" [src/enc.c:127]   --->   Operation 5413 'trunc' 'trunc_ln127_792' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%trunc_ln127_793 = trunc i8 %select_ln124_204" [src/enc.c:127]   --->   Operation 5414 'trunc' 'trunc_ln127_793' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5415 [1/1] (0.00ns)   --->   "%or_ln127_80 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_787, i1 %tmp_409" [src/enc.c:127]   --->   Operation 5415 'bitconcatenate' 'or_ln127_80' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_205)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_80, i32 7" [src/enc.c:124]   --->   Operation 5416 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_205)   --->   "%xor_ln125_205 = xor i8 %z_80, i8 14" [src/enc.c:125]   --->   Operation 5417 'xor' 'xor_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5418 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_205 = select i1 %tmp_410, i8 %xor_ln125_205, i8 %z_80" [src/enc.c:124]   --->   Operation 5418 'select' 'select_ln124_205' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5419 [1/1] (0.00ns)   --->   "%trunc_ln127_794 = trunc i8 %select_ln124_205" [src/enc.c:127]   --->   Operation 5419 'trunc' 'trunc_ln127_794' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5420 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_205, i32 7" [src/enc.c:127]   --->   Operation 5420 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%trunc_ln127_795 = trunc i8 %select_ln124_205" [src/enc.c:127]   --->   Operation 5421 'trunc' 'trunc_ln127_795' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%trunc_ln127_66 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_795, i1 0" [src/enc.c:127]   --->   Operation 5422 'bitconcatenate' 'trunc_ln127_66' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%trunc_ln127_796 = trunc i8 %select_ln124_205" [src/enc.c:127]   --->   Operation 5423 'trunc' 'trunc_ln127_796' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%trunc_ln127_72 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_796, i1 0" [src/enc.c:127]   --->   Operation 5424 'bitconcatenate' 'trunc_ln127_72' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%trunc_ln127_797 = trunc i8 %select_ln124_205" [src/enc.c:127]   --->   Operation 5425 'trunc' 'trunc_ln127_797' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%trunc_ln127_73 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_797, i1 0" [src/enc.c:127]   --->   Operation 5426 'bitconcatenate' 'trunc_ln127_73' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%trunc_ln127_799 = trunc i8 %select_ln124_205" [src/enc.c:127]   --->   Operation 5427 'trunc' 'trunc_ln127_799' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5428 [1/1] (0.00ns)   --->   "%x_assign_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_794, i1 %tmp_411" [src/enc.c:127]   --->   Operation 5428 'bitconcatenate' 'x_assign_123' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_206)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_205, i32 6" [src/enc.c:124]   --->   Operation 5429 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_206)   --->   "%xor_ln125_206 = xor i8 %x_assign_123, i8 14" [src/enc.c:125]   --->   Operation 5430 'xor' 'xor_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5431 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_206 = select i1 %tmp_412, i8 %xor_ln125_206, i8 %x_assign_123" [src/enc.c:124]   --->   Operation 5431 'select' 'select_ln124_206' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5432 [1/1] (0.00ns)   --->   "%trunc_ln127_800 = trunc i8 %select_ln124_206" [src/enc.c:127]   --->   Operation 5432 'trunc' 'trunc_ln127_800' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5433 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_206, i32 7" [src/enc.c:127]   --->   Operation 5433 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%trunc_ln127_801 = trunc i8 %select_ln124_206" [src/enc.c:127]   --->   Operation 5434 'trunc' 'trunc_ln127_801' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%trunc_ln127_803 = trunc i8 %select_ln124_206" [src/enc.c:127]   --->   Operation 5435 'trunc' 'trunc_ln127_803' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_207)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_200, i32 6" [src/enc.c:124]   --->   Operation 5436 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_207)   --->   "%xor_ln125_207 = xor i8 %x_assign_120, i8 14" [src/enc.c:125]   --->   Operation 5437 'xor' 'xor_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5438 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_207 = select i1 %tmp_414, i8 %xor_ln125_207, i8 %x_assign_120" [src/enc.c:124]   --->   Operation 5438 'select' 'select_ln124_207' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5439 [1/1] (0.00ns)   --->   "%trunc_ln127_804 = trunc i8 %select_ln124_207" [src/enc.c:127]   --->   Operation 5439 'trunc' 'trunc_ln127_804' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5440 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_207, i32 7" [src/enc.c:127]   --->   Operation 5440 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%trunc_ln127_805 = trunc i8 %select_ln124_207" [src/enc.c:127]   --->   Operation 5441 'trunc' 'trunc_ln127_805' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%trunc_ln127_807 = trunc i8 %select_ln124_207" [src/enc.c:127]   --->   Operation 5442 'trunc' 'trunc_ln127_807' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5443 [1/1] (0.00ns)   --->   "%or_ln117_539 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_777, i1 %tmp_405" [src/enc.c:117]   --->   Operation 5443 'bitconcatenate' 'or_ln117_539' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5444 [1/1] (0.00ns)   --->   "%or_ln117_540 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_782, i1 %tmp_407" [src/enc.c:117]   --->   Operation 5444 'bitconcatenate' 'or_ln117_540' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5445 [1/1] (0.00ns)   --->   "%or_ln117_541 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_776, i1 %tmp_405" [src/enc.c:117]   --->   Operation 5445 'bitconcatenate' 'or_ln117_541' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5446 [1/1] (0.00ns)   --->   "%or_ln117_542 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_781, i1 %tmp_407" [src/enc.c:117]   --->   Operation 5446 'bitconcatenate' 'or_ln117_542' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5447 [1/1] (0.00ns)   --->   "%or_ln117_543 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_775, i1 %tmp_405" [src/enc.c:117]   --->   Operation 5447 'bitconcatenate' 'or_ln117_543' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%or_ln117_544 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_786, i1 %tmp_407" [src/enc.c:117]   --->   Operation 5448 'bitconcatenate' 'or_ln117_544' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5449 [1/1] (0.00ns)   --->   "%or_ln117_545 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_774, i1 %tmp_405" [src/enc.c:117]   --->   Operation 5449 'bitconcatenate' 'or_ln117_545' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%or_ln117_546 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_785, i1 %tmp_407" [src/enc.c:117]   --->   Operation 5450 'bitconcatenate' 'or_ln117_546' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%or_ln117_547 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_779, i1 %tmp_405" [src/enc.c:117]   --->   Operation 5451 'bitconcatenate' 'or_ln117_547' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%or_ln117_548 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_784, i1 %tmp_407" [src/enc.c:117]   --->   Operation 5452 'bitconcatenate' 'or_ln117_548' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%or_ln117_549 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_778, i1 %tmp_405" [src/enc.c:117]   --->   Operation 5453 'bitconcatenate' 'or_ln117_549' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%or_ln117_550 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_783, i1 %tmp_407" [src/enc.c:117]   --->   Operation 5454 'bitconcatenate' 'or_ln117_550' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_164)   --->   "%xor_ln117_2023 = xor i8 %x_assign_122, i8 %or_ln127_79" [src/enc.c:117]   --->   Operation 5455 'xor' 'xor_ln117_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%trunc_ln117_270 = trunc i8 %z_80" [src/enc.c:117]   --->   Operation 5456 'trunc' 'trunc_ln117_270' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%xor_ln117_2024 = xor i2 %or_ln117_550, i2 %or_ln117_549" [src/enc.c:117]   --->   Operation 5457 'xor' 'xor_ln117_2024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%trunc_ln117_271 = trunc i8 %z_80" [src/enc.c:117]   --->   Operation 5458 'trunc' 'trunc_ln117_271' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%xor_ln117_2025 = xor i3 %or_ln117_548, i3 %or_ln117_547" [src/enc.c:117]   --->   Operation 5459 'xor' 'xor_ln117_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%trunc_ln117_272 = trunc i8 %z_80" [src/enc.c:117]   --->   Operation 5460 'trunc' 'trunc_ln117_272' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%xor_ln117_2026 = xor i4 %or_ln117_546, i4 %or_ln117_545" [src/enc.c:117]   --->   Operation 5461 'xor' 'xor_ln117_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%trunc_ln117_273 = trunc i8 %z_80" [src/enc.c:117]   --->   Operation 5462 'trunc' 'trunc_ln117_273' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%xor_ln117_2027 = xor i5 %or_ln117_544, i5 %or_ln117_543" [src/enc.c:117]   --->   Operation 5463 'xor' 'xor_ln117_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2061)   --->   "%trunc_ln117_274 = trunc i8 %z_80" [src/enc.c:117]   --->   Operation 5464 'trunc' 'trunc_ln117_274' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2061)   --->   "%xor_ln117_2028 = xor i6 %or_ln117_542, i6 %or_ln117_541" [src/enc.c:117]   --->   Operation 5465 'xor' 'xor_ln117_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2062)   --->   "%trunc_ln117_275 = trunc i8 %z_80" [src/enc.c:117]   --->   Operation 5466 'trunc' 'trunc_ln117_275' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2062)   --->   "%xor_ln117_2029 = xor i7 %or_ln117_540, i7 %or_ln117_539" [src/enc.c:117]   --->   Operation 5467 'xor' 'xor_ln117_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_164)   --->   "%xor_ln117_2030 = xor i8 %xor_ln117_2023, i8 %z_80" [src/enc.c:117]   --->   Operation 5468 'xor' 'xor_ln117_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5469 [1/1] (0.00ns)   --->   "%or_ln117_551 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_791, i1 %tmp_409" [src/enc.c:117]   --->   Operation 5469 'bitconcatenate' 'or_ln117_551' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5470 [1/1] (0.00ns)   --->   "%or_ln117_552 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_790, i1 %tmp_409" [src/enc.c:117]   --->   Operation 5470 'bitconcatenate' 'or_ln117_552' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5471 [1/1] (0.00ns)   --->   "%or_ln117_553 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_789, i1 %tmp_409" [src/enc.c:117]   --->   Operation 5471 'bitconcatenate' 'or_ln117_553' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5472 [1/1] (0.00ns)   --->   "%or_ln117_554 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_788, i1 %tmp_409" [src/enc.c:117]   --->   Operation 5472 'bitconcatenate' 'or_ln117_554' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%or_ln117_555 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_793, i1 %tmp_409" [src/enc.c:117]   --->   Operation 5473 'bitconcatenate' 'or_ln117_555' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%or_ln117_556 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127_792, i1 %tmp_409" [src/enc.c:117]   --->   Operation 5474 'bitconcatenate' 'or_ln117_556' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_164)   --->   "%xor_ln117_2037 = xor i8 %xor_ln117_140, i8 %or_ln127_80" [src/enc.c:117]   --->   Operation 5475 'xor' 'xor_ln117_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%xor_ln117_2038 = xor i2 %xor_ln117_2036, i2 %or_ln117_556" [src/enc.c:117]   --->   Operation 5476 'xor' 'xor_ln117_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%xor_ln117_2039 = xor i3 %xor_ln117_2035, i3 %or_ln117_555" [src/enc.c:117]   --->   Operation 5477 'xor' 'xor_ln117_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%xor_ln117_2040 = xor i4 %xor_ln117_2034, i4 %or_ln117_554" [src/enc.c:117]   --->   Operation 5478 'xor' 'xor_ln117_2040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%xor_ln117_2041 = xor i5 %xor_ln117_2033, i5 %or_ln117_553" [src/enc.c:117]   --->   Operation 5479 'xor' 'xor_ln117_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2061)   --->   "%xor_ln117_2042 = xor i6 %xor_ln117_2032, i6 %or_ln117_552" [src/enc.c:117]   --->   Operation 5480 'xor' 'xor_ln117_2042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2062)   --->   "%xor_ln117_2043 = xor i7 %xor_ln117_2031, i7 %or_ln117_551" [src/enc.c:117]   --->   Operation 5481 'xor' 'xor_ln117_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_164)   --->   "%xor_ln117_2044 = xor i8 %xor_ln117_2037, i8 %x_assign_120" [src/enc.c:117]   --->   Operation 5482 'xor' 'xor_ln117_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2062)   --->   "%xor_ln117_2045 = xor i7 %xor_ln117_2029, i7 %trunc_ln117_275" [src/enc.c:117]   --->   Operation 5483 'xor' 'xor_ln117_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2062)   --->   "%xor_ln117_2046 = xor i7 %xor_ln117_2043, i7 %trunc_ln127_s" [src/enc.c:117]   --->   Operation 5484 'xor' 'xor_ln117_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2061)   --->   "%xor_ln117_2047 = xor i6 %xor_ln117_2028, i6 %trunc_ln117_274" [src/enc.c:117]   --->   Operation 5485 'xor' 'xor_ln117_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2061)   --->   "%xor_ln117_2048 = xor i6 %xor_ln117_2042, i6 %trunc_ln127_61" [src/enc.c:117]   --->   Operation 5486 'xor' 'xor_ln117_2048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%xor_ln117_2049 = xor i5 %xor_ln117_2027, i5 %trunc_ln117_273" [src/enc.c:117]   --->   Operation 5487 'xor' 'xor_ln117_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2060)   --->   "%xor_ln117_2050 = xor i5 %xor_ln117_2041, i5 %trunc_ln127_62" [src/enc.c:117]   --->   Operation 5488 'xor' 'xor_ln117_2050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%xor_ln117_2051 = xor i4 %xor_ln117_2026, i4 %trunc_ln117_272" [src/enc.c:117]   --->   Operation 5489 'xor' 'xor_ln117_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2059)   --->   "%xor_ln117_2052 = xor i4 %xor_ln117_2040, i4 %trunc_ln127_63" [src/enc.c:117]   --->   Operation 5490 'xor' 'xor_ln117_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%xor_ln117_2053 = xor i3 %xor_ln117_2025, i3 %trunc_ln117_271" [src/enc.c:117]   --->   Operation 5491 'xor' 'xor_ln117_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2058)   --->   "%xor_ln117_2054 = xor i3 %xor_ln117_2039, i3 %trunc_ln127_64" [src/enc.c:117]   --->   Operation 5492 'xor' 'xor_ln117_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%xor_ln117_2055 = xor i2 %xor_ln117_2024, i2 %trunc_ln117_270" [src/enc.c:117]   --->   Operation 5493 'xor' 'xor_ln117_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%xor_ln117_2056 = xor i2 %xor_ln117_2038, i2 %trunc_ln127_65" [src/enc.c:117]   --->   Operation 5494 'xor' 'xor_ln117_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5495 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_164 = xor i8 %xor_ln117_2044, i8 %xor_ln117_2030" [src/enc.c:117]   --->   Operation 5495 'xor' 'xor_ln117_164' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%xor_ln117_2057 = xor i2 %xor_ln117_2056, i2 %xor_ln117_2055" [src/enc.c:117]   --->   Operation 5496 'xor' 'xor_ln117_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5497 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2058 = xor i3 %xor_ln117_2054, i3 %xor_ln117_2053" [src/enc.c:117]   --->   Operation 5497 'xor' 'xor_ln117_2058' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5498 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2059 = xor i4 %xor_ln117_2052, i4 %xor_ln117_2051" [src/enc.c:117]   --->   Operation 5498 'xor' 'xor_ln117_2059' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5499 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2060 = xor i5 %xor_ln117_2050, i5 %xor_ln117_2049" [src/enc.c:117]   --->   Operation 5499 'xor' 'xor_ln117_2060' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5500 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2061 = xor i6 %xor_ln117_2048, i6 %xor_ln117_2047" [src/enc.c:117]   --->   Operation 5500 'xor' 'xor_ln117_2061' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5501 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2062 = xor i7 %xor_ln117_2046, i7 %xor_ln117_2045" [src/enc.c:117]   --->   Operation 5501 'xor' 'xor_ln117_2062' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%or_ln117_557 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_772, i1 %tmp_403" [src/enc.c:117]   --->   Operation 5502 'bitconcatenate' 'or_ln117_557' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%or_ln117_558 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_771, i1 %tmp_403" [src/enc.c:117]   --->   Operation 5503 'bitconcatenate' 'or_ln117_558' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%or_ln117_559 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln127_770, i1 %tmp_403" [src/enc.c:117]   --->   Operation 5504 'bitconcatenate' 'or_ln117_559' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_165)   --->   "%xor_ln117_2063 = xor i8 %x_assign_121, i8 %or_ln127_79" [src/enc.c:117]   --->   Operation 5505 'xor' 'xor_ln117_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%trunc_ln117_277 = trunc i8 %z_81" [src/enc.c:117]   --->   Operation 5506 'trunc' 'trunc_ln117_277' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%xor_ln117_2065 = xor i5 %or_ln117_559, i5 %or_ln117_543" [src/enc.c:117]   --->   Operation 5507 'xor' 'xor_ln117_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%trunc_ln117_278 = trunc i8 %z_81" [src/enc.c:117]   --->   Operation 5508 'trunc' 'trunc_ln117_278' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%xor_ln117_2066 = xor i6 %or_ln117_558, i6 %or_ln117_541" [src/enc.c:117]   --->   Operation 5509 'xor' 'xor_ln117_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%trunc_ln117_279 = trunc i8 %z_81" [src/enc.c:117]   --->   Operation 5510 'trunc' 'trunc_ln117_279' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%xor_ln117_2067 = xor i7 %or_ln117_557, i7 %or_ln117_539" [src/enc.c:117]   --->   Operation 5511 'xor' 'xor_ln117_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2096)   --->   "%trunc_ln117_280 = trunc i8 %z_81" [src/enc.c:117]   --->   Operation 5512 'trunc' 'trunc_ln117_280' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2096)   --->   "%xor_ln117_2068 = xor i1 %tmp_403, i1 %tmp_405" [src/enc.c:117]   --->   Operation 5513 'xor' 'xor_ln117_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_165)   --->   "%xor_ln117_2069 = xor i8 %xor_ln117_2063, i8 %z_81" [src/enc.c:117]   --->   Operation 5514 'xor' 'xor_ln117_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_165)   --->   "%xor_ln117_2075 = xor i8 %xor_ln117_141, i8 %or_ln127_80" [src/enc.c:117]   --->   Operation 5515 'xor' 'xor_ln117_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%xor_ln117_2077 = xor i5 %xor_ln117_2073, i5 %or_ln117_553" [src/enc.c:117]   --->   Operation 5516 'xor' 'xor_ln117_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%xor_ln117_2078 = xor i6 %xor_ln117_2072, i6 %or_ln117_552" [src/enc.c:117]   --->   Operation 5517 'xor' 'xor_ln117_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%xor_ln117_2079 = xor i7 %xor_ln117_2071, i7 %or_ln117_551" [src/enc.c:117]   --->   Operation 5518 'xor' 'xor_ln117_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2096)   --->   "%xor_ln117_2080 = xor i1 %xor_ln117_2070, i1 %tmp_409" [src/enc.c:117]   --->   Operation 5519 'xor' 'xor_ln117_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_165)   --->   "%xor_ln117_2081 = xor i8 %xor_ln117_2075, i8 %x_assign_123" [src/enc.c:117]   --->   Operation 5520 'xor' 'xor_ln117_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2096)   --->   "%xor_ln117_2082 = xor i1 %xor_ln117_2068, i1 %trunc_ln117_280" [src/enc.c:117]   --->   Operation 5521 'xor' 'xor_ln117_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2096)   --->   "%xor_ln117_2083 = xor i1 %xor_ln117_2080, i1 %tmp_411" [src/enc.c:117]   --->   Operation 5522 'xor' 'xor_ln117_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%xor_ln117_2084 = xor i7 %xor_ln117_2067, i7 %trunc_ln117_279" [src/enc.c:117]   --->   Operation 5523 'xor' 'xor_ln117_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2095)   --->   "%xor_ln117_2085 = xor i7 %xor_ln117_2079, i7 %trunc_ln127_66" [src/enc.c:117]   --->   Operation 5524 'xor' 'xor_ln117_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%xor_ln117_2086 = xor i6 %xor_ln117_2066, i6 %trunc_ln117_278" [src/enc.c:117]   --->   Operation 5525 'xor' 'xor_ln117_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2094)   --->   "%xor_ln117_2087 = xor i6 %xor_ln117_2078, i6 %trunc_ln127_72" [src/enc.c:117]   --->   Operation 5526 'xor' 'xor_ln117_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%xor_ln117_2088 = xor i5 %xor_ln117_2065, i5 %trunc_ln117_277" [src/enc.c:117]   --->   Operation 5527 'xor' 'xor_ln117_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2093)   --->   "%xor_ln117_2089 = xor i5 %xor_ln117_2077, i5 %trunc_ln127_73" [src/enc.c:117]   --->   Operation 5528 'xor' 'xor_ln117_2089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5529 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_165 = xor i8 %xor_ln117_2081, i8 %xor_ln117_2069" [src/enc.c:117]   --->   Operation 5529 'xor' 'xor_ln117_165' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5530 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln117_2093 = xor i5 %xor_ln117_2089, i5 %xor_ln117_2088" [src/enc.c:117]   --->   Operation 5530 'xor' 'xor_ln117_2093' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5531 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2094 = xor i6 %xor_ln117_2087, i6 %xor_ln117_2086" [src/enc.c:117]   --->   Operation 5531 'xor' 'xor_ln117_2094' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5532 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2095 = xor i7 %xor_ln117_2085, i7 %xor_ln117_2084" [src/enc.c:117]   --->   Operation 5532 'xor' 'xor_ln117_2095' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5533 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2096 = xor i1 %xor_ln117_2083, i1 %xor_ln117_2082" [src/enc.c:117]   --->   Operation 5533 'xor' 'xor_ln117_2096' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%or_ln117_561 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_803, i1 %tmp_413" [src/enc.c:117]   --->   Operation 5534 'bitconcatenate' 'or_ln117_561' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%trunc_ln117_282 = trunc i8 %z_82" [src/enc.c:117]   --->   Operation 5535 'trunc' 'trunc_ln117_282' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%xor_ln117_2099 = xor i7 %or_ln117_561, i7 %or_ln117_540" [src/enc.c:117]   --->   Operation 5536 'xor' 'xor_ln117_2099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2118)   --->   "%trunc_ln117_283 = trunc i8 %z_82" [src/enc.c:117]   --->   Operation 5537 'trunc' 'trunc_ln117_283' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2118)   --->   "%xor_ln117_2100 = xor i1 %tmp_413, i1 %tmp_407" [src/enc.c:117]   --->   Operation 5538 'xor' 'xor_ln117_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%or_ln117_563 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_807, i1 %tmp_415" [src/enc.c:117]   --->   Operation 5539 'bitconcatenate' 'or_ln117_563' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%xor_ln117_2107 = xor i7 %xor_ln117_2103, i7 %or_ln117_563" [src/enc.c:117]   --->   Operation 5540 'xor' 'xor_ln117_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2118)   --->   "%xor_ln117_2108 = xor i1 %xor_ln117_2102, i1 %tmp_415" [src/enc.c:117]   --->   Operation 5541 'xor' 'xor_ln117_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2118)   --->   "%xor_ln117_2110 = xor i1 %xor_ln117_2100, i1 %trunc_ln117_283" [src/enc.c:117]   --->   Operation 5542 'xor' 'xor_ln117_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2118)   --->   "%xor_ln117_2111 = xor i1 %xor_ln117_2108, i1 %tmp_401" [src/enc.c:117]   --->   Operation 5543 'xor' 'xor_ln117_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%xor_ln117_2112 = xor i7 %xor_ln117_2099, i7 %trunc_ln117_282" [src/enc.c:117]   --->   Operation 5544 'xor' 'xor_ln117_2112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2117)   --->   "%xor_ln117_2113 = xor i7 %xor_ln117_2107, i7 %trunc_ln127_s" [src/enc.c:117]   --->   Operation 5545 'xor' 'xor_ln117_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5546 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2117 = xor i7 %xor_ln117_2113, i7 %xor_ln117_2112" [src/enc.c:117]   --->   Operation 5546 'xor' 'xor_ln117_2117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5547 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2118 = xor i1 %xor_ln117_2111, i1 %xor_ln117_2110" [src/enc.c:117]   --->   Operation 5547 'xor' 'xor_ln117_2118' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%or_ln117_565 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_801, i1 %tmp_413" [src/enc.c:117]   --->   Operation 5548 'bitconcatenate' 'or_ln117_565' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%or_ln117_566 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_768, i1 %tmp_403" [src/enc.c:117]   --->   Operation 5549 'bitconcatenate' 'or_ln117_566' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%trunc_ln117_284 = trunc i8 %z_83" [src/enc.c:117]   --->   Operation 5550 'trunc' 'trunc_ln117_284' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%xor_ln117_2120 = xor i3 %or_ln117_566, i3 %or_ln117_565" [src/enc.c:117]   --->   Operation 5551 'xor' 'xor_ln117_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%or_ln117_567 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_805, i1 %tmp_415" [src/enc.c:117]   --->   Operation 5552 'bitconcatenate' 'or_ln117_567' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%or_ln117_568 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln127_799, i1 %tmp_411" [src/enc.c:117]   --->   Operation 5553 'bitconcatenate' 'or_ln117_568' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%xor_ln117_2124 = xor i3 %or_ln117_568, i3 %or_ln117_567" [src/enc.c:117]   --->   Operation 5554 'xor' 'xor_ln117_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%xor_ln117_2126 = xor i3 %xor_ln117_2120, i3 %trunc_ln117_284" [src/enc.c:117]   --->   Operation 5555 'xor' 'xor_ln117_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2128)   --->   "%xor_ln117_2127 = xor i3 %xor_ln117_2124, i3 %xor_ln117_2123" [src/enc.c:117]   --->   Operation 5556 'xor' 'xor_ln117_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5557 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln117_2128 = xor i3 %xor_ln117_2127, i3 %xor_ln117_2126" [src/enc.c:117]   --->   Operation 5557 'xor' 'xor_ln117_2128' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5558 [1/1] (0.00ns)   --->   "%or_ln127_91 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_881, i1 %tmp_461" [src/enc.c:127]   --->   Operation 5558 'bitconcatenate' 'or_ln127_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5559 [1/1] (0.00ns)   --->   "%or_ln127_92 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_894, i1 %tmp_469" [src/enc.c:127]   --->   Operation 5559 'bitconcatenate' 'or_ln127_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%trunc_ln127_903 = trunc i8 %select_ln124_237" [src/enc.c:127]   --->   Operation 5560 'trunc' 'trunc_ln127_903' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5561 [1/1] (0.00ns)   --->   "%or_ln127_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_901, i1 %tmp_475" [src/enc.c:127]   --->   Operation 5561 'bitconcatenate' 'or_ln127_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%trunc_ln127_907 = trunc i8 %select_ln124_239" [src/enc.c:127]   --->   Operation 5562 'trunc' 'trunc_ln127_907' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5563 [1/1] (0.00ns)   --->   "%or_ln127_94 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_905, i1 %tmp_479" [src/enc.c:127]   --->   Operation 5563 'bitconcatenate' 'or_ln127_94' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_188)   --->   "%xor_ln117_2300 = xor i8 %x_assign_139, i8 %or_ln127_91" [src/enc.c:117]   --->   Operation 5564 'xor' 'xor_ln117_2300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_188)   --->   "%xor_ln117_2304 = xor i8 %xor_ln117_2300, i8 %z_92" [src/enc.c:117]   --->   Operation 5565 'xor' 'xor_ln117_2304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_188)   --->   "%xor_ln117_2308 = xor i8 %xor_ln117_148, i8 %or_ln127_92" [src/enc.c:117]   --->   Operation 5566 'xor' 'xor_ln117_2308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_188)   --->   "%xor_ln117_2312 = xor i8 %xor_ln117_2308, i8 %x_assign_138" [src/enc.c:117]   --->   Operation 5567 'xor' 'xor_ln117_2312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5568 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_188 = xor i8 %xor_ln117_2312, i8 %xor_ln117_2304" [src/enc.c:117]   --->   Operation 5568 'xor' 'xor_ln117_188' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5569 [1/1] (0.00ns)   --->   "%or_ln117_621 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_902, i1 %tmp_475" [src/enc.c:117]   --->   Operation 5569 'bitconcatenate' 'or_ln117_621' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%or_ln117_622 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_903, i1 %tmp_475" [src/enc.c:117]   --->   Operation 5570 'bitconcatenate' 'or_ln117_622' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_189)   --->   "%xor_ln117_2322 = xor i8 %x_assign_139, i8 %or_ln127_93" [src/enc.c:117]   --->   Operation 5571 'xor' 'xor_ln117_2322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%trunc_ln117_311 = trunc i8 %z_93" [src/enc.c:117]   --->   Operation 5572 'trunc' 'trunc_ln117_311' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%xor_ln117_2323 = xor i6 %or_ln117_615, i6 %or_ln117_622" [src/enc.c:117]   --->   Operation 5573 'xor' 'xor_ln117_2323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2337)   --->   "%trunc_ln117_312 = trunc i8 %z_93" [src/enc.c:117]   --->   Operation 5574 'trunc' 'trunc_ln117_312' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2337)   --->   "%xor_ln117_2324 = xor i7 %or_ln117_613, i7 %or_ln117_621" [src/enc.c:117]   --->   Operation 5575 'xor' 'xor_ln117_2324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_189)   --->   "%xor_ln117_2325 = xor i8 %xor_ln117_2322, i8 %z_93" [src/enc.c:117]   --->   Operation 5576 'xor' 'xor_ln117_2325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5577 [1/1] (0.00ns)   --->   "%or_ln117_623 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln127_906, i1 %tmp_479" [src/enc.c:117]   --->   Operation 5577 'bitconcatenate' 'or_ln117_623' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%or_ln117_624 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_907, i1 %tmp_479" [src/enc.c:117]   --->   Operation 5578 'bitconcatenate' 'or_ln117_624' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_189)   --->   "%xor_ln117_2328 = xor i8 %xor_ln117_149, i8 %or_ln127_94" [src/enc.c:117]   --->   Operation 5579 'xor' 'xor_ln117_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%xor_ln117_2329 = xor i6 %xor_ln117_2327, i6 %or_ln117_624" [src/enc.c:117]   --->   Operation 5580 'xor' 'xor_ln117_2329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2337)   --->   "%xor_ln117_2330 = xor i7 %xor_ln117_2326, i7 %or_ln117_623" [src/enc.c:117]   --->   Operation 5581 'xor' 'xor_ln117_2330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_189)   --->   "%xor_ln117_2331 = xor i8 %xor_ln117_2328, i8 %x_assign_138" [src/enc.c:117]   --->   Operation 5582 'xor' 'xor_ln117_2331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2337)   --->   "%xor_ln117_2332 = xor i7 %xor_ln117_2324, i7 %trunc_ln117_312" [src/enc.c:117]   --->   Operation 5583 'xor' 'xor_ln117_2332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2337)   --->   "%xor_ln117_2333 = xor i7 %xor_ln117_2330, i7 %trunc_ln127_88" [src/enc.c:117]   --->   Operation 5584 'xor' 'xor_ln117_2333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%xor_ln117_2334 = xor i6 %xor_ln117_2323, i6 %trunc_ln117_311" [src/enc.c:117]   --->   Operation 5585 'xor' 'xor_ln117_2334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2336)   --->   "%xor_ln117_2335 = xor i6 %xor_ln117_2329, i6 %trunc_ln127_89" [src/enc.c:117]   --->   Operation 5586 'xor' 'xor_ln117_2335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5587 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_189 = xor i8 %xor_ln117_2331, i8 %xor_ln117_2325" [src/enc.c:117]   --->   Operation 5587 'xor' 'xor_ln117_189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5588 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln117_2336 = xor i6 %xor_ln117_2335, i6 %xor_ln117_2334" [src/enc.c:117]   --->   Operation 5588 'xor' 'xor_ln117_2336' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5589 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2337 = xor i7 %xor_ln117_2333, i7 %xor_ln117_2332" [src/enc.c:117]   --->   Operation 5589 'xor' 'xor_ln117_2337' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_190)   --->   "%xor_ln117_2338 = xor i8 %x_assign_136, i8 %or_ln127_91" [src/enc.c:117]   --->   Operation 5590 'xor' 'xor_ln117_2338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_190)   --->   "%xor_ln117_2340 = xor i8 %xor_ln117_2338, i8 %z_94" [src/enc.c:117]   --->   Operation 5591 'xor' 'xor_ln117_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_190)   --->   "%xor_ln117_2341 = xor i8 %x_assign_141, i8 %or_ln127_92" [src/enc.c:117]   --->   Operation 5592 'xor' 'xor_ln117_2341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_190)   --->   "%xor_ln117_2344 = xor i8 %xor_ln117_2341, i8 %xor_ln117_150" [src/enc.c:117]   --->   Operation 5593 'xor' 'xor_ln117_2344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5594 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_190 = xor i8 %xor_ln117_2344, i8 %xor_ln117_2340" [src/enc.c:117]   --->   Operation 5594 'xor' 'xor_ln117_190' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_191)   --->   "%xor_ln117_2348 = xor i8 %x_assign_136, i8 %or_ln127_93" [src/enc.c:117]   --->   Operation 5595 'xor' 'xor_ln117_2348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_191)   --->   "%xor_ln117_2350 = xor i8 %xor_ln117_2348, i8 %z_95" [src/enc.c:117]   --->   Operation 5596 'xor' 'xor_ln117_2350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_191)   --->   "%xor_ln117_2351 = xor i8 %x_assign_141, i8 %or_ln127_94" [src/enc.c:117]   --->   Operation 5597 'xor' 'xor_ln117_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_191)   --->   "%xor_ln117_2354 = xor i8 %xor_ln117_2351, i8 %xor_ln117_151" [src/enc.c:117]   --->   Operation 5598 'xor' 'xor_ln117_2354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5599 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_191 = xor i8 %xor_ln117_2354, i8 %xor_ln117_2350" [src/enc.c:117]   --->   Operation 5599 'xor' 'xor_ln117_191' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5600 [1/1] (0.00ns)   --->   "%rk_addr_20 = getelementptr i8 %rk, i64 0, i64 20" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5600 'getelementptr' 'rk_addr_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5601 [1/1] (0.99ns)   --->   "%xor_ln117_204 = xor i8 %xor_ln117_188, i8 190" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5601 'xor' 'xor_ln117_204' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5602 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_204, i8 %rk_addr_20" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5602 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_47 : Operation 5603 [1/1] (0.00ns)   --->   "%rk_addr_21 = getelementptr i8 %rk, i64 0, i64 21" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5603 'getelementptr' 'rk_addr_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5604 [1/1] (0.99ns)   --->   "%xor_ln117_205 = xor i8 %xor_ln117_189, i8 7" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5604 'xor' 'xor_ln117_205' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5605 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_205, i8 %rk_addr_21" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5605 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_47 : Operation 5606 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i8 %xor_ln117_164" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5606 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_224)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln117_165, i32 1, i32 7" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5607 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_224)   --->   "%t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln202, i7 %lshr_ln1" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5608 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5609 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %xor_ln117_165" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5609 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_232)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln117_164, i32 1, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 5610 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_232)   --->   "%t_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp_481" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 5611 'bitconcatenate' 't_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5612 [1/1] (0.00ns)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_188, i32 7" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5612 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5613 [1/1] (0.00ns)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_189, i32 7" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5613 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_237)   --->   "%trunc_ln216 = trunc i8 %xor_ln117_188" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5614 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_237)   --->   "%t_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln216, i1 %tmp_486" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5615 'bitconcatenate' 't_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5616 [1/1] (0.00ns)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_190, i32 7" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5616 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_238)   --->   "%trunc_ln217 = trunc i8 %xor_ln117_189" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5617 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_238)   --->   "%t_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln217, i1 %tmp_487" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5618 'bitconcatenate' 't_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5619 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_191, i32 7" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5619 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_239)   --->   "%trunc_ln218 = trunc i8 %xor_ln117_190" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5620 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5621 [1/1] (0.00ns)   --->   "%trunc_ln218_1 = trunc i8 %xor_ln117_190" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5621 'trunc' 'trunc_ln218_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_239)   --->   "%t_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln218, i1 %tmp_488" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5622 'bitconcatenate' 't_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_224)   --->   "%xor_ln117_2357 = xor i8 %t, i8 81" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5623 'xor' 'xor_ln117_2357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5624 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_224 = xor i8 %xor_ln117_2357, i8 %skey_load_16" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5624 'xor' 'xor_ln117_224' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_232)   --->   "%xor_ln117_2365 = xor i8 %t_8, i8 16" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5625 'xor' 'xor_ln117_2365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5626 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_232 = xor i8 %xor_ln117_2365, i8 %skey_load_24" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5626 'xor' 'xor_ln117_232' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_237)   --->   "%xor_ln117_2370 = xor i8 %t_13, i8 165" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5627 'xor' 'xor_ln117_2370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5628 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_237 = xor i8 %xor_ln117_2370, i8 %skey_load_29" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5628 'xor' 'xor_ln117_237' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_238)   --->   "%xor_ln117_2371 = xor i8 %t_14, i8 101" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5629 'xor' 'xor_ln117_2371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5630 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_238 = xor i8 %xor_ln117_2371, i8 %skey_load_30" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5630 'xor' 'xor_ln117_238' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_239)   --->   "%xor_ln117_2372 = xor i8 %t_15, i8 167" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5631 'xor' 'xor_ln117_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5632 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_239 = xor i8 %xor_ln117_2372, i8 %skey_load_31" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5632 'xor' 'xor_ln117_239' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5633 [1/1] (0.00ns)   --->   "%trunc_ln202_1 = trunc i8 %xor_ln117_165" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5633 'trunc' 'trunc_ln202_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5634 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i8 %xor_ln117_191" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5634 'trunc' 'trunc_ln209_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5635 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_164, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 5635 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5636 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln117_165, i32 2, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 5636 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5637 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln117_164, i32 1, i32 6" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 5637 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5638 [1/1] (0.00ns)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2337, i32 6" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5638 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5639 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = trunc i8 %xor_ln117_188" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5639 'trunc' 'trunc_ln217_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5640 [1/1] (0.00ns)   --->   "%trunc_ln218_2 = trunc i8 %xor_ln117_189" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5640 'trunc' 'trunc_ln218_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_278)   --->   "%trunc_ln208_2 = trunc i8 %xor_ln117_191" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5641 'trunc' 'trunc_ln208_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_278)   --->   "%t_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln208_2, i6 %trunc_ln218_1" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5642 'bitconcatenate' 't_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5643 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = trunc i8 %xor_ln117_189" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5643 'trunc' 'trunc_ln209_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5644 [1/1] (0.00ns)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2062, i32 6" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 5644 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_282)   --->   "%tmp_515 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_164, i32 1, i32 5" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5645 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_282)   --->   "%t_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_515, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5646 'bitconcatenate' 't_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5647 [1/1] (0.00ns)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2336, i32 5" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5647 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_287)   --->   "%trunc_ln218_3 = trunc i8 %xor_ln117_188" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5648 'trunc' 'trunc_ln218_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_287)   --->   "%t_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln218_3, i1 %tmp_486, i1 %tmp_504, i1 %tmp_520" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 5649 'bitconcatenate' 't_47' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_278)   --->   "%xor_ln117_2379 = xor i8 %t_38, i8 242" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5650 'xor' 'xor_ln117_2379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5651 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_278 = xor i8 %xor_ln117_2379, i8 %skey_load_22" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5651 'xor' 'xor_ln117_278' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_282)   --->   "%xor_ln117_2383 = xor i8 %t_42, i8 10" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5652 'xor' 'xor_ln117_2383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5653 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_282 = xor i8 %xor_ln117_2383, i8 %skey_load_26" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5653 'xor' 'xor_ln117_282' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_287)   --->   "%xor_ln117_2388 = xor i8 %t_47, i8 122" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5654 'xor' 'xor_ln117_2388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5655 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_287 = xor i8 %xor_ln117_2388, i8 %skey_load_31" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5655 'xor' 'xor_ln117_287' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5656 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_190, i32 1, i32 5" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5656 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5657 [1/1] (0.00ns)   --->   "%trunc_ln207_3 = trunc i8 %xor_ln117_191" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5657 'trunc' 'trunc_ln207_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5658 [1/1] (0.00ns)   --->   "%trunc_ln208_3 = trunc i8 %xor_ln117_190" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5658 'trunc' 'trunc_ln208_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5659 [1/1] (0.00ns)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_190, i32 6" [src/enc.c:117]   --->   Operation 5659 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5660 [1/1] (0.00ns)   --->   "%trunc_ln209_3 = trunc i8 %xor_ln117_188" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5660 'trunc' 'trunc_ln209_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5661 [1/1] (0.00ns)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_165, i32 1" [src/enc.c:117]   --->   Operation 5661 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5662 [1/1] (0.00ns)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_165, i32 7" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 5662 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5663 [1/1] (0.00ns)   --->   "%tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2061, i32 5" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5663 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5664 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_165, i32 2, i32 6" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5664 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5665 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_164, i32 1, i32 4" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5665 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_324)   --->   "%tmp_543 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_190, i32 2, i32 5" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5666 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_324)   --->   "%trunc_ln206_4 = trunc i8 %xor_ln117_191" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5667 'trunc' 'trunc_ln206_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_324)   --->   "%t_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln206_4, i4 %tmp_543" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5668 'bitconcatenate' 't_68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_325)   --->   "%trunc_ln207_4 = trunc i8 %xor_ln117_190" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5669 'trunc' 'trunc_ln207_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_325)   --->   "%t_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i5, i2 %trunc_ln207_4, i1 %tmp_488, i5 %trunc_ln209_2" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5670 'bitconcatenate' 't_69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5671 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_190, i32 6, i32 7" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5671 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_327)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_189, i32 5" [src/enc.c:117]   --->   Operation 5672 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_327)   --->   "%t_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i3.i1.i1.i1.i1, i1 %tmp_545, i3 %trunc_ln209_4, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519, i1 %tmp_538" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5673 'bitconcatenate' 't_71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5674 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2095, i32 6" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5674 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5675 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln117_2060, i32 4" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5675 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_331)   --->   "%tmp_550 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_165, i32 2, i32 5" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5676 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_331)   --->   "%t_75 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_550, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5677 'bitconcatenate' 't_75' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_332)   --->   "%tmp_552 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_164, i32 1, i32 3" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5678 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_332)   --->   "%t_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_552, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5679 'bitconcatenate' 't_76' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_324)   --->   "%xor_ln117_2393 = xor i8 %t_68, i8 225" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5680 'xor' 'xor_ln117_2393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5681 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_324 = xor i8 %xor_ln117_2393, i8 %skey_load_20" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5681 'xor' 'xor_ln117_324' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_325)   --->   "%xor_ln117_2394 = xor i8 %t_69, i8 153" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5682 'xor' 'xor_ln117_2394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5683 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_325 = xor i8 %xor_ln117_2394, i8 %skey_load_21" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5683 'xor' 'xor_ln117_325' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_327)   --->   "%xor_ln117_2396 = xor i8 %t_71, i8 58" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5684 'xor' 'xor_ln117_2396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5685 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_327 = xor i8 %xor_ln117_2396, i8 %skey_load_23" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5685 'xor' 'xor_ln117_327' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_331)   --->   "%xor_ln117_2400 = xor i8 %t_75, i8 150" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5686 'xor' 'xor_ln117_2400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5687 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_331 = xor i8 %xor_ln117_2400, i8 %skey_load_27" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5687 'xor' 'xor_ln117_331' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_332)   --->   "%xor_ln117_2401 = xor i8 %t_76, i8 18" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5688 'xor' 'xor_ln117_2401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5689 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_332 = xor i8 %xor_ln117_2401, i8 %skey_load_28" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5689 'xor' 'xor_ln117_332' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5690 [1/1] (0.00ns)   --->   "%tmp_559 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_190, i32 3, i32 5" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5690 'partselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5691 [1/1] (0.00ns)   --->   "%trunc_ln205_5 = trunc i8 %xor_ln117_191" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5691 'trunc' 'trunc_ln205_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5692 [1/1] (0.00ns)   --->   "%tmp_560 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_189, i32 1, i32 4" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5692 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5693 [1/1] (0.00ns)   --->   "%trunc_ln206_5 = trunc i8 %xor_ln117_190" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5693 'trunc' 'trunc_ln206_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5694 [1/1] (0.00ns)   --->   "%trunc_ln207_5 = trunc i8 %xor_ln117_189" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5694 'trunc' 'trunc_ln207_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5695 [1/1] (0.00ns)   --->   "%tmp_561 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_189, i32 5, i32 6" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5695 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5696 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_188, i32 4" [src/enc.c:117]   --->   Operation 5696 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5697 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2094, i32 5" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5697 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5698 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln117_2059, i32 3" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5698 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5699 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_165, i32 2, i32 4" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5699 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5700 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_164, i32 1, i32 2" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5700 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_370)   --->   "%tmp_577 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_190, i32 4, i32 5" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5701 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_370)   --->   "%trunc_ln204_6 = trunc i8 %xor_ln117_191" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5702 'trunc' 'trunc_ln204_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_370)   --->   "%t_98 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln204_6, i2 %tmp_577" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5703 'bitconcatenate' 't_98' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_371)   --->   "%tmp_578 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_189, i32 2, i32 4" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5704 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_371)   --->   "%trunc_ln205_6 = trunc i8 %xor_ln117_190" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5705 'trunc' 'trunc_ln205_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_371)   --->   "%t_99 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3, i4 %trunc_ln205_6, i1 %tmp_488, i3 %tmp_578" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5706 'bitconcatenate' 't_99' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_372)   --->   "%trunc_ln206_6 = trunc i8 %xor_ln117_189" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5707 'trunc' 'trunc_ln206_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_372)   --->   "%t_100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %trunc_ln206_6, i2 %tmp_544, i4 %trunc_ln209_3" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5708 'bitconcatenate' 't_100' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5709 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_189, i32 5, i32 7" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5709 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_374)   --->   "%tmp_580 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_188, i32 4, i32 5" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5710 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_374)   --->   "%t_102 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i1.i1.i1.i1, i2 %tmp_580, i2 %trunc_ln209_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5711 'bitconcatenate' 't_102' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5712 [1/1] (0.00ns)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln117_2128, i32 2" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 5712 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5713 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117_2117, i32 6" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5713 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5714 [1/1] (0.00ns)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln117_2093, i32 4" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5714 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5715 [1/1] (0.00ns)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln117_2058, i32 2" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5715 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_381)   --->   "%tmp_589 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_165, i32 2, i32 3" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5716 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_381)   --->   "%t_109 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_589, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549, i1 %tmp_569, i1 %tmp_588" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5717 'bitconcatenate' 't_109' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_382)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_164, i32 1" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5718 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_382)   --->   "%t_110 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_591, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551, i1 %tmp_571, i1 %tmp_590" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5719 'bitconcatenate' 't_110' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_370)   --->   "%xor_ln117_2407 = xor i8 %t_98, i8 101" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5720 'xor' 'xor_ln117_2407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5721 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_370 = xor i8 %xor_ln117_2407, i8 %skey_load_18" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5721 'xor' 'xor_ln117_370' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_371)   --->   "%xor_ln117_2408 = xor i8 %t_99, i8 130" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5722 'xor' 'xor_ln117_2408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5723 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_371 = xor i8 %xor_ln117_2408, i8 %skey_load_19" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5723 'xor' 'xor_ln117_371' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_372)   --->   "%xor_ln117_2409 = xor i8 %t_100, i8 22" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5724 'xor' 'xor_ln117_2409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5725 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_372 = xor i8 %xor_ln117_2409, i8 %skey_load_20" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5725 'xor' 'xor_ln117_372' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_374)   --->   "%xor_ln117_2411 = xor i8 %t_102, i8 62" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5726 'xor' 'xor_ln117_2411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5727 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_374 = xor i8 %xor_ln117_2411, i8 %skey_load_22" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5727 'xor' 'xor_ln117_374' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_381)   --->   "%xor_ln117_2418 = xor i8 %t_109, i8 95" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5728 'xor' 'xor_ln117_2418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5729 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_381 = xor i8 %xor_ln117_2418, i8 %skey_load_29" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5729 'xor' 'xor_ln117_381' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_382)   --->   "%xor_ln117_2419 = xor i8 %t_110, i8 159" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5730 'xor' 'xor_ln117_2419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5731 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_382 = xor i8 %xor_ln117_2419, i8 %skey_load_30" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5731 'xor' 'xor_ln117_382' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5732 [1/1] (0.00ns)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_190, i32 5" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5732 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5733 [1/1] (0.00ns)   --->   "%trunc_ln203_7 = trunc i8 %xor_ln117_191" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5733 'trunc' 'trunc_ln203_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5734 [1/1] (0.00ns)   --->   "%tmp_594 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_189, i32 3, i32 4" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5734 'partselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5735 [1/1] (0.00ns)   --->   "%trunc_ln204_7 = trunc i8 %xor_ln117_190" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5735 'trunc' 'trunc_ln204_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5736 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_188, i32 1, i32 3" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5736 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5737 [1/1] (0.00ns)   --->   "%trunc_ln205_7 = trunc i8 %xor_ln117_189" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5737 'trunc' 'trunc_ln205_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5738 [1/1] (0.00ns)   --->   "%trunc_ln206_7 = trunc i8 %xor_ln117_188" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5738 'trunc' 'trunc_ln206_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5739 [1/1] (0.00ns)   --->   "%tmp_596 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_188, i32 4, i32 6" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5739 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln117_2057, i32 1" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5740 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_165, i32 2" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5741 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_398)   --->   "%t_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_607, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549, i1 %tmp_569, i1 %tmp_588, i1 %tmp_606" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 5742 'bitconcatenate' 't_126' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5743 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_398 = xor i8 %t_126, i8 179" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5743 'xor' 'xor_ln117_398' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5744 [1/1] (0.00ns)   --->   "%pt_addr = getelementptr i8 %pt, i64 0, i64 0" [src/enc.c:110]   --->   Operation 5744 'getelementptr' 'pt_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5745 [2/2] (2.32ns)   --->   "%rin = load i4 %pt_addr" [src/enc.c:110]   --->   Operation 5745 'load' 'rin' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 48 <SV = 47> <Delay = 5.23>
ST_48 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%trunc_ln127_769 = trunc i8 %select_ln124_201" [src/enc.c:127]   --->   Operation 5746 'trunc' 'trunc_ln127_769' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%trunc_ln127_798 = trunc i8 %select_ln124_205" [src/enc.c:127]   --->   Operation 5747 'trunc' 'trunc_ln127_798' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%trunc_ln127_74 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_798, i1 0" [src/enc.c:127]   --->   Operation 5748 'bitconcatenate' 'trunc_ln127_74' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%trunc_ln127_802 = trunc i8 %select_ln124_206" [src/enc.c:127]   --->   Operation 5749 'trunc' 'trunc_ln127_802' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5750 [1/1] (0.00ns)   --->   "%or_ln127_81 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_800, i1 %tmp_413" [src/enc.c:127]   --->   Operation 5750 'bitconcatenate' 'or_ln127_81' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%trunc_ln127_806 = trunc i8 %select_ln124_207" [src/enc.c:127]   --->   Operation 5751 'trunc' 'trunc_ln127_806' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5752 [1/1] (0.00ns)   --->   "%or_ln127_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_804, i1 %tmp_415" [src/enc.c:127]   --->   Operation 5752 'bitconcatenate' 'or_ln127_82' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%or_ln117_560 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_769, i1 %tmp_403" [src/enc.c:117]   --->   Operation 5753 'bitconcatenate' 'or_ln117_560' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%trunc_ln117_276 = trunc i8 %z_81" [src/enc.c:117]   --->   Operation 5754 'trunc' 'trunc_ln117_276' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%xor_ln117_2064 = xor i4 %or_ln117_560, i4 %or_ln117_545" [src/enc.c:117]   --->   Operation 5755 'xor' 'xor_ln117_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%xor_ln117_2076 = xor i4 %xor_ln117_2074, i4 %or_ln117_554" [src/enc.c:117]   --->   Operation 5756 'xor' 'xor_ln117_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%xor_ln117_2090 = xor i4 %xor_ln117_2064, i4 %trunc_ln117_276" [src/enc.c:117]   --->   Operation 5757 'xor' 'xor_ln117_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%xor_ln117_2091 = xor i4 %xor_ln117_2076, i4 %trunc_ln127_74" [src/enc.c:117]   --->   Operation 5758 'xor' 'xor_ln117_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%xor_ln117_2092 = xor i4 %xor_ln117_2091, i4 %xor_ln117_2090" [src/enc.c:117]   --->   Operation 5759 'xor' 'xor_ln117_2092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%or_ln117_562 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_802, i1 %tmp_413" [src/enc.c:117]   --->   Operation 5760 'bitconcatenate' 'or_ln117_562' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_166)   --->   "%xor_ln117_2097 = xor i8 %or_ln127_81, i8 %x_assign_122" [src/enc.c:117]   --->   Operation 5761 'xor' 'xor_ln117_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%trunc_ln117_281 = trunc i8 %z_82" [src/enc.c:117]   --->   Operation 5762 'trunc' 'trunc_ln117_281' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%xor_ln117_2098 = xor i6 %or_ln117_562, i6 %or_ln117_542" [src/enc.c:117]   --->   Operation 5763 'xor' 'xor_ln117_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_166)   --->   "%xor_ln117_2101 = xor i8 %xor_ln117_2097, i8 %z_82" [src/enc.c:117]   --->   Operation 5764 'xor' 'xor_ln117_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%or_ln117_564 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln127_806, i1 %tmp_415" [src/enc.c:117]   --->   Operation 5765 'bitconcatenate' 'or_ln117_564' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_166)   --->   "%xor_ln117_2105 = xor i8 %xor_ln117_142, i8 %or_ln127_82" [src/enc.c:117]   --->   Operation 5766 'xor' 'xor_ln117_2105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%xor_ln117_2106 = xor i6 %xor_ln117_2104, i6 %or_ln117_564" [src/enc.c:117]   --->   Operation 5767 'xor' 'xor_ln117_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_166)   --->   "%xor_ln117_2109 = xor i8 %xor_ln117_2105, i8 %x_assign_120" [src/enc.c:117]   --->   Operation 5768 'xor' 'xor_ln117_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%xor_ln117_2114 = xor i6 %xor_ln117_2098, i6 %trunc_ln117_281" [src/enc.c:117]   --->   Operation 5769 'xor' 'xor_ln117_2114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%xor_ln117_2115 = xor i6 %xor_ln117_2106, i6 %trunc_ln127_61" [src/enc.c:117]   --->   Operation 5770 'xor' 'xor_ln117_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5771 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_166 = xor i8 %xor_ln117_2109, i8 %xor_ln117_2101" [src/enc.c:117]   --->   Operation 5771 'xor' 'xor_ln117_166' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%xor_ln117_2116 = xor i6 %xor_ln117_2115, i6 %xor_ln117_2114" [src/enc.c:117]   --->   Operation 5772 'xor' 'xor_ln117_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_167)   --->   "%xor_ln117_2119 = xor i8 %x_assign_121, i8 %or_ln127_81" [src/enc.c:117]   --->   Operation 5773 'xor' 'xor_ln117_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_167)   --->   "%xor_ln117_2121 = xor i8 %xor_ln117_2119, i8 %z_83" [src/enc.c:117]   --->   Operation 5774 'xor' 'xor_ln117_2121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_167)   --->   "%xor_ln117_2122 = xor i8 %x_assign_123, i8 %or_ln127_82" [src/enc.c:117]   --->   Operation 5775 'xor' 'xor_ln117_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_167)   --->   "%xor_ln117_2125 = xor i8 %xor_ln117_2122, i8 %xor_ln117_143" [src/enc.c:117]   --->   Operation 5776 'xor' 'xor_ln117_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5777 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_167 = xor i8 %xor_ln117_2125, i8 %xor_ln117_2121" [src/enc.c:117]   --->   Operation 5777 'xor' 'xor_ln117_167' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5778 [1/1] (0.99ns)   --->   "%xor_ln117_176 = xor i8 %xor_ln117_164, i8 136" [src/enc.c:117]   --->   Operation 5778 'xor' 'xor_ln117_176' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5779 [1/1] (0.99ns)   --->   "%xor_ln117_177 = xor i8 %xor_ln117_165, i8 204" [src/enc.c:117]   --->   Operation 5779 'xor' 'xor_ln117_177' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5780 [1/1] (0.99ns)   --->   "%xor_ln117_178 = xor i8 %xor_ln117_166, i8 129" [src/enc.c:117]   --->   Operation 5780 'xor' 'xor_ln117_178' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5781 [1/1] (0.99ns)   --->   "%xor_ln117_179 = xor i8 %xor_ln117_167, i8 165" [src/enc.c:117]   --->   Operation 5781 'xor' 'xor_ln117_179' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5782 [1/1] (0.00ns)   --->   "%zext_ln143_11 = zext i8 %xor_ln117_176" [src/enc.c:143->src/enc.c:187]   --->   Operation 5782 'zext' 'zext_ln143_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5783 [1/1] (0.00ns)   --->   "%clefia_s0_addr_44 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_11" [src/enc.c:143->src/enc.c:187]   --->   Operation 5783 'getelementptr' 'clefia_s0_addr_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5784 [2/2] (3.25ns)   --->   "%z_88 = load i8 %clefia_s0_addr_44" [src/enc.c:143->src/enc.c:187]   --->   Operation 5784 'load' 'z_88' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 5785 [1/1] (0.00ns)   --->   "%zext_ln144_11 = zext i8 %xor_ln117_177" [src/enc.c:144->src/enc.c:187]   --->   Operation 5785 'zext' 'zext_ln144_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5786 [1/1] (0.00ns)   --->   "%clefia_s1_addr_44 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_11" [src/enc.c:144->src/enc.c:187]   --->   Operation 5786 'getelementptr' 'clefia_s1_addr_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5787 [2/2] (3.25ns)   --->   "%z_89 = load i8 %clefia_s1_addr_44" [src/enc.c:144->src/enc.c:187]   --->   Operation 5787 'load' 'z_89' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 5788 [1/1] (0.00ns)   --->   "%zext_ln145_11 = zext i8 %xor_ln117_178" [src/enc.c:145->src/enc.c:187]   --->   Operation 5788 'zext' 'zext_ln145_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5789 [1/1] (0.00ns)   --->   "%clefia_s0_addr_45 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_11" [src/enc.c:145->src/enc.c:187]   --->   Operation 5789 'getelementptr' 'clefia_s0_addr_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5790 [2/2] (3.25ns)   --->   "%z_90 = load i8 %clefia_s0_addr_45" [src/enc.c:145->src/enc.c:187]   --->   Operation 5790 'load' 'z_90' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 5791 [1/1] (0.00ns)   --->   "%zext_ln146_11 = zext i8 %xor_ln117_179" [src/enc.c:146->src/enc.c:187]   --->   Operation 5791 'zext' 'zext_ln146_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5792 [1/1] (0.00ns)   --->   "%clefia_s1_addr_45 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_11" [src/enc.c:146->src/enc.c:187]   --->   Operation 5792 'getelementptr' 'clefia_s1_addr_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5793 [2/2] (3.25ns)   --->   "%z_91 = load i8 %clefia_s1_addr_45" [src/enc.c:146->src/enc.c:187]   --->   Operation 5793 'load' 'z_91' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 5794 [1/1] (0.99ns)   --->   "%xor_ln117_193 = xor i8 %xor_ln117_165, i8 111" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5794 'xor' 'xor_ln117_193' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5795 [1/1] (0.99ns)   --->   "%xor_ln117_195 = xor i8 %xor_ln117_167, i8 226" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5795 'xor' 'xor_ln117_195' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5796 [1/1] (0.00ns)   --->   "%rk_addr_22 = getelementptr i8 %rk, i64 0, i64 22" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5796 'getelementptr' 'rk_addr_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5797 [1/1] (0.99ns)   --->   "%xor_ln117_206 = xor i8 %xor_ln117_190, i8 199" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5797 'xor' 'xor_ln117_206' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5798 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_206, i8 %rk_addr_22" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5798 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_48 : Operation 5799 [1/1] (0.00ns)   --->   "%rk_addr_23 = getelementptr i8 %rk, i64 0, i64 23" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5799 'getelementptr' 'rk_addr_23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5800 [1/1] (0.99ns)   --->   "%xor_ln117_207 = xor i8 %xor_ln117_191, i8 101" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5800 'xor' 'xor_ln117_207' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5801 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_207, i8 %rk_addr_23" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5801 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_48 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_225)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln117_166, i32 1, i32 7" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5802 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_225)   --->   "%t_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln203, i7 %lshr_ln2" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5803 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5804 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i8 %xor_ln117_166" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5804 'trunc' 'trunc_ln204' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_226)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln117_167, i32 1, i32 7" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5805 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5806 [1/1] (0.00ns)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_167, i32 1" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5806 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_226)   --->   "%t_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln204, i7 %lshr_ln3" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5807 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5808 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i8 %xor_ln117_167" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5808 'trunc' 'trunc_ln205' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_225)   --->   "%xor_ln117_2358 = xor i8 %t_1, i8 26" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5809 'xor' 'xor_ln117_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5810 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_225 = xor i8 %xor_ln117_2358, i8 %skey_load_17" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5810 'xor' 'xor_ln117_225' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_226)   --->   "%xor_ln117_2359 = xor i8 %t_2, i8 50" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5811 'xor' 'xor_ln117_2359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5812 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_226 = xor i8 %xor_ln117_2359, i8 %skey_load_18" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5812 'xor' 'xor_ln117_226' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5813 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln117_166, i32 2, i32 7" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5813 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5814 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln117_167, i32 2, i32 7" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5814 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5815 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i8 %xor_ln117_166" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5815 'trunc' 'trunc_ln203_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5816 [1/1] (0.00ns)   --->   "%trunc_ln204_1 = trunc i8 %xor_ln117_167" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5816 'trunc' 'trunc_ln204_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_272)   --->   "%tmp_506 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_167, i32 3, i32 7" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5817 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5818 [1/1] (0.00ns)   --->   "%trunc_ln202_2 = trunc i8 %xor_ln117_166" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5818 'trunc' 'trunc_ln202_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_272)   --->   "%t_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln202_2, i5 %tmp_506" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5819 'bitconcatenate' 't_32' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5820 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i8 %xor_ln117_167" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5820 'trunc' 'trunc_ln203_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5821 [1/1] (0.00ns)   --->   "%tmp_512 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_166, i32 3, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 5821 'partselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_272)   --->   "%xor_ln117_2373 = xor i8 %t_32, i8 66" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5822 'xor' 'xor_ln117_2373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5823 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_272 = xor i8 %xor_ln117_2373, i8 %skey_load_16" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5823 'xor' 'xor_ln117_272' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5824 [1/1] (0.00ns)   --->   "%trunc_ln202_3 = trunc i8 %xor_ln117_167" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 5824 'trunc' 'trunc_ln202_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5825 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_167, i32 4, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 5825 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5826 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_167, i32 3" [src/enc.c:117]   --->   Operation 5826 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5827 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_166, i32 1, i32 2" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 5827 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5828 [1/1] (0.00ns)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_166, i32 7" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 5828 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5829 [1/1] (0.00ns)   --->   "%tmp_568 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_166, i32 3, i32 6" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5829 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_380)   --->   "%tmp_587 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_166, i32 3, i32 5" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5830 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_380)   --->   "%t_108 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_587, i1 %trunc_ln202, i1 %tmp_530, i1 %tmp_548, i1 %tmp_567, i1 %tmp_586" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5831 'bitconcatenate' 't_108' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_380)   --->   "%xor_ln117_2417 = xor i8 %t_108, i8 189" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5832 'xor' 'xor_ln117_2417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5833 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_380 = xor i8 %xor_ln117_2417, i8 %skey_load_28" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5833 'xor' 'xor_ln117_380' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5834 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_167, i32 7" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 5834 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln117_2116, i32 5" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5835 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%tmp_603 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_167, i32 4, i32 6" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5836 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_396)   --->   "%t_124 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_603, i1 %tmp_528, i1 %xor_ln117_2096, i1 %tmp_566, i1 %tmp_585, i1 %tmp_602" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 5837 'bitconcatenate' 't_124' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln117_2092, i32 3" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5838 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%tmp_605 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_166, i32 3, i32 4" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5839 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_397)   --->   "%t_125 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_605, i1 %trunc_ln202, i1 %tmp_530, i1 %tmp_548, i1 %tmp_567, i1 %tmp_586, i1 %tmp_604" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 5840 'bitconcatenate' 't_125' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5841 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_396 = xor i8 %t_124, i8 124" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5841 'xor' 'xor_ln117_396' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5842 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_397 = xor i8 %t_125, i8 115" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5842 'xor' 'xor_ln117_397' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5843 [1/2] (2.32ns)   --->   "%rin = load i4 %pt_addr" [src/enc.c:110]   --->   Operation 5843 'load' 'rin' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_48 : Operation 5844 [1/1] (0.00ns)   --->   "%pt_addr_1 = getelementptr i8 %pt, i64 0, i64 1" [src/enc.c:110]   --->   Operation 5844 'getelementptr' 'pt_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5845 [2/2] (2.32ns)   --->   "%rin_1 = load i4 %pt_addr_1" [src/enc.c:110]   --->   Operation 5845 'load' 'rin_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 49 <SV = 48> <Delay = 5.75>
ST_49 : Operation 5846 [1/2] (3.25ns)   --->   "%z_88 = load i8 %clefia_s0_addr_44" [src/enc.c:143->src/enc.c:187]   --->   Operation 5846 'load' 'z_88' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5847 [1/2] (3.25ns)   --->   "%z_89 = load i8 %clefia_s1_addr_44" [src/enc.c:144->src/enc.c:187]   --->   Operation 5847 'load' 'z_89' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5848 [1/2] (3.25ns)   --->   "%z_90 = load i8 %clefia_s0_addr_45" [src/enc.c:145->src/enc.c:187]   --->   Operation 5848 'load' 'z_90' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5849 [1/2] (3.25ns)   --->   "%z_91 = load i8 %clefia_s1_addr_45" [src/enc.c:146->src/enc.c:187]   --->   Operation 5849 'load' 'z_91' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_220)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_89, i32 7" [src/enc.c:124]   --->   Operation 5850 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5851 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_220)   --->   "%xor_ln125_220 = xor i8 %z_89, i8 14" [src/enc.c:125]   --->   Operation 5851 'xor' 'xor_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5852 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_220 = select i1 %tmp_440, i8 %xor_ln125_220, i8 %z_89" [src/enc.c:124]   --->   Operation 5852 'select' 'select_ln124_220' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5853 [1/1] (0.00ns)   --->   "%trunc_ln127_866 = trunc i8 %select_ln124_220" [src/enc.c:127]   --->   Operation 5853 'trunc' 'trunc_ln127_866' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5854 [1/1] (0.00ns)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_220, i32 7" [src/enc.c:127]   --->   Operation 5854 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5855 [1/1] (0.00ns)   --->   "%x_assign_132 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_866, i1 %tmp_441" [src/enc.c:127]   --->   Operation 5855 'bitconcatenate' 'x_assign_132' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_221)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_90, i32 7" [src/enc.c:124]   --->   Operation 5856 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_221)   --->   "%xor_ln125_221 = xor i8 %z_90, i8 14" [src/enc.c:125]   --->   Operation 5857 'xor' 'xor_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5858 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_221 = select i1 %tmp_442, i8 %xor_ln125_221, i8 %z_90" [src/enc.c:124]   --->   Operation 5858 'select' 'select_ln124_221' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5859 [1/1] (0.00ns)   --->   "%trunc_ln127_868 = trunc i8 %select_ln124_221" [src/enc.c:127]   --->   Operation 5859 'trunc' 'trunc_ln127_868' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5860 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_221, i32 7" [src/enc.c:127]   --->   Operation 5860 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5861 [1/1] (0.00ns)   --->   "%x_assign_133 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_868, i1 %tmp_443" [src/enc.c:127]   --->   Operation 5861 'bitconcatenate' 'x_assign_133' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5862 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_222)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_221, i32 6" [src/enc.c:124]   --->   Operation 5862 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5863 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_222)   --->   "%xor_ln125_222 = xor i8 %x_assign_133, i8 14" [src/enc.c:125]   --->   Operation 5863 'xor' 'xor_ln125_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5864 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_222 = select i1 %tmp_444, i8 %xor_ln125_222, i8 %x_assign_133" [src/enc.c:124]   --->   Operation 5864 'select' 'select_ln124_222' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5865 [1/1] (0.00ns)   --->   "%trunc_ln127_869 = trunc i8 %select_ln124_222" [src/enc.c:127]   --->   Operation 5865 'trunc' 'trunc_ln127_869' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5866 [1/1] (0.00ns)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_222, i32 7" [src/enc.c:127]   --->   Operation 5866 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_223)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_91, i32 7" [src/enc.c:124]   --->   Operation 5867 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_223)   --->   "%xor_ln125_223 = xor i8 %z_91, i8 14" [src/enc.c:125]   --->   Operation 5868 'xor' 'xor_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5869 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_223 = select i1 %tmp_446, i8 %xor_ln125_223, i8 %z_91" [src/enc.c:124]   --->   Operation 5869 'select' 'select_ln124_223' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5870 [1/1] (0.00ns)   --->   "%trunc_ln127_871 = trunc i8 %select_ln124_223" [src/enc.c:127]   --->   Operation 5870 'trunc' 'trunc_ln127_871' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5871 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_223, i32 7" [src/enc.c:127]   --->   Operation 5871 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5872 [1/1] (0.00ns)   --->   "%x_assign_134 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_871, i1 %tmp_447" [src/enc.c:127]   --->   Operation 5872 'bitconcatenate' 'x_assign_134' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_224)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_223, i32 6" [src/enc.c:124]   --->   Operation 5873 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_224)   --->   "%xor_ln125_224 = xor i8 %x_assign_134, i8 14" [src/enc.c:125]   --->   Operation 5874 'xor' 'xor_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5875 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_224 = select i1 %tmp_448, i8 %xor_ln125_224, i8 %x_assign_134" [src/enc.c:124]   --->   Operation 5875 'select' 'select_ln124_224' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5876 [1/1] (0.00ns)   --->   "%trunc_ln127_873 = trunc i8 %select_ln124_224" [src/enc.c:127]   --->   Operation 5876 'trunc' 'trunc_ln127_873' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5877 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_224, i32 7" [src/enc.c:127]   --->   Operation 5877 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_225)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_88, i32 7" [src/enc.c:124]   --->   Operation 5878 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_225)   --->   "%xor_ln125_225 = xor i8 %z_88, i8 14" [src/enc.c:125]   --->   Operation 5879 'xor' 'xor_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5880 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_225 = select i1 %tmp_450, i8 %xor_ln125_225, i8 %z_88" [src/enc.c:124]   --->   Operation 5880 'select' 'select_ln124_225' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5881 [1/1] (0.00ns)   --->   "%trunc_ln127_875 = trunc i8 %select_ln124_225" [src/enc.c:127]   --->   Operation 5881 'trunc' 'trunc_ln127_875' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5882 [1/1] (0.00ns)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_225, i32 7" [src/enc.c:127]   --->   Operation 5882 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5883 [1/1] (0.00ns)   --->   "%x_assign_135 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_875, i1 %tmp_451" [src/enc.c:127]   --->   Operation 5883 'bitconcatenate' 'x_assign_135' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_226)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_225, i32 6" [src/enc.c:124]   --->   Operation 5884 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_226)   --->   "%xor_ln125_226 = xor i8 %x_assign_135, i8 14" [src/enc.c:125]   --->   Operation 5885 'xor' 'xor_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5886 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_226 = select i1 %tmp_452, i8 %xor_ln125_226, i8 %x_assign_135" [src/enc.c:124]   --->   Operation 5886 'select' 'select_ln124_226' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5887 [1/1] (0.00ns)   --->   "%trunc_ln127_876 = trunc i8 %select_ln124_226" [src/enc.c:127]   --->   Operation 5887 'trunc' 'trunc_ln127_876' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5888 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_226, i32 7" [src/enc.c:127]   --->   Operation 5888 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_227)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_220, i32 6" [src/enc.c:124]   --->   Operation 5889 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_227)   --->   "%xor_ln125_227 = xor i8 %x_assign_132, i8 14" [src/enc.c:125]   --->   Operation 5890 'xor' 'xor_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5891 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_227 = select i1 %tmp_454, i8 %xor_ln125_227, i8 %x_assign_132" [src/enc.c:124]   --->   Operation 5891 'select' 'select_ln124_227' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 5892 [1/1] (0.00ns)   --->   "%trunc_ln127_877 = trunc i8 %select_ln124_227" [src/enc.c:127]   --->   Operation 5892 'trunc' 'trunc_ln127_877' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5893 [1/1] (0.00ns)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_227, i32 7" [src/enc.c:127]   --->   Operation 5893 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5894 [1/1] (0.00ns)   --->   "%rk_addr_24 = getelementptr i8 %rk, i64 0, i64 24" [src/enc.c:271->src/enc.c:305]   --->   Operation 5894 'getelementptr' 'rk_addr_24' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5895 [1/1] (0.00ns)   --->   "%rk_addr_25 = getelementptr i8 %rk, i64 0, i64 25" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5895 'getelementptr' 'rk_addr_25' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5896 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_224, i8 %rk_addr_24" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5896 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_49 : Operation 5897 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_225, i8 %rk_addr_25" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5897 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_49 : Operation 5898 [1/2] (2.32ns)   --->   "%rin_1 = load i4 %pt_addr_1" [src/enc.c:110]   --->   Operation 5898 'load' 'rin_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_49 : Operation 5899 [1/1] (0.00ns)   --->   "%pt_addr_2 = getelementptr i8 %pt, i64 0, i64 2" [src/enc.c:110]   --->   Operation 5899 'getelementptr' 'pt_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5900 [2/2] (2.32ns)   --->   "%rin_2 = load i4 %pt_addr_2" [src/enc.c:110]   --->   Operation 5900 'load' 'rin_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 50 <SV = 49> <Delay = 5.23>
ST_50 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%trunc_ln127_867 = trunc i8 %select_ln124_220" [src/enc.c:127]   --->   Operation 5901 'trunc' 'trunc_ln127_867' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%trunc_ln127_84 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_867, i1 0" [src/enc.c:127]   --->   Operation 5902 'bitconcatenate' 'trunc_ln127_84' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%trunc_ln127_870 = trunc i8 %select_ln124_222" [src/enc.c:127]   --->   Operation 5903 'trunc' 'trunc_ln127_870' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5904 [1/1] (0.00ns)   --->   "%or_ln127_87 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_869, i1 %tmp_445" [src/enc.c:127]   --->   Operation 5904 'bitconcatenate' 'or_ln127_87' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%trunc_ln127_872 = trunc i8 %select_ln124_223" [src/enc.c:127]   --->   Operation 5905 'trunc' 'trunc_ln127_872' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%trunc_ln127_874 = trunc i8 %select_ln124_224" [src/enc.c:127]   --->   Operation 5906 'trunc' 'trunc_ln127_874' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5907 [1/1] (0.00ns)   --->   "%or_ln127_88 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_873, i1 %tmp_449" [src/enc.c:127]   --->   Operation 5907 'bitconcatenate' 'or_ln127_88' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5908 [1/1] (0.00ns)   --->   "%or_ln127_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_876, i1 %tmp_453" [src/enc.c:127]   --->   Operation 5908 'bitconcatenate' 'or_ln127_89' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5909 [1/1] (0.00ns)   --->   "%or_ln127_90 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_877, i1 %tmp_455" [src/enc.c:127]   --->   Operation 5909 'bitconcatenate' 'or_ln127_90' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%or_ln117_609 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_870, i1 %tmp_445" [src/enc.c:117]   --->   Operation 5910 'bitconcatenate' 'or_ln117_609' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%or_ln117_610 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_872, i1 %tmp_447" [src/enc.c:117]   --->   Operation 5911 'bitconcatenate' 'or_ln117_610' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_180)   --->   "%xor_ln117_2277 = xor i8 %x_assign_134, i8 %or_ln127_87" [src/enc.c:117]   --->   Operation 5912 'xor' 'xor_ln117_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%trunc_ln117_307 = trunc i8 %z_88" [src/enc.c:117]   --->   Operation 5913 'trunc' 'trunc_ln117_307' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%xor_ln117_2278 = xor i4 %or_ln117_610, i4 %or_ln117_609" [src/enc.c:117]   --->   Operation 5914 'xor' 'xor_ln117_2278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_180)   --->   "%xor_ln117_2279 = xor i8 %xor_ln117_2277, i8 %z_88" [src/enc.c:117]   --->   Operation 5915 'xor' 'xor_ln117_2279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%or_ln117_611 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln127_874, i1 %tmp_449" [src/enc.c:117]   --->   Operation 5916 'bitconcatenate' 'or_ln117_611' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_180)   --->   "%xor_ln117_2281 = xor i8 %xor_ln117_156, i8 %or_ln127_88" [src/enc.c:117]   --->   Operation 5917 'xor' 'xor_ln117_2281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%xor_ln117_2282 = xor i4 %xor_ln117_2280, i4 %or_ln117_611" [src/enc.c:117]   --->   Operation 5918 'xor' 'xor_ln117_2282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_180)   --->   "%xor_ln117_2283 = xor i8 %xor_ln117_2281, i8 %x_assign_132" [src/enc.c:117]   --->   Operation 5919 'xor' 'xor_ln117_2283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%xor_ln117_2284 = xor i4 %xor_ln117_2278, i4 %trunc_ln117_307" [src/enc.c:117]   --->   Operation 5920 'xor' 'xor_ln117_2284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%xor_ln117_2285 = xor i4 %xor_ln117_2282, i4 %trunc_ln127_84" [src/enc.c:117]   --->   Operation 5921 'xor' 'xor_ln117_2285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5922 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_180 = xor i8 %xor_ln117_2283, i8 %xor_ln117_2279" [src/enc.c:117]   --->   Operation 5922 'xor' 'xor_ln117_180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%xor_ln117_2286 = xor i4 %xor_ln117_2285, i4 %xor_ln117_2284" [src/enc.c:117]   --->   Operation 5923 'xor' 'xor_ln117_2286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_181)   --->   "%xor_ln117_2287 = xor i8 %x_assign_133, i8 %or_ln127_87" [src/enc.c:117]   --->   Operation 5924 'xor' 'xor_ln117_2287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_181)   --->   "%xor_ln117_2288 = xor i8 %xor_ln117_2287, i8 %z_89" [src/enc.c:117]   --->   Operation 5925 'xor' 'xor_ln117_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_181)   --->   "%xor_ln117_2289 = xor i8 %xor_ln117_157, i8 %or_ln127_88" [src/enc.c:117]   --->   Operation 5926 'xor' 'xor_ln117_2289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_181)   --->   "%xor_ln117_2290 = xor i8 %xor_ln117_2289, i8 %x_assign_135" [src/enc.c:117]   --->   Operation 5927 'xor' 'xor_ln117_2290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5928 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_181 = xor i8 %xor_ln117_2290, i8 %xor_ln117_2288" [src/enc.c:117]   --->   Operation 5928 'xor' 'xor_ln117_181' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_182)   --->   "%xor_ln117_2291 = xor i8 %or_ln127_89, i8 %x_assign_134" [src/enc.c:117]   --->   Operation 5929 'xor' 'xor_ln117_2291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_182)   --->   "%xor_ln117_2292 = xor i8 %xor_ln117_2291, i8 %z_90" [src/enc.c:117]   --->   Operation 5930 'xor' 'xor_ln117_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_182)   --->   "%xor_ln117_2293 = xor i8 %xor_ln117_158, i8 %or_ln127_90" [src/enc.c:117]   --->   Operation 5931 'xor' 'xor_ln117_2293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_182)   --->   "%xor_ln117_2294 = xor i8 %xor_ln117_2293, i8 %x_assign_132" [src/enc.c:117]   --->   Operation 5932 'xor' 'xor_ln117_2294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5933 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_182 = xor i8 %xor_ln117_2294, i8 %xor_ln117_2292" [src/enc.c:117]   --->   Operation 5933 'xor' 'xor_ln117_182' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5934 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln117_2295 = xor i8 %x_assign_133, i8 %or_ln127_89" [src/enc.c:117]   --->   Operation 5934 'xor' 'xor_ln117_2295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln117_2296 = xor i8 %xor_ln117_2295, i8 %z_91" [src/enc.c:117]   --->   Operation 5935 'xor' 'xor_ln117_2296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln117_2297 = xor i8 %x_assign_135, i8 %or_ln127_90" [src/enc.c:117]   --->   Operation 5936 'xor' 'xor_ln117_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln117_2298 = xor i8 %xor_ln117_2297, i8 %xor_ln117_159" [src/enc.c:117]   --->   Operation 5937 'xor' 'xor_ln117_2298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5938 [1/1] (0.99ns) (out node of the LUT)   --->   "%t_112 = xor i8 %xor_ln117_2298, i8 %xor_ln117_2296" [src/enc.c:117]   --->   Operation 5938 'xor' 't_112' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%trunc_ln117_314 = trunc i8 %z_95" [src/enc.c:117]   --->   Operation 5939 'trunc' 'trunc_ln117_314' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%xor_ln117_2349 = xor i7 %or_ln117_625, i7 %or_ln117_621" [src/enc.c:117]   --->   Operation 5940 'xor' 'xor_ln117_2349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%xor_ln117_2353 = xor i7 %or_ln117_626, i7 %or_ln117_623" [src/enc.c:117]   --->   Operation 5941 'xor' 'xor_ln117_2353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%xor_ln117_2355 = xor i7 %xor_ln117_2349, i7 %trunc_ln117_314" [src/enc.c:117]   --->   Operation 5942 'xor' 'xor_ln117_2355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%xor_ln117_2356 = xor i7 %xor_ln117_2353, i7 %xor_ln117_2352" [src/enc.c:117]   --->   Operation 5943 'xor' 'xor_ln117_2356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5944 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln110 = xor i7 %xor_ln117_2356, i7 %xor_ln117_2355" [src/enc.c:110]   --->   Operation 5944 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5945 [1/1] (0.99ns)   --->   "%xor_ln117_196 = xor i8 %xor_ln117_180, i8 16" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5945 'xor' 'xor_ln117_196' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5946 [1/1] (0.99ns)   --->   "%xor_ln117_197 = xor i8 %xor_ln117_181, i8 78" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5946 'xor' 'xor_ln117_197' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5947 [1/1] (0.99ns)   --->   "%xor_ln117_198 = xor i8 %xor_ln117_182, i8 142" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 5947 'xor' 'xor_ln117_198' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_227)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln117_180, i32 1, i32 7" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5948 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_227)   --->   "%t_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln205, i7 %lshr_ln4" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5949 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_228)   --->   "%trunc_ln206 = trunc i8 %xor_ln117_180" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5950 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_228)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln117_181, i32 1, i32 7" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5951 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_228)   --->   "%t_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln206, i7 %lshr_ln5" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5952 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_229)   --->   "%trunc_ln207 = trunc i8 %xor_ln117_181" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5953 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_229)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln117_182, i32 1, i32 7" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5954 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_229)   --->   "%t_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln207, i7 %lshr_ln6" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5955 'bitconcatenate' 't_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_230)   --->   "%trunc_ln208 = trunc i8 %xor_ln117_182" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5956 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_230)   --->   "%lshr_ln7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %t_112, i32 1, i32 7" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5957 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_230)   --->   "%t_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln208, i7 %lshr_ln7" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5958 'bitconcatenate' 't_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_231)   --->   "%trunc_ln209 = trunc i8 %t_112" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5959 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_231)   --->   "%t_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln209, i7 %xor_ln110" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 5960 'bitconcatenate' 't_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5961 [1/1] (0.00ns)   --->   "%rk_addr_26 = getelementptr i8 %rk, i64 0, i64 26" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5961 'getelementptr' 'rk_addr_26' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5962 [1/1] (0.00ns)   --->   "%rk_addr_27 = getelementptr i8 %rk, i64 0, i64 27" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 5962 'getelementptr' 'rk_addr_27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5963 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_226, i8 %rk_addr_26" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5963 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_50 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_227)   --->   "%xor_ln117_2360 = xor i8 %t_3, i8 8" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5964 'xor' 'xor_ln117_2360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5965 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_227 = xor i8 %xor_ln117_2360, i8 %skey_load_19" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5965 'xor' 'xor_ln117_227' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5966 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_227, i8 %rk_addr_27" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5966 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_50 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_228)   --->   "%xor_ln117_2361 = xor i8 %t_4, i8 61" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5967 'xor' 'xor_ln117_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5968 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_228 = xor i8 %xor_ln117_2361, i8 %skey_load_20" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5968 'xor' 'xor_ln117_228' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_229)   --->   "%xor_ln117_2362 = xor i8 %t_5, i8 59" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5969 'xor' 'xor_ln117_2362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5970 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_229 = xor i8 %xor_ln117_2362, i8 %skey_load_21" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5970 'xor' 'xor_ln117_229' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_230)   --->   "%xor_ln117_2363 = xor i8 %t_6, i8 251" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5971 'xor' 'xor_ln117_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5972 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_230 = xor i8 %xor_ln117_2363, i8 %skey_load_22" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5972 'xor' 'xor_ln117_230' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_231)   --->   "%xor_ln117_2364 = xor i8 %t_7, i8 230" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5973 'xor' 'xor_ln117_2364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5974 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_231 = xor i8 %xor_ln117_2364, i8 %skey_load_23" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5974 'xor' 'xor_ln117_231' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5975 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln117_180, i32 2, i32 7" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5975 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5976 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln117_181, i32 2, i32 7" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5976 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5977 [1/1] (0.00ns)   --->   "%trunc_ln205_1 = trunc i8 %xor_ln117_180" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5977 'trunc' 'trunc_ln205_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5978 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln117_182, i32 2, i32 7" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5978 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5979 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = trunc i8 %xor_ln117_181" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5979 'trunc' 'trunc_ln206_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5980 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %t_112, i32 2, i32 7" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5980 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5981 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = trunc i8 %xor_ln117_182" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5981 'trunc' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5982 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %xor_ln110, i32 1, i32 6" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5982 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5983 [1/1] (0.00ns)   --->   "%trunc_ln208_1 = trunc i8 %t_112" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 5983 'trunc' 'trunc_ln208_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_273)   --->   "%tmp_507 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_180, i32 3, i32 7" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5984 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_273)   --->   "%t_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln203_2, i5 %tmp_507" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 5985 'bitconcatenate' 't_33' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_274)   --->   "%tmp_508 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_181, i32 3, i32 7" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5986 'partselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5987 [1/1] (0.00ns)   --->   "%trunc_ln204_2 = trunc i8 %xor_ln117_180" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5987 'trunc' 'trunc_ln204_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_274)   --->   "%t_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln204_2, i5 %tmp_508" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 5988 'bitconcatenate' 't_34' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_275)   --->   "%tmp_509 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln117_182, i32 3, i32 7" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5989 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_275)   --->   "%trunc_ln205_2 = trunc i8 %xor_ln117_181" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5990 'trunc' 'trunc_ln205_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_275)   --->   "%t_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln205_2, i5 %tmp_509" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 5991 'bitconcatenate' 't_35' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_276)   --->   "%tmp_510 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %t_112, i32 3, i32 7" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5992 'partselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_276)   --->   "%trunc_ln206_2 = trunc i8 %xor_ln117_182" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5993 'trunc' 'trunc_ln206_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_276)   --->   "%t_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln206_2, i5 %tmp_510" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 5994 'bitconcatenate' 't_36' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_277)   --->   "%tmp_511 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %xor_ln110, i32 2, i32 6" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5995 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_277)   --->   "%trunc_ln207_2 = trunc i8 %t_112" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5996 'trunc' 'trunc_ln207_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_277)   --->   "%t_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln207_2, i5 %tmp_511" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 5997 'bitconcatenate' 't_37' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_273)   --->   "%xor_ln117_2374 = xor i8 %t_33, i8 19" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5998 'xor' 'xor_ln117_2374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5999 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_273 = xor i8 %xor_ln117_2374, i8 %skey_load_17" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 5999 'xor' 'xor_ln117_273' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_274)   --->   "%xor_ln117_2375 = xor i8 %t_34, i8 20" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6000 'xor' 'xor_ln117_2375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6001 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_274 = xor i8 %xor_ln117_2375, i8 %skey_load_18" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6001 'xor' 'xor_ln117_274' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_275)   --->   "%xor_ln117_2376 = xor i8 %t_35, i8 26" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6002 'xor' 'xor_ln117_2376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6003 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_275 = xor i8 %xor_ln117_2376, i8 %skey_load_19" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6003 'xor' 'xor_ln117_275' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_276)   --->   "%xor_ln117_2377 = xor i8 %t_36, i8 46" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6004 'xor' 'xor_ln117_2377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6005 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_276 = xor i8 %xor_ln117_2377, i8 %skey_load_20" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6005 'xor' 'xor_ln117_276' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_277)   --->   "%xor_ln117_2378 = xor i8 %t_37, i8 50" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6006 'xor' 'xor_ln117_2378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6007 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_277 = xor i8 %xor_ln117_2378, i8 %skey_load_21" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6007 'xor' 'xor_ln117_277' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6008 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_180, i32 4, i32 7" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6008 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6009 [1/1] (0.00ns)   --->   "%tmp_522 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_181, i32 4, i32 7" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6009 'partselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6010 [1/1] (0.00ns)   --->   "%trunc_ln203_3 = trunc i8 %xor_ln117_180" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6010 'trunc' 'trunc_ln203_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6011 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln117_182, i32 4, i32 7" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6011 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6012 [1/1] (0.00ns)   --->   "%trunc_ln204_3 = trunc i8 %xor_ln117_181" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6012 'trunc' 'trunc_ln204_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6013 [1/1] (0.00ns)   --->   "%tmp_524 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %t_112, i32 4, i32 7" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 6013 'partselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6014 [1/1] (0.00ns)   --->   "%trunc_ln205_3 = trunc i8 %xor_ln117_182" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 6014 'trunc' 'trunc_ln205_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6015 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %xor_ln110, i32 3, i32 6" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 6015 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6016 [1/1] (0.00ns)   --->   "%trunc_ln206_3 = trunc i8 %t_112" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 6016 'trunc' 'trunc_ln206_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_320)   --->   "%tmp_539 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_181, i32 5, i32 7" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6017 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6018 [1/1] (0.00ns)   --->   "%trunc_ln202_4 = trunc i8 %xor_ln117_180" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6018 'trunc' 'trunc_ln202_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_320)   --->   "%t_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln202_4, i3 %tmp_539" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6019 'bitconcatenate' 't_64' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_321)   --->   "%tmp_540 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_182, i32 5, i32 7" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6020 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6021 [1/1] (0.00ns)   --->   "%trunc_ln203_4 = trunc i8 %xor_ln117_181" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6021 'trunc' 'trunc_ln203_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_321)   --->   "%t_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln203_4, i3 %tmp_540" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6022 'bitconcatenate' 't_65' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_322)   --->   "%tmp_541 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %t_112, i32 5, i32 7" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6023 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_322)   --->   "%trunc_ln204_4 = trunc i8 %xor_ln117_182" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6024 'trunc' 'trunc_ln204_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_322)   --->   "%t_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln204_4, i3 %tmp_541" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6025 'bitconcatenate' 't_66' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_323)   --->   "%tmp_542 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %xor_ln110, i32 4, i32 6" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 6026 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_323)   --->   "%trunc_ln205_4 = trunc i8 %t_112" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 6027 'trunc' 'trunc_ln205_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_323)   --->   "%t_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln205_4, i3 %tmp_542" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 6028 'bitconcatenate' 't_67' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_326)   --->   "%t_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i1.i1, i2 %tmp_544, i4 %trunc_ln209_3, i1 %tmp_486, i1 %tmp_504" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 6029 'bitconcatenate' 't_70' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6030 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln117_180, i32 5, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 6030 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_320)   --->   "%xor_ln117_2389 = xor i8 %t_64, i8 141" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6031 'xor' 'xor_ln117_2389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6032 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_320 = xor i8 %xor_ln117_2389, i8 %skey_load_16" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6032 'xor' 'xor_ln117_320' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_321)   --->   "%xor_ln117_2390 = xor i8 %t_65, i8 184" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6033 'xor' 'xor_ln117_2390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6034 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_321 = xor i8 %xor_ln117_2390, i8 %skey_load_17" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6034 'xor' 'xor_ln117_321' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_322)   --->   "%xor_ln117_2391 = xor i8 %t_66, i8 139" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6035 'xor' 'xor_ln117_2391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6036 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_322 = xor i8 %xor_ln117_2391, i8 %skey_load_18" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6036 'xor' 'xor_ln117_322' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_323)   --->   "%xor_ln117_2392 = xor i8 %t_67, i8 77" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6037 'xor' 'xor_ln117_2392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6038 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_323 = xor i8 %xor_ln117_2392, i8 %skey_load_19" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6038 'xor' 'xor_ln117_323' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_326)   --->   "%xor_ln117_2395 = xor i8 %t_70, i8 89" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6039 'xor' 'xor_ln117_2395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6040 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_326 = xor i8 %xor_ln117_2395, i8 %skey_load_22" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6040 'xor' 'xor_ln117_326' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6041 [1/1] (0.00ns)   --->   "%tmp_556 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_182, i32 6, i32 7" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6041 'partselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6042 [1/1] (0.00ns)   --->   "%trunc_ln202_5 = trunc i8 %xor_ln117_181" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6042 'trunc' 'trunc_ln202_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6043 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %t_112, i32 6, i32 7" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6043 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6044 [1/1] (0.00ns)   --->   "%trunc_ln203_5 = trunc i8 %xor_ln117_182" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6044 'trunc' 'trunc_ln203_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6045 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %xor_ln110, i32 5, i32 6" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6045 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6046 [1/1] (0.00ns)   --->   "%trunc_ln204_5 = trunc i8 %t_112" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6046 'trunc' 'trunc_ln204_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6047 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln117_181, i32 6, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 6047 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_368)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %t_112, i32 7" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6048 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6049 [1/1] (0.00ns)   --->   "%trunc_ln202_6 = trunc i8 %xor_ln117_182" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6049 'trunc' 'trunc_ln202_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_368)   --->   "%t_96 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln202_6, i1 %tmp_575" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6050 'bitconcatenate' 't_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_369)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln110, i32 6" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6051 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_369)   --->   "%trunc_ln203_6 = trunc i8 %t_112" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6052 'trunc' 'trunc_ln203_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_369)   --->   "%t_97 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln203_6, i1 %tmp_576" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6053 'bitconcatenate' 't_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_373)   --->   "%t_101 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i1.i1, i3 %tmp_579, i3 %trunc_ln209_4, i1 %tmp_485, i1 %tmp_503" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 6054 'bitconcatenate' 't_101' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6055 [1/1] (0.00ns)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_180, i32 4" [src/enc.c:117]   --->   Operation 6055 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6056 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_182, i32 7" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 6056 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_368)   --->   "%xor_ln117_2405 = xor i8 %t_96, i8 122" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6057 'xor' 'xor_ln117_2405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6058 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_368 = xor i8 %xor_ln117_2405, i8 %skey_load_16" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6058 'xor' 'xor_ln117_368' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_369)   --->   "%xor_ln117_2406 = xor i8 %t_97, i8 223" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6059 'xor' 'xor_ln117_2406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6060 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_369 = xor i8 %xor_ln117_2406, i8 %skey_load_17" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6060 'xor' 'xor_ln117_369' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_373)   --->   "%xor_ln117_2410 = xor i8 %t_101, i8 254" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6061 'xor' 'xor_ln117_2410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6062 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_373 = xor i8 %xor_ln117_2410, i8 %skey_load_21" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6062 'xor' 'xor_ln117_373' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6063 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_181, i32 5" [src/enc.c:117]   --->   Operation 6063 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln117_2286, i32 3" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 6064 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_393)   --->   "%t_121 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln203_4, i1 %tmp_583, i1 %tmp_582, i1 %tmp_600" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 6065 'bitconcatenate' 't_121' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6066 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_393 = xor i8 %t_121, i8 82" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6066 'xor' 'xor_ln117_393' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6067 [1/2] (2.32ns)   --->   "%rin_2 = load i4 %pt_addr_2" [src/enc.c:110]   --->   Operation 6067 'load' 'rin_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_50 : Operation 6068 [1/1] (0.00ns)   --->   "%pt_addr_3 = getelementptr i8 %pt, i64 0, i64 3" [src/enc.c:110]   --->   Operation 6068 'getelementptr' 'pt_addr_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6069 [2/2] (2.32ns)   --->   "%rin_3 = load i4 %pt_addr_3" [src/enc.c:110]   --->   Operation 6069 'load' 'rin_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 6070 [1/1] (0.00ns)   --->   "%rk_addr_28 = getelementptr i8 %rk, i64 0, i64 28" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6070 'getelementptr' 'rk_addr_28' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6071 [1/1] (0.00ns)   --->   "%rk_addr_29 = getelementptr i8 %rk, i64 0, i64 29" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6071 'getelementptr' 'rk_addr_29' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6072 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_228, i8 %rk_addr_28" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6072 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_51 : Operation 6073 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_229, i8 %rk_addr_29" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6073 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_51 : Operation 6074 [1/2] (2.32ns)   --->   "%rin_3 = load i4 %pt_addr_3" [src/enc.c:110]   --->   Operation 6074 'load' 'rin_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_51 : Operation 6075 [1/1] (0.00ns)   --->   "%pt_addr_8 = getelementptr i8 %pt, i64 0, i64 8" [src/enc.c:110]   --->   Operation 6075 'getelementptr' 'pt_addr_8' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6076 [2/2] (2.32ns)   --->   "%rin_4 = load i4 %pt_addr_8" [src/enc.c:110]   --->   Operation 6076 'load' 'rin_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 52 <SV = 51> <Delay = 3.25>
ST_52 : Operation 6077 [1/1] (0.00ns)   --->   "%rk_addr_30 = getelementptr i8 %rk, i64 0, i64 30" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6077 'getelementptr' 'rk_addr_30' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6078 [1/1] (0.00ns)   --->   "%rk_addr_31 = getelementptr i8 %rk, i64 0, i64 31" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6078 'getelementptr' 'rk_addr_31' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6079 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_230, i8 %rk_addr_30" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6079 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_52 : Operation 6080 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_231, i8 %rk_addr_31" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6080 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_52 : Operation 6081 [1/2] (2.32ns)   --->   "%rin_4 = load i4 %pt_addr_8" [src/enc.c:110]   --->   Operation 6081 'load' 'rin_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 6082 [1/1] (0.00ns)   --->   "%pt_addr_9 = getelementptr i8 %pt, i64 0, i64 9" [src/enc.c:110]   --->   Operation 6082 'getelementptr' 'pt_addr_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6083 [2/2] (2.32ns)   --->   "%rin_5 = load i4 %pt_addr_9" [src/enc.c:110]   --->   Operation 6083 'load' 'rin_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 6084 [1/2] (2.32ns)   --->   "%rin_5 = load i4 %pt_addr_9" [src/enc.c:110]   --->   Operation 6084 'load' 'rin_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 6085 [1/1] (0.00ns)   --->   "%pt_addr_10 = getelementptr i8 %pt, i64 0, i64 10" [src/enc.c:110]   --->   Operation 6085 'getelementptr' 'pt_addr_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6086 [2/2] (2.32ns)   --->   "%rin_6 = load i4 %pt_addr_10" [src/enc.c:110]   --->   Operation 6086 'load' 'rin_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 6087 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr_16" [src/enc.c:117]   --->   Operation 6087 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_53 : Operation 6088 [2/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_17" [src/enc.c:117]   --->   Operation 6088 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 54 <SV = 53> <Delay = 3.25>
ST_54 : Operation 6089 [1/2] (2.32ns)   --->   "%rin_6 = load i4 %pt_addr_10" [src/enc.c:110]   --->   Operation 6089 'load' 'rin_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 6090 [1/1] (0.00ns)   --->   "%pt_addr_11 = getelementptr i8 %pt, i64 0, i64 11" [src/enc.c:110]   --->   Operation 6090 'getelementptr' 'pt_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6091 [2/2] (2.32ns)   --->   "%rin_7 = load i4 %pt_addr_11" [src/enc.c:110]   --->   Operation 6091 'load' 'rin_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 6092 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr_16" [src/enc.c:117]   --->   Operation 6092 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_54 : Operation 6093 [1/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_17" [src/enc.c:117]   --->   Operation 6093 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_54 : Operation 6094 [2/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_18" [src/enc.c:117]   --->   Operation 6094 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_54 : Operation 6095 [2/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_19" [src/enc.c:117]   --->   Operation 6095 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 55 <SV = 54> <Delay = 3.25>
ST_55 : Operation 6096 [1/1] (0.00ns)   --->   "%pt_addr_4 = getelementptr i8 %pt, i64 0, i64 4" [src/enc.c:110]   --->   Operation 6096 'getelementptr' 'pt_addr_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6097 [2/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr_4" [src/enc.c:110]   --->   Operation 6097 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 6098 [1/2] (2.32ns)   --->   "%rin_7 = load i4 %pt_addr_11" [src/enc.c:110]   --->   Operation 6098 'load' 'rin_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 6099 [1/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_18" [src/enc.c:117]   --->   Operation 6099 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_55 : Operation 6100 [1/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_19" [src/enc.c:117]   --->   Operation 6100 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_55 : Operation 6101 [2/2] (3.25ns)   --->   "%rk_load_4 = load i8 %rk_addr_20" [src/enc.c:117]   --->   Operation 6101 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_55 : Operation 6102 [2/2] (3.25ns)   --->   "%rk_load_5 = load i8 %rk_addr_21" [src/enc.c:117]   --->   Operation 6102 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 56 <SV = 55> <Delay = 3.25>
ST_56 : Operation 6103 [1/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr_4" [src/enc.c:110]   --->   Operation 6103 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 6104 [1/1] (0.00ns)   --->   "%pt_addr_5 = getelementptr i8 %pt, i64 0, i64 5" [src/enc.c:110]   --->   Operation 6104 'getelementptr' 'pt_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6105 [2/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_5" [src/enc.c:110]   --->   Operation 6105 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 6106 [1/2] (3.25ns)   --->   "%rk_load_4 = load i8 %rk_addr_20" [src/enc.c:117]   --->   Operation 6106 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_56 : Operation 6107 [1/2] (3.25ns)   --->   "%rk_load_5 = load i8 %rk_addr_21" [src/enc.c:117]   --->   Operation 6107 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_56 : Operation 6108 [2/2] (3.25ns)   --->   "%rk_load_6 = load i8 %rk_addr_22" [src/enc.c:117]   --->   Operation 6108 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_56 : Operation 6109 [2/2] (3.25ns)   --->   "%rk_load_7 = load i8 %rk_addr_23" [src/enc.c:117]   --->   Operation 6109 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 57 <SV = 56> <Delay = 4.24>
ST_57 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_233)   --->   "%trunc_ln212 = trunc i8 %xor_ln117_172" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 6110 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_233)   --->   "%t_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln212, i1 %tmp_482" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 6111 'bitconcatenate' 't_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6112 [1/1] (0.00ns)   --->   "%rk_addr_32 = getelementptr i8 %rk, i64 0, i64 32" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6112 'getelementptr' 'rk_addr_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6113 [1/1] (0.00ns)   --->   "%rk_addr_33 = getelementptr i8 %rk, i64 0, i64 33" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6113 'getelementptr' 'rk_addr_33' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6114 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_232, i8 %rk_addr_32" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6114 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_57 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_233)   --->   "%xor_ln117_2366 = xor i8 %t_9, i8 132" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6115 'xor' 'xor_ln117_2366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6116 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_233 = xor i8 %xor_ln117_2366, i8 %skey_load_25" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6116 'xor' 'xor_ln117_233' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6117 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_233, i8 %rk_addr_33" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6117 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_57 : Operation 6118 [1/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_5" [src/enc.c:110]   --->   Operation 6118 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 6119 [1/1] (0.00ns)   --->   "%pt_addr_6 = getelementptr i8 %pt, i64 0, i64 6" [src/enc.c:110]   --->   Operation 6119 'getelementptr' 'pt_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6120 [2/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_6" [src/enc.c:110]   --->   Operation 6120 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 6121 [1/2] (3.25ns)   --->   "%rk_load_6 = load i8 %rk_addr_22" [src/enc.c:117]   --->   Operation 6121 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_57 : Operation 6122 [1/2] (3.25ns)   --->   "%rk_load_7 = load i8 %rk_addr_23" [src/enc.c:117]   --->   Operation 6122 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 58 <SV = 57> <Delay = 5.23>
ST_58 : Operation 6123 [1/1] (0.99ns)   --->   "%xor_ln117_192 = xor i8 %xor_ln117_164, i8 124" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6123 'xor' 'xor_ln117_192' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6124 [1/1] (0.99ns)   --->   "%xor_ln117_194 = xor i8 %xor_ln117_166, i8 104" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6124 'xor' 'xor_ln117_194' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6125 [1/1] (0.00ns)   --->   "%rk_addr_34 = getelementptr i8 %rk, i64 0, i64 34" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6125 'getelementptr' 'rk_addr_34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6126 [1/1] (0.00ns)   --->   "%rk_addr_35 = getelementptr i8 %rk, i64 0, i64 35" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6126 'getelementptr' 'rk_addr_35' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6127 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_234, i8 %rk_addr_34" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6127 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_58 : Operation 6128 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_235, i8 %rk_addr_35" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6128 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_58 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_328)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln117_166, i32 2" [src/enc.c:117]   --->   Operation 6129 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_328)   --->   "%t_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln202_3, i3 %tmp_547, i1 %tmp_546" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 6130 'bitconcatenate' 't_72' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_328)   --->   "%xor_ln117_2397 = xor i8 %t_72, i8 126" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6131 'xor' 'xor_ln117_2397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6132 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_328 = xor i8 %xor_ln117_2397, i8 %skey_load_24" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6132 'xor' 'xor_ln117_328' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6133 [1/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_6" [src/enc.c:110]   --->   Operation 6133 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 6134 [1/1] (0.00ns)   --->   "%pt_addr_7 = getelementptr i8 %pt, i64 0, i64 7" [src/enc.c:110]   --->   Operation 6134 'getelementptr' 'pt_addr_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6135 [2/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_7" [src/enc.c:110]   --->   Operation 6135 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 6136 [1/1] (0.99ns)   --->   "%xor_ln117_408 = xor i8 %xor_ln117_192, i8 %rin" [src/enc.c:117]   --->   Operation 6136 'xor' 'xor_ln117_408' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6137 [1/1] (0.99ns)   --->   "%xor_ln117_409 = xor i8 %xor_ln117_193, i8 %rin_1" [src/enc.c:117]   --->   Operation 6137 'xor' 'xor_ln117_409' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6138 [1/1] (0.99ns)   --->   "%xor_ln117_410 = xor i8 %xor_ln117_194, i8 %rin_2" [src/enc.c:117]   --->   Operation 6138 'xor' 'xor_ln117_410' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6139 [1/1] (0.99ns)   --->   "%xor_ln117_411 = xor i8 %xor_ln117_195, i8 %rin_3" [src/enc.c:117]   --->   Operation 6139 'xor' 'xor_ln117_411' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6140 [1/1] (0.00ns)   --->   "%zext_ln143_12 = zext i8 %xor_ln117_408" [src/enc.c:143->src/enc.c:187]   --->   Operation 6140 'zext' 'zext_ln143_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6141 [1/1] (0.00ns)   --->   "%clefia_s0_addr_48 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_12" [src/enc.c:143->src/enc.c:187]   --->   Operation 6141 'getelementptr' 'clefia_s0_addr_48' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6142 [2/2] (3.25ns)   --->   "%z_96 = load i8 %clefia_s0_addr_48" [src/enc.c:143->src/enc.c:187]   --->   Operation 6142 'load' 'z_96' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6143 [1/1] (0.00ns)   --->   "%zext_ln144_12 = zext i8 %xor_ln117_409" [src/enc.c:144->src/enc.c:187]   --->   Operation 6143 'zext' 'zext_ln144_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6144 [1/1] (0.00ns)   --->   "%clefia_s1_addr_48 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_12" [src/enc.c:144->src/enc.c:187]   --->   Operation 6144 'getelementptr' 'clefia_s1_addr_48' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6145 [2/2] (3.25ns)   --->   "%z_97 = load i8 %clefia_s1_addr_48" [src/enc.c:144->src/enc.c:187]   --->   Operation 6145 'load' 'z_97' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6146 [1/1] (0.00ns)   --->   "%zext_ln145_12 = zext i8 %xor_ln117_410" [src/enc.c:145->src/enc.c:187]   --->   Operation 6146 'zext' 'zext_ln145_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6147 [1/1] (0.00ns)   --->   "%clefia_s0_addr_49 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_12" [src/enc.c:145->src/enc.c:187]   --->   Operation 6147 'getelementptr' 'clefia_s0_addr_49' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6148 [2/2] (3.25ns)   --->   "%z_98 = load i8 %clefia_s0_addr_49" [src/enc.c:145->src/enc.c:187]   --->   Operation 6148 'load' 'z_98' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6149 [1/1] (0.00ns)   --->   "%zext_ln146_12 = zext i8 %xor_ln117_411" [src/enc.c:146->src/enc.c:187]   --->   Operation 6149 'zext' 'zext_ln146_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6150 [1/1] (0.00ns)   --->   "%clefia_s1_addr_49 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_12" [src/enc.c:146->src/enc.c:187]   --->   Operation 6150 'getelementptr' 'clefia_s1_addr_49' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6151 [2/2] (3.25ns)   --->   "%z_99 = load i8 %clefia_s1_addr_49" [src/enc.c:146->src/enc.c:187]   --->   Operation 6151 'load' 'z_99' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 59 <SV = 58> <Delay = 6.74>
ST_59 : Operation 6152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_236)   --->   "%trunc_ln215 = trunc i8 %xor_ln117_175" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 6152 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_236)   --->   "%t_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln215, i1 %tmp_485" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 6153 'bitconcatenate' 't_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6154 [1/1] (0.00ns)   --->   "%rk_addr_36 = getelementptr i8 %rk, i64 0, i64 36" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6154 'getelementptr' 'rk_addr_36' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6155 [1/1] (0.00ns)   --->   "%rk_addr_37 = getelementptr i8 %rk, i64 0, i64 37" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6155 'getelementptr' 'rk_addr_37' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_236)   --->   "%xor_ln117_2369 = xor i8 %t_12, i8 124" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6156 'xor' 'xor_ln117_2369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6157 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_236 = xor i8 %xor_ln117_2369, i8 %skey_load_28" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6157 'xor' 'xor_ln117_236' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6158 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_236, i8 %rk_addr_36" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6158 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_59 : Operation 6159 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_237, i8 %rk_addr_37" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6159 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_59 : Operation 6160 [1/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_7" [src/enc.c:110]   --->   Operation 6160 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 6161 [1/1] (0.00ns)   --->   "%pt_addr_12 = getelementptr i8 %pt, i64 0, i64 12" [src/enc.c:110]   --->   Operation 6161 'getelementptr' 'pt_addr_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6162 [2/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_12" [src/enc.c:110]   --->   Operation 6162 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 6163 [1/2] (3.25ns)   --->   "%z_96 = load i8 %clefia_s0_addr_48" [src/enc.c:143->src/enc.c:187]   --->   Operation 6163 'load' 'z_96' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6164 [1/2] (3.25ns)   --->   "%z_97 = load i8 %clefia_s1_addr_48" [src/enc.c:144->src/enc.c:187]   --->   Operation 6164 'load' 'z_97' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6165 [1/2] (3.25ns)   --->   "%z_98 = load i8 %clefia_s0_addr_49" [src/enc.c:145->src/enc.c:187]   --->   Operation 6165 'load' 'z_98' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6166 [1/2] (3.25ns)   --->   "%z_99 = load i8 %clefia_s1_addr_49" [src/enc.c:146->src/enc.c:187]   --->   Operation 6166 'load' 'z_99' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6167 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_240)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_97, i32 7" [src/enc.c:124]   --->   Operation 6167 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_240)   --->   "%xor_ln125_240 = xor i8 %z_97, i8 14" [src/enc.c:125]   --->   Operation 6168 'xor' 'xor_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6169 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_240 = select i1 %tmp_608, i8 %xor_ln125_240, i8 %z_97" [src/enc.c:124]   --->   Operation 6169 'select' 'select_ln124_240' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6170 [1/1] (0.00ns)   --->   "%trunc_ln127_908 = trunc i8 %select_ln124_240" [src/enc.c:127]   --->   Operation 6170 'trunc' 'trunc_ln127_908' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6171 [1/1] (0.00ns)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_240, i32 7" [src/enc.c:127]   --->   Operation 6171 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6172 [1/1] (0.00ns)   --->   "%x_assign_144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_908, i1 %tmp_609" [src/enc.c:127]   --->   Operation 6172 'bitconcatenate' 'x_assign_144' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_241)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_98, i32 7" [src/enc.c:124]   --->   Operation 6173 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6174 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_241)   --->   "%xor_ln125_241 = xor i8 %z_98, i8 14" [src/enc.c:125]   --->   Operation 6174 'xor' 'xor_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6175 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_241 = select i1 %tmp_610, i8 %xor_ln125_241, i8 %z_98" [src/enc.c:124]   --->   Operation 6175 'select' 'select_ln124_241' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6176 [1/1] (0.00ns)   --->   "%trunc_ln127_909 = trunc i8 %select_ln124_241" [src/enc.c:127]   --->   Operation 6176 'trunc' 'trunc_ln127_909' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6177 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_241, i32 7" [src/enc.c:127]   --->   Operation 6177 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6178 [1/1] (0.00ns)   --->   "%x_assign_145 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_909, i1 %tmp_611" [src/enc.c:127]   --->   Operation 6178 'bitconcatenate' 'x_assign_145' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_242)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_241, i32 6" [src/enc.c:124]   --->   Operation 6179 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6180 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_242)   --->   "%xor_ln125_242 = xor i8 %x_assign_145, i8 14" [src/enc.c:125]   --->   Operation 6180 'xor' 'xor_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6181 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_242 = select i1 %tmp_612, i8 %xor_ln125_242, i8 %x_assign_145" [src/enc.c:124]   --->   Operation 6181 'select' 'select_ln124_242' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6182 [1/1] (0.00ns)   --->   "%trunc_ln127_910 = trunc i8 %select_ln124_242" [src/enc.c:127]   --->   Operation 6182 'trunc' 'trunc_ln127_910' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6183 [1/1] (0.00ns)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_242, i32 7" [src/enc.c:127]   --->   Operation 6183 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6184 [1/1] (0.00ns)   --->   "%or_ln127_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_910, i1 %tmp_613" [src/enc.c:127]   --->   Operation 6184 'bitconcatenate' 'or_ln127_95' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_243)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_99, i32 7" [src/enc.c:124]   --->   Operation 6185 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_243)   --->   "%xor_ln125_243 = xor i8 %z_99, i8 14" [src/enc.c:125]   --->   Operation 6186 'xor' 'xor_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6187 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_243 = select i1 %tmp_614, i8 %xor_ln125_243, i8 %z_99" [src/enc.c:124]   --->   Operation 6187 'select' 'select_ln124_243' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6188 [1/1] (0.00ns)   --->   "%trunc_ln127_911 = trunc i8 %select_ln124_243" [src/enc.c:127]   --->   Operation 6188 'trunc' 'trunc_ln127_911' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6189 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_243, i32 7" [src/enc.c:127]   --->   Operation 6189 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6190 [1/1] (0.00ns)   --->   "%x_assign_146 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_911, i1 %tmp_615" [src/enc.c:127]   --->   Operation 6190 'bitconcatenate' 'x_assign_146' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_244)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_243, i32 6" [src/enc.c:124]   --->   Operation 6191 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6192 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_244)   --->   "%xor_ln125_244 = xor i8 %x_assign_146, i8 14" [src/enc.c:125]   --->   Operation 6192 'xor' 'xor_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6193 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_244 = select i1 %tmp_616, i8 %xor_ln125_244, i8 %x_assign_146" [src/enc.c:124]   --->   Operation 6193 'select' 'select_ln124_244' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6194 [1/1] (0.00ns)   --->   "%trunc_ln127_912 = trunc i8 %select_ln124_244" [src/enc.c:127]   --->   Operation 6194 'trunc' 'trunc_ln127_912' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6195 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_244, i32 7" [src/enc.c:127]   --->   Operation 6195 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6196 [1/1] (0.00ns)   --->   "%or_ln127_96 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_912, i1 %tmp_617" [src/enc.c:127]   --->   Operation 6196 'bitconcatenate' 'or_ln127_96' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6197 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_245)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_96, i32 7" [src/enc.c:124]   --->   Operation 6197 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_245)   --->   "%xor_ln125_245 = xor i8 %z_96, i8 14" [src/enc.c:125]   --->   Operation 6198 'xor' 'xor_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6199 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_245 = select i1 %tmp_618, i8 %xor_ln125_245, i8 %z_96" [src/enc.c:124]   --->   Operation 6199 'select' 'select_ln124_245' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6200 [1/1] (0.00ns)   --->   "%trunc_ln127_913 = trunc i8 %select_ln124_245" [src/enc.c:127]   --->   Operation 6200 'trunc' 'trunc_ln127_913' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6201 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_245, i32 7" [src/enc.c:127]   --->   Operation 6201 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6202 [1/1] (0.00ns)   --->   "%x_assign_147 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_913, i1 %tmp_619" [src/enc.c:127]   --->   Operation 6202 'bitconcatenate' 'x_assign_147' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_246)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_245, i32 6" [src/enc.c:124]   --->   Operation 6203 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6204 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_246)   --->   "%xor_ln125_246 = xor i8 %x_assign_147, i8 14" [src/enc.c:125]   --->   Operation 6204 'xor' 'xor_ln125_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6205 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_246 = select i1 %tmp_620, i8 %xor_ln125_246, i8 %x_assign_147" [src/enc.c:124]   --->   Operation 6205 'select' 'select_ln124_246' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6206 [1/1] (0.00ns)   --->   "%trunc_ln127_914 = trunc i8 %select_ln124_246" [src/enc.c:127]   --->   Operation 6206 'trunc' 'trunc_ln127_914' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6207 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_246, i32 7" [src/enc.c:127]   --->   Operation 6207 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6208 [1/1] (0.00ns)   --->   "%or_ln127_97 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_914, i1 %tmp_621" [src/enc.c:127]   --->   Operation 6208 'bitconcatenate' 'or_ln127_97' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_247)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_240, i32 6" [src/enc.c:124]   --->   Operation 6209 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6210 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_247)   --->   "%xor_ln125_247 = xor i8 %x_assign_144, i8 14" [src/enc.c:125]   --->   Operation 6210 'xor' 'xor_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6211 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_247 = select i1 %tmp_622, i8 %xor_ln125_247, i8 %x_assign_144" [src/enc.c:124]   --->   Operation 6211 'select' 'select_ln124_247' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6212 [1/1] (0.00ns)   --->   "%trunc_ln127_915 = trunc i8 %select_ln124_247" [src/enc.c:127]   --->   Operation 6212 'trunc' 'trunc_ln127_915' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6213 [1/1] (0.00ns)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_247, i32 7" [src/enc.c:127]   --->   Operation 6213 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6214 [1/1] (0.00ns)   --->   "%or_ln127_98 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_915, i1 %tmp_623" [src/enc.c:127]   --->   Operation 6214 'bitconcatenate' 'or_ln127_98' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2422)   --->   "%xor_ln117_2421 = xor i8 %z_96, i8 %pt_load" [src/enc.c:117]   --->   Operation 6215 'xor' 'xor_ln117_2421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6216 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2422 = xor i8 %xor_ln117_2421, i8 %skey_load" [src/enc.c:117]   --->   Operation 6216 'xor' 'xor_ln117_2422' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_412)   --->   "%xor_ln117_2423 = xor i8 %x_assign_146, i8 %or_ln127_95" [src/enc.c:117]   --->   Operation 6217 'xor' 'xor_ln117_2423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_412)   --->   "%xor_ln117_2424 = xor i8 %x_assign_144, i8 %or_ln127_96" [src/enc.c:117]   --->   Operation 6218 'xor' 'xor_ln117_2424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_412)   --->   "%xor_ln117_2425 = xor i8 %xor_ln117_2424, i8 %xor_ln117_2423" [src/enc.c:117]   --->   Operation 6219 'xor' 'xor_ln117_2425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6220 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_412 = xor i8 %xor_ln117_2425, i8 %xor_ln117_2422" [src/enc.c:117]   --->   Operation 6220 'xor' 'xor_ln117_412' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2427)   --->   "%xor_ln117_2426 = xor i8 %z_97, i8 %pt_load_1" [src/enc.c:117]   --->   Operation 6221 'xor' 'xor_ln117_2426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6222 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2427 = xor i8 %xor_ln117_2426, i8 %skey_load_1" [src/enc.c:117]   --->   Operation 6222 'xor' 'xor_ln117_2427' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_413)   --->   "%xor_ln117_2428 = xor i8 %x_assign_145, i8 %or_ln127_95" [src/enc.c:117]   --->   Operation 6223 'xor' 'xor_ln117_2428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_413)   --->   "%xor_ln117_2429 = xor i8 %x_assign_147, i8 %or_ln127_96" [src/enc.c:117]   --->   Operation 6224 'xor' 'xor_ln117_2429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_413)   --->   "%xor_ln117_2430 = xor i8 %xor_ln117_2429, i8 %xor_ln117_2428" [src/enc.c:117]   --->   Operation 6225 'xor' 'xor_ln117_2430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6226 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_413 = xor i8 %xor_ln117_2430, i8 %xor_ln117_2427" [src/enc.c:117]   --->   Operation 6226 'xor' 'xor_ln117_413' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2432)   --->   "%xor_ln117_2431 = xor i8 %z_98, i8 %pt_load_2" [src/enc.c:117]   --->   Operation 6227 'xor' 'xor_ln117_2431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6228 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2432 = xor i8 %xor_ln117_2431, i8 %skey_load_2" [src/enc.c:117]   --->   Operation 6228 'xor' 'xor_ln117_2432' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_414)   --->   "%xor_ln117_2433 = xor i8 %or_ln127_97, i8 %x_assign_146" [src/enc.c:117]   --->   Operation 6229 'xor' 'xor_ln117_2433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_414)   --->   "%xor_ln117_2434 = xor i8 %x_assign_144, i8 %or_ln127_98" [src/enc.c:117]   --->   Operation 6230 'xor' 'xor_ln117_2434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_414)   --->   "%xor_ln117_2435 = xor i8 %xor_ln117_2434, i8 %xor_ln117_2433" [src/enc.c:117]   --->   Operation 6231 'xor' 'xor_ln117_2435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6232 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_414 = xor i8 %xor_ln117_2435, i8 %xor_ln117_2432" [src/enc.c:117]   --->   Operation 6232 'xor' 'xor_ln117_414' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2437)   --->   "%xor_ln117_2436 = xor i8 %z_99, i8 %pt_load_3" [src/enc.c:117]   --->   Operation 6233 'xor' 'xor_ln117_2436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6234 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2437 = xor i8 %xor_ln117_2436, i8 %skey_load_3" [src/enc.c:117]   --->   Operation 6234 'xor' 'xor_ln117_2437' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_415)   --->   "%xor_ln117_2438 = xor i8 %x_assign_145, i8 %or_ln127_97" [src/enc.c:117]   --->   Operation 6235 'xor' 'xor_ln117_2438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_415)   --->   "%xor_ln117_2439 = xor i8 %x_assign_147, i8 %or_ln127_98" [src/enc.c:117]   --->   Operation 6236 'xor' 'xor_ln117_2439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_415)   --->   "%xor_ln117_2440 = xor i8 %xor_ln117_2439, i8 %xor_ln117_2438" [src/enc.c:117]   --->   Operation 6237 'xor' 'xor_ln117_2440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6238 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_415 = xor i8 %xor_ln117_2440, i8 %xor_ln117_2437" [src/enc.c:117]   --->   Operation 6238 'xor' 'xor_ln117_415' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.24>
ST_60 : Operation 6239 [1/1] (0.00ns)   --->   "%rk_addr_38 = getelementptr i8 %rk, i64 0, i64 38" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6239 'getelementptr' 'rk_addr_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6240 [1/1] (0.00ns)   --->   "%rk_addr_39 = getelementptr i8 %rk, i64 0, i64 39" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6240 'getelementptr' 'rk_addr_39' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6241 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_238, i8 %rk_addr_38" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6241 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_60 : Operation 6242 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_239, i8 %rk_addr_39" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 6242 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_60 : Operation 6243 [1/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_12" [src/enc.c:110]   --->   Operation 6243 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_60 : Operation 6244 [1/1] (0.00ns)   --->   "%pt_addr_13 = getelementptr i8 %pt, i64 0, i64 13" [src/enc.c:110]   --->   Operation 6244 'getelementptr' 'pt_addr_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6245 [2/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_13" [src/enc.c:110]   --->   Operation 6245 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_60 : Operation 6246 [1/1] (0.99ns)   --->   "%xor_ln117_424 = xor i8 %rk_load, i8 %xor_ln117_412" [src/enc.c:117]   --->   Operation 6246 'xor' 'xor_ln117_424' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6247 [1/1] (0.99ns)   --->   "%xor_ln117_425 = xor i8 %rk_load_1, i8 %xor_ln117_413" [src/enc.c:117]   --->   Operation 6247 'xor' 'xor_ln117_425' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6248 [1/1] (0.99ns)   --->   "%xor_ln117_426 = xor i8 %rk_load_2, i8 %xor_ln117_414" [src/enc.c:117]   --->   Operation 6248 'xor' 'xor_ln117_426' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6249 [1/1] (0.99ns)   --->   "%xor_ln117_427 = xor i8 %rk_load_3, i8 %xor_ln117_415" [src/enc.c:117]   --->   Operation 6249 'xor' 'xor_ln117_427' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6250 [1/1] (0.00ns)   --->   "%zext_ln143_13 = zext i8 %xor_ln117_424" [src/enc.c:143->src/enc.c:187]   --->   Operation 6250 'zext' 'zext_ln143_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6251 [1/1] (0.00ns)   --->   "%clefia_s0_addr_52 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_13" [src/enc.c:143->src/enc.c:187]   --->   Operation 6251 'getelementptr' 'clefia_s0_addr_52' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6252 [2/2] (3.25ns)   --->   "%z_104 = load i8 %clefia_s0_addr_52" [src/enc.c:143->src/enc.c:187]   --->   Operation 6252 'load' 'z_104' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 6253 [1/1] (0.00ns)   --->   "%zext_ln144_13 = zext i8 %xor_ln117_425" [src/enc.c:144->src/enc.c:187]   --->   Operation 6253 'zext' 'zext_ln144_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6254 [1/1] (0.00ns)   --->   "%clefia_s1_addr_52 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_13" [src/enc.c:144->src/enc.c:187]   --->   Operation 6254 'getelementptr' 'clefia_s1_addr_52' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6255 [2/2] (3.25ns)   --->   "%z_105 = load i8 %clefia_s1_addr_52" [src/enc.c:144->src/enc.c:187]   --->   Operation 6255 'load' 'z_105' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 6256 [1/1] (0.00ns)   --->   "%zext_ln145_13 = zext i8 %xor_ln117_426" [src/enc.c:145->src/enc.c:187]   --->   Operation 6256 'zext' 'zext_ln145_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6257 [1/1] (0.00ns)   --->   "%clefia_s0_addr_53 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_13" [src/enc.c:145->src/enc.c:187]   --->   Operation 6257 'getelementptr' 'clefia_s0_addr_53' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6258 [2/2] (3.25ns)   --->   "%z_106 = load i8 %clefia_s0_addr_53" [src/enc.c:145->src/enc.c:187]   --->   Operation 6258 'load' 'z_106' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 6259 [1/1] (0.00ns)   --->   "%zext_ln146_13 = zext i8 %xor_ln117_427" [src/enc.c:146->src/enc.c:187]   --->   Operation 6259 'zext' 'zext_ln146_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6260 [1/1] (0.00ns)   --->   "%clefia_s1_addr_53 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_13" [src/enc.c:146->src/enc.c:187]   --->   Operation 6260 'getelementptr' 'clefia_s1_addr_53' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6261 [2/2] (3.25ns)   --->   "%z_107 = load i8 %clefia_s1_addr_53" [src/enc.c:146->src/enc.c:187]   --->   Operation 6261 'load' 'z_107' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 61 <SV = 60> <Delay = 6.74>
ST_61 : Operation 6262 [1/1] (0.99ns)   --->   "%xor_ln117_199 = xor i8 %t_112, i8 203" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6262 'xor' 'xor_ln117_199' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6263 [1/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_13" [src/enc.c:110]   --->   Operation 6263 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_61 : Operation 6264 [1/1] (0.00ns)   --->   "%pt_addr_14 = getelementptr i8 %pt, i64 0, i64 14" [src/enc.c:110]   --->   Operation 6264 'getelementptr' 'pt_addr_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6265 [2/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_14" [src/enc.c:110]   --->   Operation 6265 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_61 : Operation 6266 [1/1] (0.99ns)   --->   "%xor_ln117_416 = xor i8 %xor_ln117_196, i8 %rin_4" [src/enc.c:117]   --->   Operation 6266 'xor' 'xor_ln117_416' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6267 [1/1] (0.99ns)   --->   "%xor_ln117_417 = xor i8 %xor_ln117_197, i8 %rin_5" [src/enc.c:117]   --->   Operation 6267 'xor' 'xor_ln117_417' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6268 [1/1] (0.99ns)   --->   "%xor_ln117_418 = xor i8 %xor_ln117_198, i8 %rin_6" [src/enc.c:117]   --->   Operation 6268 'xor' 'xor_ln117_418' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6269 [1/1] (0.99ns)   --->   "%xor_ln117_419 = xor i8 %xor_ln117_199, i8 %rin_7" [src/enc.c:117]   --->   Operation 6269 'xor' 'xor_ln117_419' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6270 [1/1] (0.00ns)   --->   "%zext_ln166_12 = zext i8 %xor_ln117_416" [src/enc.c:166->src/enc.c:188]   --->   Operation 6270 'zext' 'zext_ln166_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6271 [1/1] (0.00ns)   --->   "%clefia_s1_addr_50 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_12" [src/enc.c:166->src/enc.c:188]   --->   Operation 6271 'getelementptr' 'clefia_s1_addr_50' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6272 [2/2] (3.25ns)   --->   "%z_100 = load i8 %clefia_s1_addr_50" [src/enc.c:166->src/enc.c:188]   --->   Operation 6272 'load' 'z_100' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6273 [1/1] (0.00ns)   --->   "%zext_ln167_12 = zext i8 %xor_ln117_417" [src/enc.c:167->src/enc.c:188]   --->   Operation 6273 'zext' 'zext_ln167_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6274 [1/1] (0.00ns)   --->   "%clefia_s0_addr_50 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_12" [src/enc.c:167->src/enc.c:188]   --->   Operation 6274 'getelementptr' 'clefia_s0_addr_50' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6275 [2/2] (3.25ns)   --->   "%z_101 = load i8 %clefia_s0_addr_50" [src/enc.c:167->src/enc.c:188]   --->   Operation 6275 'load' 'z_101' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6276 [1/1] (0.00ns)   --->   "%zext_ln168_12 = zext i8 %xor_ln117_418" [src/enc.c:168->src/enc.c:188]   --->   Operation 6276 'zext' 'zext_ln168_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6277 [1/1] (0.00ns)   --->   "%clefia_s1_addr_51 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_12" [src/enc.c:168->src/enc.c:188]   --->   Operation 6277 'getelementptr' 'clefia_s1_addr_51' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6278 [2/2] (3.25ns)   --->   "%z_102 = load i8 %clefia_s1_addr_51" [src/enc.c:168->src/enc.c:188]   --->   Operation 6278 'load' 'z_102' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6279 [1/1] (0.00ns)   --->   "%zext_ln169_12 = zext i8 %xor_ln117_419" [src/enc.c:169->src/enc.c:188]   --->   Operation 6279 'zext' 'zext_ln169_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6280 [1/1] (0.00ns)   --->   "%clefia_s0_addr_51 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_12" [src/enc.c:169->src/enc.c:188]   --->   Operation 6280 'getelementptr' 'clefia_s0_addr_51' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6281 [2/2] (3.25ns)   --->   "%z_103 = load i8 %clefia_s0_addr_51" [src/enc.c:169->src/enc.c:188]   --->   Operation 6281 'load' 'z_103' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6282 [1/2] (3.25ns)   --->   "%z_104 = load i8 %clefia_s0_addr_52" [src/enc.c:143->src/enc.c:187]   --->   Operation 6282 'load' 'z_104' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6283 [1/2] (3.25ns)   --->   "%z_105 = load i8 %clefia_s1_addr_52" [src/enc.c:144->src/enc.c:187]   --->   Operation 6283 'load' 'z_105' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6284 [1/2] (3.25ns)   --->   "%z_106 = load i8 %clefia_s0_addr_53" [src/enc.c:145->src/enc.c:187]   --->   Operation 6284 'load' 'z_106' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6285 [1/2] (3.25ns)   --->   "%z_107 = load i8 %clefia_s1_addr_53" [src/enc.c:146->src/enc.c:187]   --->   Operation 6285 'load' 'z_107' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_260)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_105, i32 7" [src/enc.c:124]   --->   Operation 6286 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_260)   --->   "%xor_ln125_260 = xor i8 %z_105, i8 14" [src/enc.c:125]   --->   Operation 6287 'xor' 'xor_ln125_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6288 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_260 = select i1 %tmp_648, i8 %xor_ln125_260, i8 %z_105" [src/enc.c:124]   --->   Operation 6288 'select' 'select_ln124_260' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6289 [1/1] (0.00ns)   --->   "%trunc_ln127_928 = trunc i8 %select_ln124_260" [src/enc.c:127]   --->   Operation 6289 'trunc' 'trunc_ln127_928' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6290 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_260, i32 7" [src/enc.c:127]   --->   Operation 6290 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6291 [1/1] (0.00ns)   --->   "%x_assign_156 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_928, i1 %tmp_649" [src/enc.c:127]   --->   Operation 6291 'bitconcatenate' 'x_assign_156' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_261)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_106, i32 7" [src/enc.c:124]   --->   Operation 6292 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6293 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_261)   --->   "%xor_ln125_261 = xor i8 %z_106, i8 14" [src/enc.c:125]   --->   Operation 6293 'xor' 'xor_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6294 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_261 = select i1 %tmp_650, i8 %xor_ln125_261, i8 %z_106" [src/enc.c:124]   --->   Operation 6294 'select' 'select_ln124_261' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6295 [1/1] (0.00ns)   --->   "%trunc_ln127_929 = trunc i8 %select_ln124_261" [src/enc.c:127]   --->   Operation 6295 'trunc' 'trunc_ln127_929' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6296 [1/1] (0.00ns)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_261, i32 7" [src/enc.c:127]   --->   Operation 6296 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6297 [1/1] (0.00ns)   --->   "%x_assign_157 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_929, i1 %tmp_651" [src/enc.c:127]   --->   Operation 6297 'bitconcatenate' 'x_assign_157' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_262)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_261, i32 6" [src/enc.c:124]   --->   Operation 6298 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_262)   --->   "%xor_ln125_262 = xor i8 %x_assign_157, i8 14" [src/enc.c:125]   --->   Operation 6299 'xor' 'xor_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6300 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_262 = select i1 %tmp_652, i8 %xor_ln125_262, i8 %x_assign_157" [src/enc.c:124]   --->   Operation 6300 'select' 'select_ln124_262' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6301 [1/1] (0.00ns)   --->   "%trunc_ln127_930 = trunc i8 %select_ln124_262" [src/enc.c:127]   --->   Operation 6301 'trunc' 'trunc_ln127_930' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6302 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_262, i32 7" [src/enc.c:127]   --->   Operation 6302 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6303 [1/1] (0.00ns)   --->   "%or_ln127_103 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_930, i1 %tmp_653" [src/enc.c:127]   --->   Operation 6303 'bitconcatenate' 'or_ln127_103' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_263)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_107, i32 7" [src/enc.c:124]   --->   Operation 6304 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6305 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_263)   --->   "%xor_ln125_263 = xor i8 %z_107, i8 14" [src/enc.c:125]   --->   Operation 6305 'xor' 'xor_ln125_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6306 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_263 = select i1 %tmp_654, i8 %xor_ln125_263, i8 %z_107" [src/enc.c:124]   --->   Operation 6306 'select' 'select_ln124_263' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6307 [1/1] (0.00ns)   --->   "%trunc_ln127_931 = trunc i8 %select_ln124_263" [src/enc.c:127]   --->   Operation 6307 'trunc' 'trunc_ln127_931' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6308 [1/1] (0.00ns)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_263, i32 7" [src/enc.c:127]   --->   Operation 6308 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6309 [1/1] (0.00ns)   --->   "%x_assign_158 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_931, i1 %tmp_655" [src/enc.c:127]   --->   Operation 6309 'bitconcatenate' 'x_assign_158' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_264)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_263, i32 6" [src/enc.c:124]   --->   Operation 6310 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6311 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_264)   --->   "%xor_ln125_264 = xor i8 %x_assign_158, i8 14" [src/enc.c:125]   --->   Operation 6311 'xor' 'xor_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6312 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_264 = select i1 %tmp_656, i8 %xor_ln125_264, i8 %x_assign_158" [src/enc.c:124]   --->   Operation 6312 'select' 'select_ln124_264' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6313 [1/1] (0.00ns)   --->   "%trunc_ln127_932 = trunc i8 %select_ln124_264" [src/enc.c:127]   --->   Operation 6313 'trunc' 'trunc_ln127_932' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6314 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_264, i32 7" [src/enc.c:127]   --->   Operation 6314 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6315 [1/1] (0.00ns)   --->   "%or_ln127_104 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_932, i1 %tmp_657" [src/enc.c:127]   --->   Operation 6315 'bitconcatenate' 'or_ln127_104' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_265)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_104, i32 7" [src/enc.c:124]   --->   Operation 6316 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_265)   --->   "%xor_ln125_265 = xor i8 %z_104, i8 14" [src/enc.c:125]   --->   Operation 6317 'xor' 'xor_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6318 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_265 = select i1 %tmp_658, i8 %xor_ln125_265, i8 %z_104" [src/enc.c:124]   --->   Operation 6318 'select' 'select_ln124_265' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6319 [1/1] (0.00ns)   --->   "%trunc_ln127_933 = trunc i8 %select_ln124_265" [src/enc.c:127]   --->   Operation 6319 'trunc' 'trunc_ln127_933' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6320 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_265, i32 7" [src/enc.c:127]   --->   Operation 6320 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6321 [1/1] (0.00ns)   --->   "%x_assign_159 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_933, i1 %tmp_659" [src/enc.c:127]   --->   Operation 6321 'bitconcatenate' 'x_assign_159' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6322 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_266)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_265, i32 6" [src/enc.c:124]   --->   Operation 6322 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6323 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_266)   --->   "%xor_ln125_266 = xor i8 %x_assign_159, i8 14" [src/enc.c:125]   --->   Operation 6323 'xor' 'xor_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6324 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_266 = select i1 %tmp_660, i8 %xor_ln125_266, i8 %x_assign_159" [src/enc.c:124]   --->   Operation 6324 'select' 'select_ln124_266' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6325 [1/1] (0.00ns)   --->   "%trunc_ln127_934 = trunc i8 %select_ln124_266" [src/enc.c:127]   --->   Operation 6325 'trunc' 'trunc_ln127_934' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6326 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_266, i32 7" [src/enc.c:127]   --->   Operation 6326 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6327 [1/1] (0.00ns)   --->   "%or_ln127_105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_934, i1 %tmp_661" [src/enc.c:127]   --->   Operation 6327 'bitconcatenate' 'or_ln127_105' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_267)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_260, i32 6" [src/enc.c:124]   --->   Operation 6328 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_267)   --->   "%xor_ln125_267 = xor i8 %x_assign_156, i8 14" [src/enc.c:125]   --->   Operation 6329 'xor' 'xor_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6330 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_267 = select i1 %tmp_662, i8 %xor_ln125_267, i8 %x_assign_156" [src/enc.c:124]   --->   Operation 6330 'select' 'select_ln124_267' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 6331 [1/1] (0.00ns)   --->   "%trunc_ln127_935 = trunc i8 %select_ln124_267" [src/enc.c:127]   --->   Operation 6331 'trunc' 'trunc_ln127_935' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6332 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_267, i32 7" [src/enc.c:127]   --->   Operation 6332 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6333 [1/1] (0.00ns)   --->   "%or_ln127_106 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_935, i1 %tmp_663" [src/enc.c:127]   --->   Operation 6333 'bitconcatenate' 'or_ln127_106' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_428)   --->   "%xor_ln117_2461 = xor i8 %z_104, i8 %x_assign_158" [src/enc.c:117]   --->   Operation 6334 'xor' 'xor_ln117_2461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_428)   --->   "%xor_ln117_2462 = xor i8 %xor_ln117_2461, i8 %rin_4" [src/enc.c:117]   --->   Operation 6335 'xor' 'xor_ln117_2462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_428)   --->   "%xor_ln117_2463 = xor i8 %x_assign_156, i8 %or_ln127_104" [src/enc.c:117]   --->   Operation 6336 'xor' 'xor_ln117_2463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_428)   --->   "%xor_ln117_2464 = xor i8 %xor_ln117_2463, i8 %or_ln127_103" [src/enc.c:117]   --->   Operation 6337 'xor' 'xor_ln117_2464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6338 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_428 = xor i8 %xor_ln117_2464, i8 %xor_ln117_2462" [src/enc.c:117]   --->   Operation 6338 'xor' 'xor_ln117_428' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_429)   --->   "%xor_ln117_2465 = xor i8 %z_105, i8 %x_assign_157" [src/enc.c:117]   --->   Operation 6339 'xor' 'xor_ln117_2465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_429)   --->   "%xor_ln117_2466 = xor i8 %xor_ln117_2465, i8 %rin_5" [src/enc.c:117]   --->   Operation 6340 'xor' 'xor_ln117_2466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_429)   --->   "%xor_ln117_2467 = xor i8 %x_assign_159, i8 %or_ln127_104" [src/enc.c:117]   --->   Operation 6341 'xor' 'xor_ln117_2467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_429)   --->   "%xor_ln117_2468 = xor i8 %xor_ln117_2467, i8 %or_ln127_103" [src/enc.c:117]   --->   Operation 6342 'xor' 'xor_ln117_2468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6343 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_429 = xor i8 %xor_ln117_2468, i8 %xor_ln117_2466" [src/enc.c:117]   --->   Operation 6343 'xor' 'xor_ln117_429' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_430)   --->   "%xor_ln117_2469 = xor i8 %z_106, i8 %or_ln127_105" [src/enc.c:117]   --->   Operation 6344 'xor' 'xor_ln117_2469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_430)   --->   "%xor_ln117_2470 = xor i8 %xor_ln117_2469, i8 %rin_6" [src/enc.c:117]   --->   Operation 6345 'xor' 'xor_ln117_2470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_430)   --->   "%xor_ln117_2471 = xor i8 %x_assign_156, i8 %or_ln127_106" [src/enc.c:117]   --->   Operation 6346 'xor' 'xor_ln117_2471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_430)   --->   "%xor_ln117_2472 = xor i8 %xor_ln117_2471, i8 %x_assign_158" [src/enc.c:117]   --->   Operation 6347 'xor' 'xor_ln117_2472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6348 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_430 = xor i8 %xor_ln117_2472, i8 %xor_ln117_2470" [src/enc.c:117]   --->   Operation 6348 'xor' 'xor_ln117_430' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_431)   --->   "%xor_ln117_2473 = xor i8 %rin_7, i8 %x_assign_157" [src/enc.c:117]   --->   Operation 6349 'xor' 'xor_ln117_2473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_431)   --->   "%xor_ln117_2474 = xor i8 %xor_ln117_2473, i8 %z_107" [src/enc.c:117]   --->   Operation 6350 'xor' 'xor_ln117_2474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_431)   --->   "%xor_ln117_2475 = xor i8 %x_assign_159, i8 %or_ln127_106" [src/enc.c:117]   --->   Operation 6351 'xor' 'xor_ln117_2475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_431)   --->   "%xor_ln117_2476 = xor i8 %xor_ln117_2475, i8 %or_ln127_105" [src/enc.c:117]   --->   Operation 6352 'xor' 'xor_ln117_2476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6353 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_431 = xor i8 %xor_ln117_2476, i8 %xor_ln117_2474" [src/enc.c:117]   --->   Operation 6353 'xor' 'xor_ln117_431' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6354 [2/2] (3.25ns)   --->   "%rk_load_8 = load i8 %rk_addr_24" [src/enc.c:117]   --->   Operation 6354 'load' 'rk_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_61 : Operation 6355 [2/2] (3.25ns)   --->   "%rk_load_9 = load i8 %rk_addr_25" [src/enc.c:117]   --->   Operation 6355 'load' 'rk_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 62 <SV = 61> <Delay = 6.99>
ST_62 : Operation 6356 [1/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_14" [src/enc.c:110]   --->   Operation 6356 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_62 : Operation 6357 [1/1] (0.00ns)   --->   "%pt_addr_15 = getelementptr i8 %pt, i64 0, i64 15" [src/enc.c:110]   --->   Operation 6357 'getelementptr' 'pt_addr_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6358 [2/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_15" [src/enc.c:110]   --->   Operation 6358 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_62 : Operation 6359 [1/2] (3.25ns)   --->   "%z_100 = load i8 %clefia_s1_addr_50" [src/enc.c:166->src/enc.c:188]   --->   Operation 6359 'load' 'z_100' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 6360 [1/2] (3.25ns)   --->   "%z_101 = load i8 %clefia_s0_addr_50" [src/enc.c:167->src/enc.c:188]   --->   Operation 6360 'load' 'z_101' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 6361 [1/2] (3.25ns)   --->   "%z_102 = load i8 %clefia_s1_addr_51" [src/enc.c:168->src/enc.c:188]   --->   Operation 6361 'load' 'z_102' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 6362 [1/2] (3.25ns)   --->   "%z_103 = load i8 %clefia_s0_addr_51" [src/enc.c:169->src/enc.c:188]   --->   Operation 6362 'load' 'z_103' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_248)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_101, i32 7" [src/enc.c:124]   --->   Operation 6363 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_248)   --->   "%xor_ln125_248 = xor i8 %z_101, i8 14" [src/enc.c:125]   --->   Operation 6364 'xor' 'xor_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6365 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_248 = select i1 %tmp_624, i8 %xor_ln125_248, i8 %z_101" [src/enc.c:124]   --->   Operation 6365 'select' 'select_ln124_248' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6366 [1/1] (0.00ns)   --->   "%trunc_ln127_916 = trunc i8 %select_ln124_248" [src/enc.c:127]   --->   Operation 6366 'trunc' 'trunc_ln127_916' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6367 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_248, i32 7" [src/enc.c:127]   --->   Operation 6367 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6368 [1/1] (0.00ns)   --->   "%x_assign_148 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_916, i1 %tmp_625" [src/enc.c:127]   --->   Operation 6368 'bitconcatenate' 'x_assign_148' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6369 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_249)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_248, i32 6" [src/enc.c:124]   --->   Operation 6369 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_249)   --->   "%xor_ln125_249 = xor i8 %x_assign_148, i8 14" [src/enc.c:125]   --->   Operation 6370 'xor' 'xor_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6371 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_249 = select i1 %tmp_626, i8 %xor_ln125_249, i8 %x_assign_148" [src/enc.c:124]   --->   Operation 6371 'select' 'select_ln124_249' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6372 [1/1] (0.00ns)   --->   "%trunc_ln127_917 = trunc i8 %select_ln124_249" [src/enc.c:127]   --->   Operation 6372 'trunc' 'trunc_ln127_917' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6373 [1/1] (0.00ns)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_249, i32 7" [src/enc.c:127]   --->   Operation 6373 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6374 [1/1] (0.00ns)   --->   "%x_assign_149 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_917, i1 %tmp_627" [src/enc.c:127]   --->   Operation 6374 'bitconcatenate' 'x_assign_149' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_250)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_249, i32 6" [src/enc.c:124]   --->   Operation 6375 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_250)   --->   "%xor_ln125_250 = xor i8 %x_assign_149, i8 14" [src/enc.c:125]   --->   Operation 6376 'xor' 'xor_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6377 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_250 = select i1 %tmp_628, i8 %xor_ln125_250, i8 %x_assign_149" [src/enc.c:124]   --->   Operation 6377 'select' 'select_ln124_250' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6378 [1/1] (0.00ns)   --->   "%trunc_ln127_918 = trunc i8 %select_ln124_250" [src/enc.c:127]   --->   Operation 6378 'trunc' 'trunc_ln127_918' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6379 [1/1] (0.00ns)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_250, i32 7" [src/enc.c:127]   --->   Operation 6379 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6380 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_251)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_102, i32 7" [src/enc.c:124]   --->   Operation 6380 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_251)   --->   "%xor_ln125_251 = xor i8 %z_102, i8 14" [src/enc.c:125]   --->   Operation 6381 'xor' 'xor_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6382 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_251 = select i1 %tmp_630, i8 %xor_ln125_251, i8 %z_102" [src/enc.c:124]   --->   Operation 6382 'select' 'select_ln124_251' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6383 [1/1] (0.00ns)   --->   "%trunc_ln127_919 = trunc i8 %select_ln124_251" [src/enc.c:127]   --->   Operation 6383 'trunc' 'trunc_ln127_919' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6384 [1/1] (0.00ns)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_251, i32 7" [src/enc.c:127]   --->   Operation 6384 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6385 [1/1] (0.00ns)   --->   "%x_assign_150 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_919, i1 %tmp_631" [src/enc.c:127]   --->   Operation 6385 'bitconcatenate' 'x_assign_150' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6386 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_252)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_103, i32 7" [src/enc.c:124]   --->   Operation 6386 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_252)   --->   "%xor_ln125_252 = xor i8 %z_103, i8 14" [src/enc.c:125]   --->   Operation 6387 'xor' 'xor_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6388 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_252 = select i1 %tmp_632, i8 %xor_ln125_252, i8 %z_103" [src/enc.c:124]   --->   Operation 6388 'select' 'select_ln124_252' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6389 [1/1] (0.00ns)   --->   "%trunc_ln127_920 = trunc i8 %select_ln124_252" [src/enc.c:127]   --->   Operation 6389 'trunc' 'trunc_ln127_920' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6390 [1/1] (0.00ns)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_252, i32 7" [src/enc.c:127]   --->   Operation 6390 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6391 [1/1] (0.00ns)   --->   "%x_assign_151 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_920, i1 %tmp_633" [src/enc.c:127]   --->   Operation 6391 'bitconcatenate' 'x_assign_151' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6392 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_253)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_252, i32 6" [src/enc.c:124]   --->   Operation 6392 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6393 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_253)   --->   "%xor_ln125_253 = xor i8 %x_assign_151, i8 14" [src/enc.c:125]   --->   Operation 6393 'xor' 'xor_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6394 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_253 = select i1 %tmp_634, i8 %xor_ln125_253, i8 %x_assign_151" [src/enc.c:124]   --->   Operation 6394 'select' 'select_ln124_253' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6395 [1/1] (0.00ns)   --->   "%trunc_ln127_921 = trunc i8 %select_ln124_253" [src/enc.c:127]   --->   Operation 6395 'trunc' 'trunc_ln127_921' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6396 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_253, i32 7" [src/enc.c:127]   --->   Operation 6396 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6397 [1/1] (0.00ns)   --->   "%x_assign_152 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_921, i1 %tmp_635" [src/enc.c:127]   --->   Operation 6397 'bitconcatenate' 'x_assign_152' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6398 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_254)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_253, i32 6" [src/enc.c:124]   --->   Operation 6398 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6399 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_254)   --->   "%xor_ln125_254 = xor i8 %x_assign_152, i8 14" [src/enc.c:125]   --->   Operation 6399 'xor' 'xor_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6400 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_254 = select i1 %tmp_636, i8 %xor_ln125_254, i8 %x_assign_152" [src/enc.c:124]   --->   Operation 6400 'select' 'select_ln124_254' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6401 [1/1] (0.00ns)   --->   "%trunc_ln127_922 = trunc i8 %select_ln124_254" [src/enc.c:127]   --->   Operation 6401 'trunc' 'trunc_ln127_922' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6402 [1/1] (0.00ns)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_254, i32 7" [src/enc.c:127]   --->   Operation 6402 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6403 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_255)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_100, i32 7" [src/enc.c:124]   --->   Operation 6403 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6404 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_255)   --->   "%xor_ln125_255 = xor i8 %z_100, i8 14" [src/enc.c:125]   --->   Operation 6404 'xor' 'xor_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6405 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_255 = select i1 %tmp_638, i8 %xor_ln125_255, i8 %z_100" [src/enc.c:124]   --->   Operation 6405 'select' 'select_ln124_255' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6406 [1/1] (0.00ns)   --->   "%trunc_ln127_923 = trunc i8 %select_ln124_255" [src/enc.c:127]   --->   Operation 6406 'trunc' 'trunc_ln127_923' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6407 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_255, i32 7" [src/enc.c:127]   --->   Operation 6407 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6408 [1/1] (0.00ns)   --->   "%x_assign_153 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_923, i1 %tmp_639" [src/enc.c:127]   --->   Operation 6408 'bitconcatenate' 'x_assign_153' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_256)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_255, i32 6" [src/enc.c:124]   --->   Operation 6409 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_256)   --->   "%xor_ln125_256 = xor i8 %x_assign_153, i8 14" [src/enc.c:125]   --->   Operation 6410 'xor' 'xor_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6411 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_256 = select i1 %tmp_640, i8 %xor_ln125_256, i8 %x_assign_153" [src/enc.c:124]   --->   Operation 6411 'select' 'select_ln124_256' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6412 [1/1] (0.00ns)   --->   "%trunc_ln127_924 = trunc i8 %select_ln124_256" [src/enc.c:127]   --->   Operation 6412 'trunc' 'trunc_ln127_924' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6413 [1/1] (0.00ns)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_256, i32 7" [src/enc.c:127]   --->   Operation 6413 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6414 [1/1] (0.00ns)   --->   "%x_assign_154 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_924, i1 %tmp_641" [src/enc.c:127]   --->   Operation 6414 'bitconcatenate' 'x_assign_154' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_257)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_256, i32 6" [src/enc.c:124]   --->   Operation 6415 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_257)   --->   "%xor_ln125_257 = xor i8 %x_assign_154, i8 14" [src/enc.c:125]   --->   Operation 6416 'xor' 'xor_ln125_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6417 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_257 = select i1 %tmp_642, i8 %xor_ln125_257, i8 %x_assign_154" [src/enc.c:124]   --->   Operation 6417 'select' 'select_ln124_257' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6418 [1/1] (0.00ns)   --->   "%trunc_ln127_925 = trunc i8 %select_ln124_257" [src/enc.c:127]   --->   Operation 6418 'trunc' 'trunc_ln127_925' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6419 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_257, i32 7" [src/enc.c:127]   --->   Operation 6419 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6420 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_258)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_251, i32 6" [src/enc.c:124]   --->   Operation 6420 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6421 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_258)   --->   "%xor_ln125_258 = xor i8 %x_assign_150, i8 14" [src/enc.c:125]   --->   Operation 6421 'xor' 'xor_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6422 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_258 = select i1 %tmp_644, i8 %xor_ln125_258, i8 %x_assign_150" [src/enc.c:124]   --->   Operation 6422 'select' 'select_ln124_258' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6423 [1/1] (0.00ns)   --->   "%trunc_ln127_926 = trunc i8 %select_ln124_258" [src/enc.c:127]   --->   Operation 6423 'trunc' 'trunc_ln127_926' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6424 [1/1] (0.00ns)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_258, i32 7" [src/enc.c:127]   --->   Operation 6424 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6425 [1/1] (0.00ns)   --->   "%x_assign_155 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_926, i1 %tmp_645" [src/enc.c:127]   --->   Operation 6425 'bitconcatenate' 'x_assign_155' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6426 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_259)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_258, i32 6" [src/enc.c:124]   --->   Operation 6426 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6427 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_259)   --->   "%xor_ln125_259 = xor i8 %x_assign_155, i8 14" [src/enc.c:125]   --->   Operation 6427 'xor' 'xor_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6428 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_259 = select i1 %tmp_646, i8 %xor_ln125_259, i8 %x_assign_155" [src/enc.c:124]   --->   Operation 6428 'select' 'select_ln124_259' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 6429 [1/1] (0.00ns)   --->   "%trunc_ln127_927 = trunc i8 %select_ln124_259" [src/enc.c:127]   --->   Operation 6429 'trunc' 'trunc_ln127_927' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6430 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_259, i32 7" [src/enc.c:127]   --->   Operation 6430 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 6431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2442)   --->   "%xor_ln117_2441 = xor i8 %z_100, i8 %pt_load_8" [src/enc.c:117]   --->   Operation 6431 'xor' 'xor_ln117_2441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6432 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2442 = xor i8 %xor_ln117_2441, i8 %skey_load_4" [src/enc.c:117]   --->   Operation 6432 'xor' 'xor_ln117_2442' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2447)   --->   "%xor_ln117_2446 = xor i8 %z_101, i8 %pt_load_9" [src/enc.c:117]   --->   Operation 6433 'xor' 'xor_ln117_2446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6434 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2447 = xor i8 %xor_ln117_2446, i8 %skey_load_5" [src/enc.c:117]   --->   Operation 6434 'xor' 'xor_ln117_2447' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2452)   --->   "%xor_ln117_2451 = xor i8 %z_102, i8 %pt_load_10" [src/enc.c:117]   --->   Operation 6435 'xor' 'xor_ln117_2451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6436 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2452 = xor i8 %xor_ln117_2451, i8 %skey_load_6" [src/enc.c:117]   --->   Operation 6436 'xor' 'xor_ln117_2452' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6437 [1/2] (3.25ns)   --->   "%rk_load_8 = load i8 %rk_addr_24" [src/enc.c:117]   --->   Operation 6437 'load' 'rk_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_62 : Operation 6438 [1/2] (3.25ns)   --->   "%rk_load_9 = load i8 %rk_addr_25" [src/enc.c:117]   --->   Operation 6438 'load' 'rk_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_62 : Operation 6439 [2/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_26" [src/enc.c:117]   --->   Operation 6439 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_62 : Operation 6440 [2/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_27" [src/enc.c:117]   --->   Operation 6440 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 63 <SV = 62> <Delay = 4.30>
ST_63 : Operation 6441 [1/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_15" [src/enc.c:110]   --->   Operation 6441 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_63 : Operation 6442 [1/1] (0.00ns)   --->   "%or_ln127_99 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_918, i1 %tmp_629" [src/enc.c:127]   --->   Operation 6442 'bitconcatenate' 'or_ln127_99' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 6443 [1/1] (0.00ns)   --->   "%or_ln127_100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_922, i1 %tmp_637" [src/enc.c:127]   --->   Operation 6443 'bitconcatenate' 'or_ln127_100' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 6444 [1/1] (0.00ns)   --->   "%or_ln127_101 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_925, i1 %tmp_643" [src/enc.c:127]   --->   Operation 6444 'bitconcatenate' 'or_ln127_101' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 6445 [1/1] (0.00ns)   --->   "%or_ln127_102 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_927, i1 %tmp_647" [src/enc.c:127]   --->   Operation 6445 'bitconcatenate' 'or_ln127_102' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 6446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_420)   --->   "%xor_ln117_2443 = xor i8 %x_assign_151, i8 %or_ln127_99" [src/enc.c:117]   --->   Operation 6446 'xor' 'xor_ln117_2443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_420)   --->   "%xor_ln117_2444 = xor i8 %x_assign_150, i8 %or_ln127_100" [src/enc.c:117]   --->   Operation 6447 'xor' 'xor_ln117_2444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_420)   --->   "%xor_ln117_2445 = xor i8 %xor_ln117_2444, i8 %xor_ln117_2443" [src/enc.c:117]   --->   Operation 6448 'xor' 'xor_ln117_2445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6449 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_420 = xor i8 %xor_ln117_2445, i8 %xor_ln117_2442" [src/enc.c:117]   --->   Operation 6449 'xor' 'xor_ln117_420' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_421)   --->   "%xor_ln117_2448 = xor i8 %x_assign_151, i8 %or_ln127_101" [src/enc.c:117]   --->   Operation 6450 'xor' 'xor_ln117_2448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_421)   --->   "%xor_ln117_2449 = xor i8 %x_assign_150, i8 %or_ln127_102" [src/enc.c:117]   --->   Operation 6451 'xor' 'xor_ln117_2449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_421)   --->   "%xor_ln117_2450 = xor i8 %xor_ln117_2449, i8 %xor_ln117_2448" [src/enc.c:117]   --->   Operation 6452 'xor' 'xor_ln117_2450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6453 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_421 = xor i8 %xor_ln117_2450, i8 %xor_ln117_2447" [src/enc.c:117]   --->   Operation 6453 'xor' 'xor_ln117_421' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_422)   --->   "%xor_ln117_2453 = xor i8 %x_assign_148, i8 %or_ln127_99" [src/enc.c:117]   --->   Operation 6454 'xor' 'xor_ln117_2453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_422)   --->   "%xor_ln117_2454 = xor i8 %x_assign_153, i8 %or_ln127_100" [src/enc.c:117]   --->   Operation 6455 'xor' 'xor_ln117_2454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_422)   --->   "%xor_ln117_2455 = xor i8 %xor_ln117_2454, i8 %xor_ln117_2453" [src/enc.c:117]   --->   Operation 6456 'xor' 'xor_ln117_2455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6457 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_422 = xor i8 %xor_ln117_2455, i8 %xor_ln117_2452" [src/enc.c:117]   --->   Operation 6457 'xor' 'xor_ln117_422' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2457)   --->   "%xor_ln117_2456 = xor i8 %z_103, i8 %pt_load_11" [src/enc.c:117]   --->   Operation 6458 'xor' 'xor_ln117_2456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6459 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2457 = xor i8 %xor_ln117_2456, i8 %skey_load_7" [src/enc.c:117]   --->   Operation 6459 'xor' 'xor_ln117_2457' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_423)   --->   "%xor_ln117_2458 = xor i8 %x_assign_148, i8 %or_ln127_101" [src/enc.c:117]   --->   Operation 6460 'xor' 'xor_ln117_2458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_423)   --->   "%xor_ln117_2459 = xor i8 %x_assign_153, i8 %or_ln127_102" [src/enc.c:117]   --->   Operation 6461 'xor' 'xor_ln117_2459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_423)   --->   "%xor_ln117_2460 = xor i8 %xor_ln117_2459, i8 %xor_ln117_2458" [src/enc.c:117]   --->   Operation 6462 'xor' 'xor_ln117_2460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6463 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_423 = xor i8 %xor_ln117_2460, i8 %xor_ln117_2457" [src/enc.c:117]   --->   Operation 6463 'xor' 'xor_ln117_423' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6464 [1/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_26" [src/enc.c:117]   --->   Operation 6464 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_63 : Operation 6465 [1/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_27" [src/enc.c:117]   --->   Operation 6465 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_63 : Operation 6466 [2/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_28" [src/enc.c:117]   --->   Operation 6466 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_63 : Operation 6467 [2/2] (3.25ns)   --->   "%rk_load_13 = load i8 %rk_addr_29" [src/enc.c:117]   --->   Operation 6467 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 64 <SV = 63> <Delay = 4.24>
ST_64 : Operation 6468 [1/1] (0.99ns)   --->   "%xor_ln117_432 = xor i8 %rk_load_4, i8 %xor_ln117_420" [src/enc.c:117]   --->   Operation 6468 'xor' 'xor_ln117_432' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6469 [1/1] (0.99ns)   --->   "%xor_ln117_433 = xor i8 %rk_load_5, i8 %xor_ln117_421" [src/enc.c:117]   --->   Operation 6469 'xor' 'xor_ln117_433' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6470 [1/1] (0.99ns)   --->   "%xor_ln117_434 = xor i8 %rk_load_6, i8 %xor_ln117_422" [src/enc.c:117]   --->   Operation 6470 'xor' 'xor_ln117_434' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6471 [1/1] (0.99ns)   --->   "%xor_ln117_435 = xor i8 %rk_load_7, i8 %xor_ln117_423" [src/enc.c:117]   --->   Operation 6471 'xor' 'xor_ln117_435' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6472 [1/1] (0.00ns)   --->   "%zext_ln166_13 = zext i8 %xor_ln117_432" [src/enc.c:166->src/enc.c:188]   --->   Operation 6472 'zext' 'zext_ln166_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6473 [1/1] (0.00ns)   --->   "%clefia_s1_addr_54 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_13" [src/enc.c:166->src/enc.c:188]   --->   Operation 6473 'getelementptr' 'clefia_s1_addr_54' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6474 [2/2] (3.25ns)   --->   "%z_108 = load i8 %clefia_s1_addr_54" [src/enc.c:166->src/enc.c:188]   --->   Operation 6474 'load' 'z_108' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6475 [1/1] (0.00ns)   --->   "%zext_ln167_13 = zext i8 %xor_ln117_433" [src/enc.c:167->src/enc.c:188]   --->   Operation 6475 'zext' 'zext_ln167_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6476 [1/1] (0.00ns)   --->   "%clefia_s0_addr_54 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_13" [src/enc.c:167->src/enc.c:188]   --->   Operation 6476 'getelementptr' 'clefia_s0_addr_54' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6477 [2/2] (3.25ns)   --->   "%z_109 = load i8 %clefia_s0_addr_54" [src/enc.c:167->src/enc.c:188]   --->   Operation 6477 'load' 'z_109' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6478 [1/1] (0.00ns)   --->   "%zext_ln168_13 = zext i8 %xor_ln117_434" [src/enc.c:168->src/enc.c:188]   --->   Operation 6478 'zext' 'zext_ln168_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6479 [1/1] (0.00ns)   --->   "%clefia_s1_addr_55 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_13" [src/enc.c:168->src/enc.c:188]   --->   Operation 6479 'getelementptr' 'clefia_s1_addr_55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6480 [2/2] (3.25ns)   --->   "%z_110 = load i8 %clefia_s1_addr_55" [src/enc.c:168->src/enc.c:188]   --->   Operation 6480 'load' 'z_110' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6481 [1/1] (0.00ns)   --->   "%zext_ln169_13 = zext i8 %xor_ln117_435" [src/enc.c:169->src/enc.c:188]   --->   Operation 6481 'zext' 'zext_ln169_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6482 [1/1] (0.00ns)   --->   "%clefia_s0_addr_55 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_13" [src/enc.c:169->src/enc.c:188]   --->   Operation 6482 'getelementptr' 'clefia_s0_addr_55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6483 [2/2] (3.25ns)   --->   "%z_111 = load i8 %clefia_s0_addr_55" [src/enc.c:169->src/enc.c:188]   --->   Operation 6483 'load' 'z_111' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6484 [1/1] (0.99ns)   --->   "%xor_ln117_440 = xor i8 %rk_load_8, i8 %xor_ln117_428" [src/enc.c:117]   --->   Operation 6484 'xor' 'xor_ln117_440' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6485 [1/1] (0.99ns)   --->   "%xor_ln117_441 = xor i8 %rk_load_9, i8 %xor_ln117_429" [src/enc.c:117]   --->   Operation 6485 'xor' 'xor_ln117_441' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6486 [1/1] (0.99ns)   --->   "%xor_ln117_442 = xor i8 %rk_load_10, i8 %xor_ln117_430" [src/enc.c:117]   --->   Operation 6486 'xor' 'xor_ln117_442' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6487 [1/1] (0.99ns)   --->   "%xor_ln117_443 = xor i8 %rk_load_11, i8 %xor_ln117_431" [src/enc.c:117]   --->   Operation 6487 'xor' 'xor_ln117_443' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6488 [1/1] (0.00ns)   --->   "%zext_ln143_14 = zext i8 %xor_ln117_440" [src/enc.c:143->src/enc.c:187]   --->   Operation 6488 'zext' 'zext_ln143_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6489 [1/1] (0.00ns)   --->   "%clefia_s0_addr_56 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_14" [src/enc.c:143->src/enc.c:187]   --->   Operation 6489 'getelementptr' 'clefia_s0_addr_56' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6490 [2/2] (3.25ns)   --->   "%z_112 = load i8 %clefia_s0_addr_56" [src/enc.c:143->src/enc.c:187]   --->   Operation 6490 'load' 'z_112' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6491 [1/1] (0.00ns)   --->   "%zext_ln144_14 = zext i8 %xor_ln117_441" [src/enc.c:144->src/enc.c:187]   --->   Operation 6491 'zext' 'zext_ln144_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6492 [1/1] (0.00ns)   --->   "%clefia_s1_addr_56 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_14" [src/enc.c:144->src/enc.c:187]   --->   Operation 6492 'getelementptr' 'clefia_s1_addr_56' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6493 [2/2] (3.25ns)   --->   "%z_113 = load i8 %clefia_s1_addr_56" [src/enc.c:144->src/enc.c:187]   --->   Operation 6493 'load' 'z_113' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6494 [1/1] (0.00ns)   --->   "%zext_ln145_14 = zext i8 %xor_ln117_442" [src/enc.c:145->src/enc.c:187]   --->   Operation 6494 'zext' 'zext_ln145_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6495 [1/1] (0.00ns)   --->   "%clefia_s0_addr_57 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_14" [src/enc.c:145->src/enc.c:187]   --->   Operation 6495 'getelementptr' 'clefia_s0_addr_57' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6496 [2/2] (3.25ns)   --->   "%z_114 = load i8 %clefia_s0_addr_57" [src/enc.c:145->src/enc.c:187]   --->   Operation 6496 'load' 'z_114' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6497 [1/1] (0.00ns)   --->   "%zext_ln146_14 = zext i8 %xor_ln117_443" [src/enc.c:146->src/enc.c:187]   --->   Operation 6497 'zext' 'zext_ln146_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6498 [1/1] (0.00ns)   --->   "%clefia_s1_addr_57 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_14" [src/enc.c:146->src/enc.c:187]   --->   Operation 6498 'getelementptr' 'clefia_s1_addr_57' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 6499 [2/2] (3.25ns)   --->   "%z_115 = load i8 %clefia_s1_addr_57" [src/enc.c:146->src/enc.c:187]   --->   Operation 6499 'load' 'z_115' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 6500 [1/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_28" [src/enc.c:117]   --->   Operation 6500 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_64 : Operation 6501 [1/2] (3.25ns)   --->   "%rk_load_13 = load i8 %rk_addr_29" [src/enc.c:117]   --->   Operation 6501 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_64 : Operation 6502 [2/2] (3.25ns)   --->   "%rk_load_14 = load i8 %rk_addr_30" [src/enc.c:117]   --->   Operation 6502 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_64 : Operation 6503 [2/2] (3.25ns)   --->   "%rk_load_15 = load i8 %rk_addr_31" [src/enc.c:117]   --->   Operation 6503 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 65 <SV = 64> <Delay = 6.99>
ST_65 : Operation 6504 [1/1] (0.00ns)   --->   "%t_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln202_1, i6 %tmp_489" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 6504 'bitconcatenate' 't_16' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6505 [1/1] (0.00ns)   --->   "%t_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln203_1, i6 %tmp_490" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 6505 'bitconcatenate' 't_17' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6506 [1/1] (0.00ns)   --->   "%rk_addr_40 = getelementptr i8 %rk, i64 0, i64 40" [src/enc.c:271->src/enc.c:305]   --->   Operation 6506 'getelementptr' 'rk_addr_40' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6507 [1/1] (0.99ns)   --->   "%xor_ln117_240 = xor i8 %t_16, i8 48" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6507 'xor' 'xor_ln117_240' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6508 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_240, i8 %rk_addr_40" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6508 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_65 : Operation 6509 [1/1] (0.00ns)   --->   "%rk_addr_41 = getelementptr i8 %rk, i64 0, i64 41" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6509 'getelementptr' 'rk_addr_41' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6510 [1/1] (0.99ns)   --->   "%xor_ln117_241 = xor i8 %t_17, i8 75" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6510 'xor' 'xor_ln117_241' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6511 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_241, i8 %rk_addr_41" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6511 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_65 : Operation 6512 [1/2] (3.25ns)   --->   "%z_108 = load i8 %clefia_s1_addr_54" [src/enc.c:166->src/enc.c:188]   --->   Operation 6512 'load' 'z_108' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6513 [1/2] (3.25ns)   --->   "%z_109 = load i8 %clefia_s0_addr_54" [src/enc.c:167->src/enc.c:188]   --->   Operation 6513 'load' 'z_109' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6514 [1/2] (3.25ns)   --->   "%z_110 = load i8 %clefia_s1_addr_55" [src/enc.c:168->src/enc.c:188]   --->   Operation 6514 'load' 'z_110' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6515 [1/2] (3.25ns)   --->   "%z_111 = load i8 %clefia_s0_addr_55" [src/enc.c:169->src/enc.c:188]   --->   Operation 6515 'load' 'z_111' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_268)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_109, i32 7" [src/enc.c:124]   --->   Operation 6516 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6517 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_268)   --->   "%xor_ln125_268 = xor i8 %z_109, i8 14" [src/enc.c:125]   --->   Operation 6517 'xor' 'xor_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6518 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_268 = select i1 %tmp_664, i8 %xor_ln125_268, i8 %z_109" [src/enc.c:124]   --->   Operation 6518 'select' 'select_ln124_268' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6519 [1/1] (0.00ns)   --->   "%trunc_ln127_936 = trunc i8 %select_ln124_268" [src/enc.c:127]   --->   Operation 6519 'trunc' 'trunc_ln127_936' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6520 [1/1] (0.00ns)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_268, i32 7" [src/enc.c:127]   --->   Operation 6520 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6521 [1/1] (0.00ns)   --->   "%x_assign_160 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_936, i1 %tmp_665" [src/enc.c:127]   --->   Operation 6521 'bitconcatenate' 'x_assign_160' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6522 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_269)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_268, i32 6" [src/enc.c:124]   --->   Operation 6522 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6523 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_269)   --->   "%xor_ln125_269 = xor i8 %x_assign_160, i8 14" [src/enc.c:125]   --->   Operation 6523 'xor' 'xor_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6524 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_269 = select i1 %tmp_666, i8 %xor_ln125_269, i8 %x_assign_160" [src/enc.c:124]   --->   Operation 6524 'select' 'select_ln124_269' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6525 [1/1] (0.00ns)   --->   "%trunc_ln127_937 = trunc i8 %select_ln124_269" [src/enc.c:127]   --->   Operation 6525 'trunc' 'trunc_ln127_937' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6526 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_269, i32 7" [src/enc.c:127]   --->   Operation 6526 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6527 [1/1] (0.00ns)   --->   "%x_assign_161 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_937, i1 %tmp_667" [src/enc.c:127]   --->   Operation 6527 'bitconcatenate' 'x_assign_161' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6528 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_270)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_269, i32 6" [src/enc.c:124]   --->   Operation 6528 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6529 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_270)   --->   "%xor_ln125_270 = xor i8 %x_assign_161, i8 14" [src/enc.c:125]   --->   Operation 6529 'xor' 'xor_ln125_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6530 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_270 = select i1 %tmp_668, i8 %xor_ln125_270, i8 %x_assign_161" [src/enc.c:124]   --->   Operation 6530 'select' 'select_ln124_270' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6531 [1/1] (0.00ns)   --->   "%trunc_ln127_938 = trunc i8 %select_ln124_270" [src/enc.c:127]   --->   Operation 6531 'trunc' 'trunc_ln127_938' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6532 [1/1] (0.00ns)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_270, i32 7" [src/enc.c:127]   --->   Operation 6532 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6533 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_271)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_110, i32 7" [src/enc.c:124]   --->   Operation 6533 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_271)   --->   "%xor_ln125_271 = xor i8 %z_110, i8 14" [src/enc.c:125]   --->   Operation 6534 'xor' 'xor_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6535 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_271 = select i1 %tmp_670, i8 %xor_ln125_271, i8 %z_110" [src/enc.c:124]   --->   Operation 6535 'select' 'select_ln124_271' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6536 [1/1] (0.00ns)   --->   "%trunc_ln127_939 = trunc i8 %select_ln124_271" [src/enc.c:127]   --->   Operation 6536 'trunc' 'trunc_ln127_939' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6537 [1/1] (0.00ns)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_271, i32 7" [src/enc.c:127]   --->   Operation 6537 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6538 [1/1] (0.00ns)   --->   "%x_assign_162 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_939, i1 %tmp_671" [src/enc.c:127]   --->   Operation 6538 'bitconcatenate' 'x_assign_162' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_272)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_111, i32 7" [src/enc.c:124]   --->   Operation 6539 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_272)   --->   "%xor_ln125_272 = xor i8 %z_111, i8 14" [src/enc.c:125]   --->   Operation 6540 'xor' 'xor_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6541 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_272 = select i1 %tmp_672, i8 %xor_ln125_272, i8 %z_111" [src/enc.c:124]   --->   Operation 6541 'select' 'select_ln124_272' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6542 [1/1] (0.00ns)   --->   "%trunc_ln127_940 = trunc i8 %select_ln124_272" [src/enc.c:127]   --->   Operation 6542 'trunc' 'trunc_ln127_940' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6543 [1/1] (0.00ns)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_272, i32 7" [src/enc.c:127]   --->   Operation 6543 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6544 [1/1] (0.00ns)   --->   "%x_assign_163 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_940, i1 %tmp_673" [src/enc.c:127]   --->   Operation 6544 'bitconcatenate' 'x_assign_163' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_273)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_272, i32 6" [src/enc.c:124]   --->   Operation 6545 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6546 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_273)   --->   "%xor_ln125_273 = xor i8 %x_assign_163, i8 14" [src/enc.c:125]   --->   Operation 6546 'xor' 'xor_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6547 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_273 = select i1 %tmp_674, i8 %xor_ln125_273, i8 %x_assign_163" [src/enc.c:124]   --->   Operation 6547 'select' 'select_ln124_273' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6548 [1/1] (0.00ns)   --->   "%trunc_ln127_941 = trunc i8 %select_ln124_273" [src/enc.c:127]   --->   Operation 6548 'trunc' 'trunc_ln127_941' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6549 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_273, i32 7" [src/enc.c:127]   --->   Operation 6549 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6550 [1/1] (0.00ns)   --->   "%x_assign_164 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_941, i1 %tmp_675" [src/enc.c:127]   --->   Operation 6550 'bitconcatenate' 'x_assign_164' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6551 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_274)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_273, i32 6" [src/enc.c:124]   --->   Operation 6551 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6552 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_274)   --->   "%xor_ln125_274 = xor i8 %x_assign_164, i8 14" [src/enc.c:125]   --->   Operation 6552 'xor' 'xor_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6553 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_274 = select i1 %tmp_676, i8 %xor_ln125_274, i8 %x_assign_164" [src/enc.c:124]   --->   Operation 6553 'select' 'select_ln124_274' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6554 [1/1] (0.00ns)   --->   "%trunc_ln127_942 = trunc i8 %select_ln124_274" [src/enc.c:127]   --->   Operation 6554 'trunc' 'trunc_ln127_942' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6555 [1/1] (0.00ns)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_274, i32 7" [src/enc.c:127]   --->   Operation 6555 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6556 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_275)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_108, i32 7" [src/enc.c:124]   --->   Operation 6556 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_275)   --->   "%xor_ln125_275 = xor i8 %z_108, i8 14" [src/enc.c:125]   --->   Operation 6557 'xor' 'xor_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6558 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_275 = select i1 %tmp_678, i8 %xor_ln125_275, i8 %z_108" [src/enc.c:124]   --->   Operation 6558 'select' 'select_ln124_275' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6559 [1/1] (0.00ns)   --->   "%trunc_ln127_943 = trunc i8 %select_ln124_275" [src/enc.c:127]   --->   Operation 6559 'trunc' 'trunc_ln127_943' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6560 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_275, i32 7" [src/enc.c:127]   --->   Operation 6560 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6561 [1/1] (0.00ns)   --->   "%x_assign_165 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_943, i1 %tmp_679" [src/enc.c:127]   --->   Operation 6561 'bitconcatenate' 'x_assign_165' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_276)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_275, i32 6" [src/enc.c:124]   --->   Operation 6562 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6563 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_276)   --->   "%xor_ln125_276 = xor i8 %x_assign_165, i8 14" [src/enc.c:125]   --->   Operation 6563 'xor' 'xor_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6564 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_276 = select i1 %tmp_680, i8 %xor_ln125_276, i8 %x_assign_165" [src/enc.c:124]   --->   Operation 6564 'select' 'select_ln124_276' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6565 [1/1] (0.00ns)   --->   "%trunc_ln127_944 = trunc i8 %select_ln124_276" [src/enc.c:127]   --->   Operation 6565 'trunc' 'trunc_ln127_944' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6566 [1/1] (0.00ns)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_276, i32 7" [src/enc.c:127]   --->   Operation 6566 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6567 [1/1] (0.00ns)   --->   "%x_assign_166 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_944, i1 %tmp_681" [src/enc.c:127]   --->   Operation 6567 'bitconcatenate' 'x_assign_166' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6568 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_277)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_276, i32 6" [src/enc.c:124]   --->   Operation 6568 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6569 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_277)   --->   "%xor_ln125_277 = xor i8 %x_assign_166, i8 14" [src/enc.c:125]   --->   Operation 6569 'xor' 'xor_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6570 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_277 = select i1 %tmp_682, i8 %xor_ln125_277, i8 %x_assign_166" [src/enc.c:124]   --->   Operation 6570 'select' 'select_ln124_277' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6571 [1/1] (0.00ns)   --->   "%trunc_ln127_945 = trunc i8 %select_ln124_277" [src/enc.c:127]   --->   Operation 6571 'trunc' 'trunc_ln127_945' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6572 [1/1] (0.00ns)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_277, i32 7" [src/enc.c:127]   --->   Operation 6572 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6573 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_278)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_271, i32 6" [src/enc.c:124]   --->   Operation 6573 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6574 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_278)   --->   "%xor_ln125_278 = xor i8 %x_assign_162, i8 14" [src/enc.c:125]   --->   Operation 6574 'xor' 'xor_ln125_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6575 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_278 = select i1 %tmp_684, i8 %xor_ln125_278, i8 %x_assign_162" [src/enc.c:124]   --->   Operation 6575 'select' 'select_ln124_278' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6576 [1/1] (0.00ns)   --->   "%trunc_ln127_946 = trunc i8 %select_ln124_278" [src/enc.c:127]   --->   Operation 6576 'trunc' 'trunc_ln127_946' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6577 [1/1] (0.00ns)   --->   "%tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_278, i32 7" [src/enc.c:127]   --->   Operation 6577 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6578 [1/1] (0.00ns)   --->   "%x_assign_167 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_946, i1 %tmp_685" [src/enc.c:127]   --->   Operation 6578 'bitconcatenate' 'x_assign_167' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_279)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_278, i32 6" [src/enc.c:124]   --->   Operation 6579 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6580 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_279)   --->   "%xor_ln125_279 = xor i8 %x_assign_167, i8 14" [src/enc.c:125]   --->   Operation 6580 'xor' 'xor_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6581 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_279 = select i1 %tmp_686, i8 %xor_ln125_279, i8 %x_assign_167" [src/enc.c:124]   --->   Operation 6581 'select' 'select_ln124_279' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6582 [1/1] (0.00ns)   --->   "%trunc_ln127_947 = trunc i8 %select_ln124_279" [src/enc.c:127]   --->   Operation 6582 'trunc' 'trunc_ln127_947' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6583 [1/1] (0.00ns)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_279, i32 7" [src/enc.c:127]   --->   Operation 6583 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6584 [1/2] (3.25ns)   --->   "%z_112 = load i8 %clefia_s0_addr_56" [src/enc.c:143->src/enc.c:187]   --->   Operation 6584 'load' 'z_112' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6585 [1/2] (3.25ns)   --->   "%z_113 = load i8 %clefia_s1_addr_56" [src/enc.c:144->src/enc.c:187]   --->   Operation 6585 'load' 'z_113' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6586 [1/2] (3.25ns)   --->   "%z_114 = load i8 %clefia_s0_addr_57" [src/enc.c:145->src/enc.c:187]   --->   Operation 6586 'load' 'z_114' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6587 [1/2] (3.25ns)   --->   "%z_115 = load i8 %clefia_s1_addr_57" [src/enc.c:146->src/enc.c:187]   --->   Operation 6587 'load' 'z_115' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 6588 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_280)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_113, i32 7" [src/enc.c:124]   --->   Operation 6588 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6589 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_280)   --->   "%xor_ln125_280 = xor i8 %z_113, i8 14" [src/enc.c:125]   --->   Operation 6589 'xor' 'xor_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6590 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_280 = select i1 %tmp_688, i8 %xor_ln125_280, i8 %z_113" [src/enc.c:124]   --->   Operation 6590 'select' 'select_ln124_280' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6591 [1/1] (0.00ns)   --->   "%trunc_ln127_948 = trunc i8 %select_ln124_280" [src/enc.c:127]   --->   Operation 6591 'trunc' 'trunc_ln127_948' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6592 [1/1] (0.00ns)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_280, i32 7" [src/enc.c:127]   --->   Operation 6592 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6593 [1/1] (0.00ns)   --->   "%x_assign_168 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_948, i1 %tmp_689" [src/enc.c:127]   --->   Operation 6593 'bitconcatenate' 'x_assign_168' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_281)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_114, i32 7" [src/enc.c:124]   --->   Operation 6594 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_281)   --->   "%xor_ln125_281 = xor i8 %z_114, i8 14" [src/enc.c:125]   --->   Operation 6595 'xor' 'xor_ln125_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6596 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_281 = select i1 %tmp_690, i8 %xor_ln125_281, i8 %z_114" [src/enc.c:124]   --->   Operation 6596 'select' 'select_ln124_281' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6597 [1/1] (0.00ns)   --->   "%trunc_ln127_949 = trunc i8 %select_ln124_281" [src/enc.c:127]   --->   Operation 6597 'trunc' 'trunc_ln127_949' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6598 [1/1] (0.00ns)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_281, i32 7" [src/enc.c:127]   --->   Operation 6598 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6599 [1/1] (0.00ns)   --->   "%x_assign_169 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_949, i1 %tmp_691" [src/enc.c:127]   --->   Operation 6599 'bitconcatenate' 'x_assign_169' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6600 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_282)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_281, i32 6" [src/enc.c:124]   --->   Operation 6600 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_282)   --->   "%xor_ln125_282 = xor i8 %x_assign_169, i8 14" [src/enc.c:125]   --->   Operation 6601 'xor' 'xor_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6602 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_282 = select i1 %tmp_692, i8 %xor_ln125_282, i8 %x_assign_169" [src/enc.c:124]   --->   Operation 6602 'select' 'select_ln124_282' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6603 [1/1] (0.00ns)   --->   "%trunc_ln127_950 = trunc i8 %select_ln124_282" [src/enc.c:127]   --->   Operation 6603 'trunc' 'trunc_ln127_950' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6604 [1/1] (0.00ns)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_282, i32 7" [src/enc.c:127]   --->   Operation 6604 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6605 [1/1] (0.00ns)   --->   "%or_ln127_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_950, i1 %tmp_693" [src/enc.c:127]   --->   Operation 6605 'bitconcatenate' 'or_ln127_111' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6606 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_283)   --->   "%tmp_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_115, i32 7" [src/enc.c:124]   --->   Operation 6606 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6607 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_283)   --->   "%xor_ln125_283 = xor i8 %z_115, i8 14" [src/enc.c:125]   --->   Operation 6607 'xor' 'xor_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6608 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_283 = select i1 %tmp_694, i8 %xor_ln125_283, i8 %z_115" [src/enc.c:124]   --->   Operation 6608 'select' 'select_ln124_283' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6609 [1/1] (0.00ns)   --->   "%trunc_ln127_951 = trunc i8 %select_ln124_283" [src/enc.c:127]   --->   Operation 6609 'trunc' 'trunc_ln127_951' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6610 [1/1] (0.00ns)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_283, i32 7" [src/enc.c:127]   --->   Operation 6610 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6611 [1/1] (0.00ns)   --->   "%x_assign_170 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_951, i1 %tmp_695" [src/enc.c:127]   --->   Operation 6611 'bitconcatenate' 'x_assign_170' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6612 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_284)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_283, i32 6" [src/enc.c:124]   --->   Operation 6612 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6613 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_284)   --->   "%xor_ln125_284 = xor i8 %x_assign_170, i8 14" [src/enc.c:125]   --->   Operation 6613 'xor' 'xor_ln125_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6614 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_284 = select i1 %tmp_696, i8 %xor_ln125_284, i8 %x_assign_170" [src/enc.c:124]   --->   Operation 6614 'select' 'select_ln124_284' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6615 [1/1] (0.00ns)   --->   "%trunc_ln127_952 = trunc i8 %select_ln124_284" [src/enc.c:127]   --->   Operation 6615 'trunc' 'trunc_ln127_952' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6616 [1/1] (0.00ns)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_284, i32 7" [src/enc.c:127]   --->   Operation 6616 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6617 [1/1] (0.00ns)   --->   "%or_ln127_112 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_952, i1 %tmp_697" [src/enc.c:127]   --->   Operation 6617 'bitconcatenate' 'or_ln127_112' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6618 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_285)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_112, i32 7" [src/enc.c:124]   --->   Operation 6618 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6619 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_285)   --->   "%xor_ln125_285 = xor i8 %z_112, i8 14" [src/enc.c:125]   --->   Operation 6619 'xor' 'xor_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6620 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_285 = select i1 %tmp_698, i8 %xor_ln125_285, i8 %z_112" [src/enc.c:124]   --->   Operation 6620 'select' 'select_ln124_285' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6621 [1/1] (0.00ns)   --->   "%trunc_ln127_953 = trunc i8 %select_ln124_285" [src/enc.c:127]   --->   Operation 6621 'trunc' 'trunc_ln127_953' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6622 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_285, i32 7" [src/enc.c:127]   --->   Operation 6622 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6623 [1/1] (0.00ns)   --->   "%x_assign_171 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_953, i1 %tmp_699" [src/enc.c:127]   --->   Operation 6623 'bitconcatenate' 'x_assign_171' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6624 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_286)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_285, i32 6" [src/enc.c:124]   --->   Operation 6624 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6625 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_286)   --->   "%xor_ln125_286 = xor i8 %x_assign_171, i8 14" [src/enc.c:125]   --->   Operation 6625 'xor' 'xor_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6626 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_286 = select i1 %tmp_700, i8 %xor_ln125_286, i8 %x_assign_171" [src/enc.c:124]   --->   Operation 6626 'select' 'select_ln124_286' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6627 [1/1] (0.00ns)   --->   "%trunc_ln127_954 = trunc i8 %select_ln124_286" [src/enc.c:127]   --->   Operation 6627 'trunc' 'trunc_ln127_954' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6628 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_286, i32 7" [src/enc.c:127]   --->   Operation 6628 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6629 [1/1] (0.00ns)   --->   "%or_ln127_113 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_954, i1 %tmp_701" [src/enc.c:127]   --->   Operation 6629 'bitconcatenate' 'or_ln127_113' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6630 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_287)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_280, i32 6" [src/enc.c:124]   --->   Operation 6630 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_287)   --->   "%xor_ln125_287 = xor i8 %x_assign_168, i8 14" [src/enc.c:125]   --->   Operation 6631 'xor' 'xor_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6632 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_287 = select i1 %tmp_702, i8 %xor_ln125_287, i8 %x_assign_168" [src/enc.c:124]   --->   Operation 6632 'select' 'select_ln124_287' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 6633 [1/1] (0.00ns)   --->   "%trunc_ln127_955 = trunc i8 %select_ln124_287" [src/enc.c:127]   --->   Operation 6633 'trunc' 'trunc_ln127_955' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6634 [1/1] (0.00ns)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_287, i32 7" [src/enc.c:127]   --->   Operation 6634 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6635 [1/1] (0.00ns)   --->   "%or_ln127_114 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_955, i1 %tmp_703" [src/enc.c:127]   --->   Operation 6635 'bitconcatenate' 'or_ln127_114' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 6636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_444)   --->   "%xor_ln117_2493 = xor i8 %x_assign_170, i8 %or_ln127_111" [src/enc.c:117]   --->   Operation 6636 'xor' 'xor_ln117_2493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_444)   --->   "%xor_ln117_2494 = xor i8 %xor_ln117_2493, i8 %z_112" [src/enc.c:117]   --->   Operation 6637 'xor' 'xor_ln117_2494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_444)   --->   "%xor_ln117_2495 = xor i8 %xor_ln117_420, i8 %or_ln127_112" [src/enc.c:117]   --->   Operation 6638 'xor' 'xor_ln117_2495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_444)   --->   "%xor_ln117_2496 = xor i8 %xor_ln117_2495, i8 %x_assign_168" [src/enc.c:117]   --->   Operation 6639 'xor' 'xor_ln117_2496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6640 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_444 = xor i8 %xor_ln117_2496, i8 %xor_ln117_2494" [src/enc.c:117]   --->   Operation 6640 'xor' 'xor_ln117_444' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_445)   --->   "%xor_ln117_2497 = xor i8 %x_assign_169, i8 %or_ln127_111" [src/enc.c:117]   --->   Operation 6641 'xor' 'xor_ln117_2497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_445)   --->   "%xor_ln117_2498 = xor i8 %xor_ln117_2497, i8 %z_113" [src/enc.c:117]   --->   Operation 6642 'xor' 'xor_ln117_2498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_445)   --->   "%xor_ln117_2499 = xor i8 %xor_ln117_421, i8 %or_ln127_112" [src/enc.c:117]   --->   Operation 6643 'xor' 'xor_ln117_2499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_445)   --->   "%xor_ln117_2500 = xor i8 %xor_ln117_2499, i8 %x_assign_171" [src/enc.c:117]   --->   Operation 6644 'xor' 'xor_ln117_2500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6645 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_445 = xor i8 %xor_ln117_2500, i8 %xor_ln117_2498" [src/enc.c:117]   --->   Operation 6645 'xor' 'xor_ln117_445' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_446)   --->   "%xor_ln117_2501 = xor i8 %or_ln127_113, i8 %x_assign_170" [src/enc.c:117]   --->   Operation 6646 'xor' 'xor_ln117_2501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_446)   --->   "%xor_ln117_2502 = xor i8 %xor_ln117_2501, i8 %z_114" [src/enc.c:117]   --->   Operation 6647 'xor' 'xor_ln117_2502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_446)   --->   "%xor_ln117_2503 = xor i8 %xor_ln117_422, i8 %or_ln127_114" [src/enc.c:117]   --->   Operation 6648 'xor' 'xor_ln117_2503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_446)   --->   "%xor_ln117_2504 = xor i8 %xor_ln117_2503, i8 %x_assign_168" [src/enc.c:117]   --->   Operation 6649 'xor' 'xor_ln117_2504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6650 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_446 = xor i8 %xor_ln117_2504, i8 %xor_ln117_2502" [src/enc.c:117]   --->   Operation 6650 'xor' 'xor_ln117_446' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_447)   --->   "%xor_ln117_2505 = xor i8 %x_assign_169, i8 %or_ln127_113" [src/enc.c:117]   --->   Operation 6651 'xor' 'xor_ln117_2505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_447)   --->   "%xor_ln117_2506 = xor i8 %xor_ln117_2505, i8 %z_115" [src/enc.c:117]   --->   Operation 6652 'xor' 'xor_ln117_2506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_447)   --->   "%xor_ln117_2507 = xor i8 %x_assign_171, i8 %or_ln127_114" [src/enc.c:117]   --->   Operation 6653 'xor' 'xor_ln117_2507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_447)   --->   "%xor_ln117_2508 = xor i8 %xor_ln117_2507, i8 %xor_ln117_423" [src/enc.c:117]   --->   Operation 6654 'xor' 'xor_ln117_2508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6655 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_447 = xor i8 %xor_ln117_2508, i8 %xor_ln117_2506" [src/enc.c:117]   --->   Operation 6655 'xor' 'xor_ln117_447' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6656 [1/2] (3.25ns)   --->   "%rk_load_14 = load i8 %rk_addr_30" [src/enc.c:117]   --->   Operation 6656 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_65 : Operation 6657 [1/2] (3.25ns)   --->   "%rk_load_15 = load i8 %rk_addr_31" [src/enc.c:117]   --->   Operation 6657 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 66 <SV = 65> <Delay = 5.23>
ST_66 : Operation 6658 [1/1] (0.00ns)   --->   "%t_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln204_1, i6 %tmp_491" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 6658 'bitconcatenate' 't_18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6659 [1/1] (0.00ns)   --->   "%t_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln205_1, i6 %tmp_492" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 6659 'bitconcatenate' 't_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6660 [1/1] (0.00ns)   --->   "%rk_addr_42 = getelementptr i8 %rk, i64 0, i64 42" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6660 'getelementptr' 'rk_addr_42' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6661 [1/1] (0.99ns)   --->   "%xor_ln117_242 = xor i8 %t_18, i8 240" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6661 'xor' 'xor_ln117_242' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6662 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_242, i8 %rk_addr_42" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6662 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_66 : Operation 6663 [1/1] (0.00ns)   --->   "%rk_addr_43 = getelementptr i8 %rk, i64 0, i64 43" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6663 'getelementptr' 'rk_addr_43' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6664 [1/1] (0.99ns)   --->   "%xor_ln117_243 = xor i8 %t_19, i8 170" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6664 'xor' 'xor_ln117_243' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6665 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_243, i8 %rk_addr_43" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6665 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_66 : Operation 6666 [1/1] (0.00ns)   --->   "%or_ln127_107 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_938, i1 %tmp_669" [src/enc.c:127]   --->   Operation 6666 'bitconcatenate' 'or_ln127_107' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6667 [1/1] (0.00ns)   --->   "%or_ln127_108 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_942, i1 %tmp_677" [src/enc.c:127]   --->   Operation 6667 'bitconcatenate' 'or_ln127_108' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6668 [1/1] (0.00ns)   --->   "%or_ln127_109 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_945, i1 %tmp_683" [src/enc.c:127]   --->   Operation 6668 'bitconcatenate' 'or_ln127_109' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6669 [1/1] (0.00ns)   --->   "%or_ln127_110 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_947, i1 %tmp_687" [src/enc.c:127]   --->   Operation 6669 'bitconcatenate' 'or_ln127_110' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_436)   --->   "%xor_ln117_2477 = xor i8 %z_108, i8 %x_assign_163" [src/enc.c:117]   --->   Operation 6670 'xor' 'xor_ln117_2477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_436)   --->   "%xor_ln117_2478 = xor i8 %xor_ln117_2477, i8 %rin" [src/enc.c:117]   --->   Operation 6671 'xor' 'xor_ln117_2478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_436)   --->   "%xor_ln117_2479 = xor i8 %x_assign_162, i8 %or_ln127_108" [src/enc.c:117]   --->   Operation 6672 'xor' 'xor_ln117_2479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_436)   --->   "%xor_ln117_2480 = xor i8 %xor_ln117_2479, i8 %or_ln127_107" [src/enc.c:117]   --->   Operation 6673 'xor' 'xor_ln117_2480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6674 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_436 = xor i8 %xor_ln117_2480, i8 %xor_ln117_2478" [src/enc.c:117]   --->   Operation 6674 'xor' 'xor_ln117_436' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_437)   --->   "%xor_ln117_2481 = xor i8 %z_109, i8 %x_assign_163" [src/enc.c:117]   --->   Operation 6675 'xor' 'xor_ln117_2481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_437)   --->   "%xor_ln117_2482 = xor i8 %xor_ln117_2481, i8 %rin_1" [src/enc.c:117]   --->   Operation 6676 'xor' 'xor_ln117_2482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_437)   --->   "%xor_ln117_2483 = xor i8 %x_assign_162, i8 %or_ln127_110" [src/enc.c:117]   --->   Operation 6677 'xor' 'xor_ln117_2483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_437)   --->   "%xor_ln117_2484 = xor i8 %xor_ln117_2483, i8 %or_ln127_109" [src/enc.c:117]   --->   Operation 6678 'xor' 'xor_ln117_2484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6679 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_437 = xor i8 %xor_ln117_2484, i8 %xor_ln117_2482" [src/enc.c:117]   --->   Operation 6679 'xor' 'xor_ln117_437' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_438)   --->   "%xor_ln117_2485 = xor i8 %rin_2, i8 %x_assign_160" [src/enc.c:117]   --->   Operation 6680 'xor' 'xor_ln117_2485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_438)   --->   "%xor_ln117_2486 = xor i8 %xor_ln117_2485, i8 %z_110" [src/enc.c:117]   --->   Operation 6681 'xor' 'xor_ln117_2486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_438)   --->   "%xor_ln117_2487 = xor i8 %x_assign_165, i8 %or_ln127_108" [src/enc.c:117]   --->   Operation 6682 'xor' 'xor_ln117_2487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_438)   --->   "%xor_ln117_2488 = xor i8 %xor_ln117_2487, i8 %or_ln127_107" [src/enc.c:117]   --->   Operation 6683 'xor' 'xor_ln117_2488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6684 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_438 = xor i8 %xor_ln117_2488, i8 %xor_ln117_2486" [src/enc.c:117]   --->   Operation 6684 'xor' 'xor_ln117_438' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_439)   --->   "%xor_ln117_2489 = xor i8 %rin_3, i8 %x_assign_160" [src/enc.c:117]   --->   Operation 6685 'xor' 'xor_ln117_2489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_439)   --->   "%xor_ln117_2490 = xor i8 %xor_ln117_2489, i8 %z_111" [src/enc.c:117]   --->   Operation 6686 'xor' 'xor_ln117_2490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_439)   --->   "%xor_ln117_2491 = xor i8 %x_assign_165, i8 %or_ln127_110" [src/enc.c:117]   --->   Operation 6687 'xor' 'xor_ln117_2491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_439)   --->   "%xor_ln117_2492 = xor i8 %xor_ln117_2491, i8 %or_ln127_109" [src/enc.c:117]   --->   Operation 6688 'xor' 'xor_ln117_2492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6689 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_439 = xor i8 %xor_ln117_2492, i8 %xor_ln117_2490" [src/enc.c:117]   --->   Operation 6689 'xor' 'xor_ln117_439' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6690 [1/1] (0.99ns)   --->   "%xor_ln117_448 = xor i8 %rk_load_12, i8 %xor_ln117_436" [src/enc.c:117]   --->   Operation 6690 'xor' 'xor_ln117_448' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6691 [1/1] (0.99ns)   --->   "%xor_ln117_449 = xor i8 %rk_load_13, i8 %xor_ln117_437" [src/enc.c:117]   --->   Operation 6691 'xor' 'xor_ln117_449' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6692 [1/1] (0.99ns)   --->   "%xor_ln117_450 = xor i8 %rk_load_14, i8 %xor_ln117_438" [src/enc.c:117]   --->   Operation 6692 'xor' 'xor_ln117_450' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6693 [1/1] (0.99ns)   --->   "%xor_ln117_451 = xor i8 %rk_load_15, i8 %xor_ln117_439" [src/enc.c:117]   --->   Operation 6693 'xor' 'xor_ln117_451' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6694 [1/1] (0.00ns)   --->   "%zext_ln166_14 = zext i8 %xor_ln117_448" [src/enc.c:166->src/enc.c:188]   --->   Operation 6694 'zext' 'zext_ln166_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6695 [1/1] (0.00ns)   --->   "%clefia_s1_addr_58 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_14" [src/enc.c:166->src/enc.c:188]   --->   Operation 6695 'getelementptr' 'clefia_s1_addr_58' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6696 [2/2] (3.25ns)   --->   "%z_116 = load i8 %clefia_s1_addr_58" [src/enc.c:166->src/enc.c:188]   --->   Operation 6696 'load' 'z_116' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 6697 [1/1] (0.00ns)   --->   "%zext_ln167_14 = zext i8 %xor_ln117_449" [src/enc.c:167->src/enc.c:188]   --->   Operation 6697 'zext' 'zext_ln167_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6698 [1/1] (0.00ns)   --->   "%clefia_s0_addr_58 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_14" [src/enc.c:167->src/enc.c:188]   --->   Operation 6698 'getelementptr' 'clefia_s0_addr_58' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6699 [2/2] (3.25ns)   --->   "%z_117 = load i8 %clefia_s0_addr_58" [src/enc.c:167->src/enc.c:188]   --->   Operation 6699 'load' 'z_117' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 6700 [1/1] (0.00ns)   --->   "%zext_ln168_14 = zext i8 %xor_ln117_450" [src/enc.c:168->src/enc.c:188]   --->   Operation 6700 'zext' 'zext_ln168_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6701 [1/1] (0.00ns)   --->   "%clefia_s1_addr_59 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_14" [src/enc.c:168->src/enc.c:188]   --->   Operation 6701 'getelementptr' 'clefia_s1_addr_59' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6702 [2/2] (3.25ns)   --->   "%z_118 = load i8 %clefia_s1_addr_59" [src/enc.c:168->src/enc.c:188]   --->   Operation 6702 'load' 'z_118' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 6703 [1/1] (0.00ns)   --->   "%zext_ln169_14 = zext i8 %xor_ln117_451" [src/enc.c:169->src/enc.c:188]   --->   Operation 6703 'zext' 'zext_ln169_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6704 [1/1] (0.00ns)   --->   "%clefia_s0_addr_59 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_14" [src/enc.c:169->src/enc.c:188]   --->   Operation 6704 'getelementptr' 'clefia_s0_addr_59' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 6705 [2/2] (3.25ns)   --->   "%z_119 = load i8 %clefia_s0_addr_59" [src/enc.c:169->src/enc.c:188]   --->   Operation 6705 'load' 'z_119' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 67 <SV = 66> <Delay = 6.99>
ST_67 : Operation 6706 [1/1] (0.00ns)   --->   "%t_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln206_1, i6 %tmp_493" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 6706 'bitconcatenate' 't_20' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6707 [1/1] (0.00ns)   --->   "%t_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln207_1, i6 %tmp_494" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 6707 'bitconcatenate' 't_21' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6708 [1/1] (0.00ns)   --->   "%rk_addr_44 = getelementptr i8 %rk, i64 0, i64 44" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6708 'getelementptr' 'rk_addr_44' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6709 [1/1] (0.99ns)   --->   "%xor_ln117_244 = xor i8 %t_20, i8 92" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6709 'xor' 'xor_ln117_244' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6710 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_244, i8 %rk_addr_44" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6710 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_67 : Operation 6711 [1/1] (0.00ns)   --->   "%rk_addr_45 = getelementptr i8 %rk, i64 0, i64 45" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6711 'getelementptr' 'rk_addr_45' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6712 [1/1] (0.99ns)   --->   "%xor_ln117_245 = xor i8 %t_21, i8 106" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6712 'xor' 'xor_ln117_245' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6713 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_245, i8 %rk_addr_45" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6713 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_67 : Operation 6714 [1/2] (3.25ns)   --->   "%z_116 = load i8 %clefia_s1_addr_58" [src/enc.c:166->src/enc.c:188]   --->   Operation 6714 'load' 'z_116' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 6715 [1/2] (3.25ns)   --->   "%z_117 = load i8 %clefia_s0_addr_58" [src/enc.c:167->src/enc.c:188]   --->   Operation 6715 'load' 'z_117' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 6716 [1/2] (3.25ns)   --->   "%z_118 = load i8 %clefia_s1_addr_59" [src/enc.c:168->src/enc.c:188]   --->   Operation 6716 'load' 'z_118' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 6717 [1/2] (3.25ns)   --->   "%z_119 = load i8 %clefia_s0_addr_59" [src/enc.c:169->src/enc.c:188]   --->   Operation 6717 'load' 'z_119' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 6718 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_288)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_117, i32 7" [src/enc.c:124]   --->   Operation 6718 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_288)   --->   "%xor_ln125_288 = xor i8 %z_117, i8 14" [src/enc.c:125]   --->   Operation 6719 'xor' 'xor_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6720 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_288 = select i1 %tmp_704, i8 %xor_ln125_288, i8 %z_117" [src/enc.c:124]   --->   Operation 6720 'select' 'select_ln124_288' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6721 [1/1] (0.00ns)   --->   "%trunc_ln127_956 = trunc i8 %select_ln124_288" [src/enc.c:127]   --->   Operation 6721 'trunc' 'trunc_ln127_956' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6722 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_288, i32 7" [src/enc.c:127]   --->   Operation 6722 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6723 [1/1] (0.00ns)   --->   "%x_assign_172 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_956, i1 %tmp_705" [src/enc.c:127]   --->   Operation 6723 'bitconcatenate' 'x_assign_172' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6724 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_289)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_288, i32 6" [src/enc.c:124]   --->   Operation 6724 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6725 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_289)   --->   "%xor_ln125_289 = xor i8 %x_assign_172, i8 14" [src/enc.c:125]   --->   Operation 6725 'xor' 'xor_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6726 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_289 = select i1 %tmp_706, i8 %xor_ln125_289, i8 %x_assign_172" [src/enc.c:124]   --->   Operation 6726 'select' 'select_ln124_289' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6727 [1/1] (0.00ns)   --->   "%trunc_ln127_957 = trunc i8 %select_ln124_289" [src/enc.c:127]   --->   Operation 6727 'trunc' 'trunc_ln127_957' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6728 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_289, i32 7" [src/enc.c:127]   --->   Operation 6728 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6729 [1/1] (0.00ns)   --->   "%x_assign_173 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_957, i1 %tmp_707" [src/enc.c:127]   --->   Operation 6729 'bitconcatenate' 'x_assign_173' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6730 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_290)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_289, i32 6" [src/enc.c:124]   --->   Operation 6730 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6731 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_290)   --->   "%xor_ln125_290 = xor i8 %x_assign_173, i8 14" [src/enc.c:125]   --->   Operation 6731 'xor' 'xor_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6732 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_290 = select i1 %tmp_708, i8 %xor_ln125_290, i8 %x_assign_173" [src/enc.c:124]   --->   Operation 6732 'select' 'select_ln124_290' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6733 [1/1] (0.00ns)   --->   "%trunc_ln127_958 = trunc i8 %select_ln124_290" [src/enc.c:127]   --->   Operation 6733 'trunc' 'trunc_ln127_958' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6734 [1/1] (0.00ns)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_290, i32 7" [src/enc.c:127]   --->   Operation 6734 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_291)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_118, i32 7" [src/enc.c:124]   --->   Operation 6735 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6736 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_291)   --->   "%xor_ln125_291 = xor i8 %z_118, i8 14" [src/enc.c:125]   --->   Operation 6736 'xor' 'xor_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6737 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_291 = select i1 %tmp_710, i8 %xor_ln125_291, i8 %z_118" [src/enc.c:124]   --->   Operation 6737 'select' 'select_ln124_291' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6738 [1/1] (0.00ns)   --->   "%trunc_ln127_959 = trunc i8 %select_ln124_291" [src/enc.c:127]   --->   Operation 6738 'trunc' 'trunc_ln127_959' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6739 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_291, i32 7" [src/enc.c:127]   --->   Operation 6739 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6740 [1/1] (0.00ns)   --->   "%x_assign_174 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_959, i1 %tmp_711" [src/enc.c:127]   --->   Operation 6740 'bitconcatenate' 'x_assign_174' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6741 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_292)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_119, i32 7" [src/enc.c:124]   --->   Operation 6741 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6742 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_292)   --->   "%xor_ln125_292 = xor i8 %z_119, i8 14" [src/enc.c:125]   --->   Operation 6742 'xor' 'xor_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6743 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_292 = select i1 %tmp_712, i8 %xor_ln125_292, i8 %z_119" [src/enc.c:124]   --->   Operation 6743 'select' 'select_ln124_292' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6744 [1/1] (0.00ns)   --->   "%trunc_ln127_960 = trunc i8 %select_ln124_292" [src/enc.c:127]   --->   Operation 6744 'trunc' 'trunc_ln127_960' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6745 [1/1] (0.00ns)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_292, i32 7" [src/enc.c:127]   --->   Operation 6745 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6746 [1/1] (0.00ns)   --->   "%x_assign_175 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_960, i1 %tmp_713" [src/enc.c:127]   --->   Operation 6746 'bitconcatenate' 'x_assign_175' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6747 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_293)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_292, i32 6" [src/enc.c:124]   --->   Operation 6747 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6748 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_293)   --->   "%xor_ln125_293 = xor i8 %x_assign_175, i8 14" [src/enc.c:125]   --->   Operation 6748 'xor' 'xor_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6749 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_293 = select i1 %tmp_714, i8 %xor_ln125_293, i8 %x_assign_175" [src/enc.c:124]   --->   Operation 6749 'select' 'select_ln124_293' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6750 [1/1] (0.00ns)   --->   "%trunc_ln127_961 = trunc i8 %select_ln124_293" [src/enc.c:127]   --->   Operation 6750 'trunc' 'trunc_ln127_961' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6751 [1/1] (0.00ns)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_293, i32 7" [src/enc.c:127]   --->   Operation 6751 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6752 [1/1] (0.00ns)   --->   "%x_assign_176 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_961, i1 %tmp_715" [src/enc.c:127]   --->   Operation 6752 'bitconcatenate' 'x_assign_176' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6753 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_294)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_293, i32 6" [src/enc.c:124]   --->   Operation 6753 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6754 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_294)   --->   "%xor_ln125_294 = xor i8 %x_assign_176, i8 14" [src/enc.c:125]   --->   Operation 6754 'xor' 'xor_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6755 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_294 = select i1 %tmp_716, i8 %xor_ln125_294, i8 %x_assign_176" [src/enc.c:124]   --->   Operation 6755 'select' 'select_ln124_294' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6756 [1/1] (0.00ns)   --->   "%trunc_ln127_962 = trunc i8 %select_ln124_294" [src/enc.c:127]   --->   Operation 6756 'trunc' 'trunc_ln127_962' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6757 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_294, i32 7" [src/enc.c:127]   --->   Operation 6757 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6758 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_295)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_116, i32 7" [src/enc.c:124]   --->   Operation 6758 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_295)   --->   "%xor_ln125_295 = xor i8 %z_116, i8 14" [src/enc.c:125]   --->   Operation 6759 'xor' 'xor_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6760 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_295 = select i1 %tmp_718, i8 %xor_ln125_295, i8 %z_116" [src/enc.c:124]   --->   Operation 6760 'select' 'select_ln124_295' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6761 [1/1] (0.00ns)   --->   "%trunc_ln127_963 = trunc i8 %select_ln124_295" [src/enc.c:127]   --->   Operation 6761 'trunc' 'trunc_ln127_963' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6762 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_295, i32 7" [src/enc.c:127]   --->   Operation 6762 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6763 [1/1] (0.00ns)   --->   "%x_assign_177 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_963, i1 %tmp_719" [src/enc.c:127]   --->   Operation 6763 'bitconcatenate' 'x_assign_177' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6764 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_296)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_295, i32 6" [src/enc.c:124]   --->   Operation 6764 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6765 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_296)   --->   "%xor_ln125_296 = xor i8 %x_assign_177, i8 14" [src/enc.c:125]   --->   Operation 6765 'xor' 'xor_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6766 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_296 = select i1 %tmp_720, i8 %xor_ln125_296, i8 %x_assign_177" [src/enc.c:124]   --->   Operation 6766 'select' 'select_ln124_296' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6767 [1/1] (0.00ns)   --->   "%trunc_ln127_964 = trunc i8 %select_ln124_296" [src/enc.c:127]   --->   Operation 6767 'trunc' 'trunc_ln127_964' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6768 [1/1] (0.00ns)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_296, i32 7" [src/enc.c:127]   --->   Operation 6768 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6769 [1/1] (0.00ns)   --->   "%x_assign_178 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_964, i1 %tmp_721" [src/enc.c:127]   --->   Operation 6769 'bitconcatenate' 'x_assign_178' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6770 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_297)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_296, i32 6" [src/enc.c:124]   --->   Operation 6770 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6771 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_297)   --->   "%xor_ln125_297 = xor i8 %x_assign_178, i8 14" [src/enc.c:125]   --->   Operation 6771 'xor' 'xor_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6772 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_297 = select i1 %tmp_722, i8 %xor_ln125_297, i8 %x_assign_178" [src/enc.c:124]   --->   Operation 6772 'select' 'select_ln124_297' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6773 [1/1] (0.00ns)   --->   "%trunc_ln127_965 = trunc i8 %select_ln124_297" [src/enc.c:127]   --->   Operation 6773 'trunc' 'trunc_ln127_965' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6774 [1/1] (0.00ns)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_297, i32 7" [src/enc.c:127]   --->   Operation 6774 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6775 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_298)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_291, i32 6" [src/enc.c:124]   --->   Operation 6775 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6776 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_298)   --->   "%xor_ln125_298 = xor i8 %x_assign_174, i8 14" [src/enc.c:125]   --->   Operation 6776 'xor' 'xor_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6777 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_298 = select i1 %tmp_724, i8 %xor_ln125_298, i8 %x_assign_174" [src/enc.c:124]   --->   Operation 6777 'select' 'select_ln124_298' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6778 [1/1] (0.00ns)   --->   "%trunc_ln127_966 = trunc i8 %select_ln124_298" [src/enc.c:127]   --->   Operation 6778 'trunc' 'trunc_ln127_966' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6779 [1/1] (0.00ns)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_298, i32 7" [src/enc.c:127]   --->   Operation 6779 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6780 [1/1] (0.00ns)   --->   "%x_assign_179 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_966, i1 %tmp_725" [src/enc.c:127]   --->   Operation 6780 'bitconcatenate' 'x_assign_179' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6781 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_299)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_298, i32 6" [src/enc.c:124]   --->   Operation 6781 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6782 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_299)   --->   "%xor_ln125_299 = xor i8 %x_assign_179, i8 14" [src/enc.c:125]   --->   Operation 6782 'xor' 'xor_ln125_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6783 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_299 = select i1 %tmp_726, i8 %xor_ln125_299, i8 %x_assign_179" [src/enc.c:124]   --->   Operation 6783 'select' 'select_ln124_299' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 6784 [1/1] (0.00ns)   --->   "%trunc_ln127_967 = trunc i8 %select_ln124_299" [src/enc.c:127]   --->   Operation 6784 'trunc' 'trunc_ln127_967' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 6785 [1/1] (0.00ns)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_299, i32 7" [src/enc.c:127]   --->   Operation 6785 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>

State 68 <SV = 67> <Delay = 4.24>
ST_68 : Operation 6786 [1/1] (0.00ns)   --->   "%t_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln208_1, i6 %tmp_495" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 6786 'bitconcatenate' 't_22' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6787 [1/1] (0.00ns)   --->   "%t_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i6.i1, i1 %trunc_ln209_1, i6 %trunc_ln218_1, i1 %tmp_488" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 6787 'bitconcatenate' 't_23' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6788 [1/1] (0.00ns)   --->   "%rk_addr_46 = getelementptr i8 %rk, i64 0, i64 46" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6788 'getelementptr' 'rk_addr_46' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6789 [1/1] (0.99ns)   --->   "%xor_ln117_246 = xor i8 %t_22, i8 170" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6789 'xor' 'xor_ln117_246' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6790 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_246, i8 %rk_addr_46" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6790 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_68 : Operation 6791 [1/1] (0.00ns)   --->   "%rk_addr_47 = getelementptr i8 %rk, i64 0, i64 47" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6791 'getelementptr' 'rk_addr_47' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6792 [1/1] (0.99ns)   --->   "%xor_ln117_247 = xor i8 %t_23, i8 135" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6792 'xor' 'xor_ln117_247' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6793 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_247, i8 %rk_addr_47" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6793 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_68 : Operation 6794 [1/1] (0.00ns)   --->   "%or_ln127_115 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_958, i1 %tmp_709" [src/enc.c:127]   --->   Operation 6794 'bitconcatenate' 'or_ln127_115' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6795 [1/1] (0.00ns)   --->   "%or_ln127_116 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_962, i1 %tmp_717" [src/enc.c:127]   --->   Operation 6795 'bitconcatenate' 'or_ln127_116' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6796 [1/1] (0.00ns)   --->   "%or_ln127_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_965, i1 %tmp_723" [src/enc.c:127]   --->   Operation 6796 'bitconcatenate' 'or_ln127_117' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6797 [1/1] (0.00ns)   --->   "%or_ln127_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_967, i1 %tmp_727" [src/enc.c:127]   --->   Operation 6797 'bitconcatenate' 'or_ln127_118' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 6798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_452)   --->   "%xor_ln117_2509 = xor i8 %x_assign_175, i8 %or_ln127_115" [src/enc.c:117]   --->   Operation 6798 'xor' 'xor_ln117_2509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_452)   --->   "%xor_ln117_2510 = xor i8 %xor_ln117_2509, i8 %z_116" [src/enc.c:117]   --->   Operation 6799 'xor' 'xor_ln117_2510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_452)   --->   "%xor_ln117_2511 = xor i8 %xor_ln117_412, i8 %or_ln127_116" [src/enc.c:117]   --->   Operation 6800 'xor' 'xor_ln117_2511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_452)   --->   "%xor_ln117_2512 = xor i8 %xor_ln117_2511, i8 %x_assign_174" [src/enc.c:117]   --->   Operation 6801 'xor' 'xor_ln117_2512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6802 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_452 = xor i8 %xor_ln117_2512, i8 %xor_ln117_2510" [src/enc.c:117]   --->   Operation 6802 'xor' 'xor_ln117_452' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_453)   --->   "%xor_ln117_2513 = xor i8 %x_assign_175, i8 %or_ln127_117" [src/enc.c:117]   --->   Operation 6803 'xor' 'xor_ln117_2513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_453)   --->   "%xor_ln117_2514 = xor i8 %xor_ln117_2513, i8 %z_117" [src/enc.c:117]   --->   Operation 6804 'xor' 'xor_ln117_2514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_453)   --->   "%xor_ln117_2515 = xor i8 %xor_ln117_413, i8 %or_ln127_118" [src/enc.c:117]   --->   Operation 6805 'xor' 'xor_ln117_2515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_453)   --->   "%xor_ln117_2516 = xor i8 %xor_ln117_2515, i8 %x_assign_174" [src/enc.c:117]   --->   Operation 6806 'xor' 'xor_ln117_2516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6807 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_453 = xor i8 %xor_ln117_2516, i8 %xor_ln117_2514" [src/enc.c:117]   --->   Operation 6807 'xor' 'xor_ln117_453' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_454)   --->   "%xor_ln117_2517 = xor i8 %x_assign_172, i8 %or_ln127_115" [src/enc.c:117]   --->   Operation 6808 'xor' 'xor_ln117_2517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_454)   --->   "%xor_ln117_2518 = xor i8 %xor_ln117_2517, i8 %z_118" [src/enc.c:117]   --->   Operation 6809 'xor' 'xor_ln117_2518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_454)   --->   "%xor_ln117_2519 = xor i8 %x_assign_177, i8 %or_ln127_116" [src/enc.c:117]   --->   Operation 6810 'xor' 'xor_ln117_2519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_454)   --->   "%xor_ln117_2520 = xor i8 %xor_ln117_2519, i8 %xor_ln117_414" [src/enc.c:117]   --->   Operation 6811 'xor' 'xor_ln117_2520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6812 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_454 = xor i8 %xor_ln117_2520, i8 %xor_ln117_2518" [src/enc.c:117]   --->   Operation 6812 'xor' 'xor_ln117_454' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_455)   --->   "%xor_ln117_2521 = xor i8 %x_assign_172, i8 %or_ln127_117" [src/enc.c:117]   --->   Operation 6813 'xor' 'xor_ln117_2521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_455)   --->   "%xor_ln117_2522 = xor i8 %xor_ln117_2521, i8 %z_119" [src/enc.c:117]   --->   Operation 6814 'xor' 'xor_ln117_2522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_455)   --->   "%xor_ln117_2523 = xor i8 %x_assign_177, i8 %or_ln127_118" [src/enc.c:117]   --->   Operation 6815 'xor' 'xor_ln117_2523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_455)   --->   "%xor_ln117_2524 = xor i8 %xor_ln117_2523, i8 %xor_ln117_415" [src/enc.c:117]   --->   Operation 6816 'xor' 'xor_ln117_2524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6817 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_455 = xor i8 %xor_ln117_2524, i8 %xor_ln117_2522" [src/enc.c:117]   --->   Operation 6817 'xor' 'xor_ln117_455' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.25>
ST_69 : Operation 6818 [2/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_32" [src/enc.c:117]   --->   Operation 6818 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_69 : Operation 6819 [2/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_33" [src/enc.c:117]   --->   Operation 6819 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 70 <SV = 69> <Delay = 3.25>
ST_70 : Operation 6820 [1/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_32" [src/enc.c:117]   --->   Operation 6820 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_70 : Operation 6821 [1/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_33" [src/enc.c:117]   --->   Operation 6821 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_70 : Operation 6822 [2/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_34" [src/enc.c:117]   --->   Operation 6822 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_70 : Operation 6823 [2/2] (3.25ns)   --->   "%rk_load_19 = load i8 %rk_addr_35" [src/enc.c:117]   --->   Operation 6823 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 71 <SV = 70> <Delay = 3.25>
ST_71 : Operation 6824 [1/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_34" [src/enc.c:117]   --->   Operation 6824 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_71 : Operation 6825 [1/2] (3.25ns)   --->   "%rk_load_19 = load i8 %rk_addr_35" [src/enc.c:117]   --->   Operation 6825 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_71 : Operation 6826 [2/2] (3.25ns)   --->   "%rk_load_20 = load i8 %rk_addr_36" [src/enc.c:117]   --->   Operation 6826 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_71 : Operation 6827 [2/2] (3.25ns)   --->   "%rk_load_21 = load i8 %rk_addr_37" [src/enc.c:117]   --->   Operation 6827 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 72 <SV = 71> <Delay = 4.24>
ST_72 : Operation 6828 [1/1] (0.99ns)   --->   "%xor_ln117_456 = xor i8 %rk_load_16, i8 %xor_ln117_444" [src/enc.c:117]   --->   Operation 6828 'xor' 'xor_ln117_456' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 6829 [1/1] (0.99ns)   --->   "%xor_ln117_457 = xor i8 %rk_load_17, i8 %xor_ln117_445" [src/enc.c:117]   --->   Operation 6829 'xor' 'xor_ln117_457' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 6830 [1/1] (0.99ns)   --->   "%xor_ln117_458 = xor i8 %rk_load_18, i8 %xor_ln117_446" [src/enc.c:117]   --->   Operation 6830 'xor' 'xor_ln117_458' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 6831 [1/1] (0.99ns)   --->   "%xor_ln117_459 = xor i8 %rk_load_19, i8 %xor_ln117_447" [src/enc.c:117]   --->   Operation 6831 'xor' 'xor_ln117_459' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 6832 [1/1] (0.00ns)   --->   "%zext_ln143_15 = zext i8 %xor_ln117_456" [src/enc.c:143->src/enc.c:187]   --->   Operation 6832 'zext' 'zext_ln143_15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6833 [1/1] (0.00ns)   --->   "%clefia_s0_addr_60 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_15" [src/enc.c:143->src/enc.c:187]   --->   Operation 6833 'getelementptr' 'clefia_s0_addr_60' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6834 [2/2] (3.25ns)   --->   "%z_120 = load i8 %clefia_s0_addr_60" [src/enc.c:143->src/enc.c:187]   --->   Operation 6834 'load' 'z_120' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 6835 [1/1] (0.00ns)   --->   "%zext_ln144_15 = zext i8 %xor_ln117_457" [src/enc.c:144->src/enc.c:187]   --->   Operation 6835 'zext' 'zext_ln144_15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6836 [1/1] (0.00ns)   --->   "%clefia_s1_addr_60 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_15" [src/enc.c:144->src/enc.c:187]   --->   Operation 6836 'getelementptr' 'clefia_s1_addr_60' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6837 [2/2] (3.25ns)   --->   "%z_121 = load i8 %clefia_s1_addr_60" [src/enc.c:144->src/enc.c:187]   --->   Operation 6837 'load' 'z_121' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 6838 [1/1] (0.00ns)   --->   "%zext_ln145_15 = zext i8 %xor_ln117_458" [src/enc.c:145->src/enc.c:187]   --->   Operation 6838 'zext' 'zext_ln145_15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6839 [1/1] (0.00ns)   --->   "%clefia_s0_addr_61 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_15" [src/enc.c:145->src/enc.c:187]   --->   Operation 6839 'getelementptr' 'clefia_s0_addr_61' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6840 [2/2] (3.25ns)   --->   "%z_122 = load i8 %clefia_s0_addr_61" [src/enc.c:145->src/enc.c:187]   --->   Operation 6840 'load' 'z_122' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 6841 [1/1] (0.00ns)   --->   "%zext_ln146_15 = zext i8 %xor_ln117_459" [src/enc.c:146->src/enc.c:187]   --->   Operation 6841 'zext' 'zext_ln146_15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6842 [1/1] (0.00ns)   --->   "%clefia_s1_addr_61 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_15" [src/enc.c:146->src/enc.c:187]   --->   Operation 6842 'getelementptr' 'clefia_s1_addr_61' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 6843 [2/2] (3.25ns)   --->   "%z_123 = load i8 %clefia_s1_addr_61" [src/enc.c:146->src/enc.c:187]   --->   Operation 6843 'load' 'z_123' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 6844 [1/2] (3.25ns)   --->   "%rk_load_20 = load i8 %rk_addr_36" [src/enc.c:117]   --->   Operation 6844 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_72 : Operation 6845 [1/2] (3.25ns)   --->   "%rk_load_21 = load i8 %rk_addr_37" [src/enc.c:117]   --->   Operation 6845 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_72 : Operation 6846 [2/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_38" [src/enc.c:117]   --->   Operation 6846 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_72 : Operation 6847 [2/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_39" [src/enc.c:117]   --->   Operation 6847 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 73 <SV = 72> <Delay = 6.74>
ST_73 : Operation 6848 [1/1] (0.00ns)   --->   "%t_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i6.i1, i1 %trunc_ln202, i6 %tmp_497, i1 %tmp_496" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 6848 'bitconcatenate' 't_24' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6849 [1/1] (0.00ns)   --->   "%t_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %tmp_499, i1 %tmp_481, i1 %tmp_498" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 6849 'bitconcatenate' 't_25' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6850 [1/1] (0.00ns)   --->   "%rk_addr_48 = getelementptr i8 %rk, i64 0, i64 48" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6850 'getelementptr' 'rk_addr_48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6851 [1/1] (0.99ns)   --->   "%xor_ln117_248 = xor i8 %t_24, i8 244" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6851 'xor' 'xor_ln117_248' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6852 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_248, i8 %rk_addr_48" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6852 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_73 : Operation 6853 [1/1] (0.00ns)   --->   "%rk_addr_49 = getelementptr i8 %rk, i64 0, i64 49" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6853 'getelementptr' 'rk_addr_49' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6854 [1/1] (0.99ns)   --->   "%xor_ln117_249 = xor i8 %t_25, i8 52" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6854 'xor' 'xor_ln117_249' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6855 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_249, i8 %rk_addr_49" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6855 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_73 : Operation 6856 [1/2] (3.25ns)   --->   "%z_120 = load i8 %clefia_s0_addr_60" [src/enc.c:143->src/enc.c:187]   --->   Operation 6856 'load' 'z_120' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 6857 [1/2] (3.25ns)   --->   "%z_121 = load i8 %clefia_s1_addr_60" [src/enc.c:144->src/enc.c:187]   --->   Operation 6857 'load' 'z_121' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 6858 [1/2] (3.25ns)   --->   "%z_122 = load i8 %clefia_s0_addr_61" [src/enc.c:145->src/enc.c:187]   --->   Operation 6858 'load' 'z_122' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 6859 [1/2] (3.25ns)   --->   "%z_123 = load i8 %clefia_s1_addr_61" [src/enc.c:146->src/enc.c:187]   --->   Operation 6859 'load' 'z_123' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 6860 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_300)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_121, i32 7" [src/enc.c:124]   --->   Operation 6860 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6861 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_300)   --->   "%xor_ln125_300 = xor i8 %z_121, i8 14" [src/enc.c:125]   --->   Operation 6861 'xor' 'xor_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6862 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_300 = select i1 %tmp_728, i8 %xor_ln125_300, i8 %z_121" [src/enc.c:124]   --->   Operation 6862 'select' 'select_ln124_300' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6863 [1/1] (0.00ns)   --->   "%trunc_ln127_968 = trunc i8 %select_ln124_300" [src/enc.c:127]   --->   Operation 6863 'trunc' 'trunc_ln127_968' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6864 [1/1] (0.00ns)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_300, i32 7" [src/enc.c:127]   --->   Operation 6864 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6865 [1/1] (0.00ns)   --->   "%x_assign_180 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_968, i1 %tmp_729" [src/enc.c:127]   --->   Operation 6865 'bitconcatenate' 'x_assign_180' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6866 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_301)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_122, i32 7" [src/enc.c:124]   --->   Operation 6866 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6867 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_301)   --->   "%xor_ln125_301 = xor i8 %z_122, i8 14" [src/enc.c:125]   --->   Operation 6867 'xor' 'xor_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6868 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_301 = select i1 %tmp_730, i8 %xor_ln125_301, i8 %z_122" [src/enc.c:124]   --->   Operation 6868 'select' 'select_ln124_301' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6869 [1/1] (0.00ns)   --->   "%trunc_ln127_969 = trunc i8 %select_ln124_301" [src/enc.c:127]   --->   Operation 6869 'trunc' 'trunc_ln127_969' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6870 [1/1] (0.00ns)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_301, i32 7" [src/enc.c:127]   --->   Operation 6870 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6871 [1/1] (0.00ns)   --->   "%x_assign_181 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_969, i1 %tmp_731" [src/enc.c:127]   --->   Operation 6871 'bitconcatenate' 'x_assign_181' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6872 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_302)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_301, i32 6" [src/enc.c:124]   --->   Operation 6872 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6873 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_302)   --->   "%xor_ln125_302 = xor i8 %x_assign_181, i8 14" [src/enc.c:125]   --->   Operation 6873 'xor' 'xor_ln125_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6874 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_302 = select i1 %tmp_732, i8 %xor_ln125_302, i8 %x_assign_181" [src/enc.c:124]   --->   Operation 6874 'select' 'select_ln124_302' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6875 [1/1] (0.00ns)   --->   "%trunc_ln127_970 = trunc i8 %select_ln124_302" [src/enc.c:127]   --->   Operation 6875 'trunc' 'trunc_ln127_970' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6876 [1/1] (0.00ns)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_302, i32 7" [src/enc.c:127]   --->   Operation 6876 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6877 [1/1] (0.00ns)   --->   "%or_ln127_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_970, i1 %tmp_733" [src/enc.c:127]   --->   Operation 6877 'bitconcatenate' 'or_ln127_119' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6878 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_303)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_123, i32 7" [src/enc.c:124]   --->   Operation 6878 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6879 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_303)   --->   "%xor_ln125_303 = xor i8 %z_123, i8 14" [src/enc.c:125]   --->   Operation 6879 'xor' 'xor_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6880 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_303 = select i1 %tmp_734, i8 %xor_ln125_303, i8 %z_123" [src/enc.c:124]   --->   Operation 6880 'select' 'select_ln124_303' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6881 [1/1] (0.00ns)   --->   "%trunc_ln127_971 = trunc i8 %select_ln124_303" [src/enc.c:127]   --->   Operation 6881 'trunc' 'trunc_ln127_971' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6882 [1/1] (0.00ns)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_303, i32 7" [src/enc.c:127]   --->   Operation 6882 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6883 [1/1] (0.00ns)   --->   "%x_assign_182 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_971, i1 %tmp_735" [src/enc.c:127]   --->   Operation 6883 'bitconcatenate' 'x_assign_182' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6884 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_304)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_303, i32 6" [src/enc.c:124]   --->   Operation 6884 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6885 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_304)   --->   "%xor_ln125_304 = xor i8 %x_assign_182, i8 14" [src/enc.c:125]   --->   Operation 6885 'xor' 'xor_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6886 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_304 = select i1 %tmp_736, i8 %xor_ln125_304, i8 %x_assign_182" [src/enc.c:124]   --->   Operation 6886 'select' 'select_ln124_304' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6887 [1/1] (0.00ns)   --->   "%trunc_ln127_972 = trunc i8 %select_ln124_304" [src/enc.c:127]   --->   Operation 6887 'trunc' 'trunc_ln127_972' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6888 [1/1] (0.00ns)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_304, i32 7" [src/enc.c:127]   --->   Operation 6888 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6889 [1/1] (0.00ns)   --->   "%or_ln127_120 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_972, i1 %tmp_737" [src/enc.c:127]   --->   Operation 6889 'bitconcatenate' 'or_ln127_120' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6890 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_305)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_120, i32 7" [src/enc.c:124]   --->   Operation 6890 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_305)   --->   "%xor_ln125_305 = xor i8 %z_120, i8 14" [src/enc.c:125]   --->   Operation 6891 'xor' 'xor_ln125_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6892 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_305 = select i1 %tmp_738, i8 %xor_ln125_305, i8 %z_120" [src/enc.c:124]   --->   Operation 6892 'select' 'select_ln124_305' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6893 [1/1] (0.00ns)   --->   "%trunc_ln127_973 = trunc i8 %select_ln124_305" [src/enc.c:127]   --->   Operation 6893 'trunc' 'trunc_ln127_973' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6894 [1/1] (0.00ns)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_305, i32 7" [src/enc.c:127]   --->   Operation 6894 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6895 [1/1] (0.00ns)   --->   "%x_assign_183 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_973, i1 %tmp_739" [src/enc.c:127]   --->   Operation 6895 'bitconcatenate' 'x_assign_183' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6896 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_306)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_305, i32 6" [src/enc.c:124]   --->   Operation 6896 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6897 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_306)   --->   "%xor_ln125_306 = xor i8 %x_assign_183, i8 14" [src/enc.c:125]   --->   Operation 6897 'xor' 'xor_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6898 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_306 = select i1 %tmp_740, i8 %xor_ln125_306, i8 %x_assign_183" [src/enc.c:124]   --->   Operation 6898 'select' 'select_ln124_306' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6899 [1/1] (0.00ns)   --->   "%trunc_ln127_974 = trunc i8 %select_ln124_306" [src/enc.c:127]   --->   Operation 6899 'trunc' 'trunc_ln127_974' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6900 [1/1] (0.00ns)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_306, i32 7" [src/enc.c:127]   --->   Operation 6900 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6901 [1/1] (0.00ns)   --->   "%or_ln127_121 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_974, i1 %tmp_741" [src/enc.c:127]   --->   Operation 6901 'bitconcatenate' 'or_ln127_121' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6902 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_307)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_300, i32 6" [src/enc.c:124]   --->   Operation 6902 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6903 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_307)   --->   "%xor_ln125_307 = xor i8 %x_assign_180, i8 14" [src/enc.c:125]   --->   Operation 6903 'xor' 'xor_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6904 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_307 = select i1 %tmp_742, i8 %xor_ln125_307, i8 %x_assign_180" [src/enc.c:124]   --->   Operation 6904 'select' 'select_ln124_307' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 6905 [1/1] (0.00ns)   --->   "%trunc_ln127_975 = trunc i8 %select_ln124_307" [src/enc.c:127]   --->   Operation 6905 'trunc' 'trunc_ln127_975' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6906 [1/1] (0.00ns)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_307, i32 7" [src/enc.c:127]   --->   Operation 6906 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6907 [1/1] (0.00ns)   --->   "%or_ln127_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_975, i1 %tmp_743" [src/enc.c:127]   --->   Operation 6907 'bitconcatenate' 'or_ln127_122' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 6908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_460)   --->   "%xor_ln117_2525 = xor i8 %x_assign_182, i8 %or_ln127_119" [src/enc.c:117]   --->   Operation 6908 'xor' 'xor_ln117_2525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_460)   --->   "%xor_ln117_2526 = xor i8 %xor_ln117_2525, i8 %z_120" [src/enc.c:117]   --->   Operation 6909 'xor' 'xor_ln117_2526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_460)   --->   "%xor_ln117_2527 = xor i8 %xor_ln117_436, i8 %or_ln127_120" [src/enc.c:117]   --->   Operation 6910 'xor' 'xor_ln117_2527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_460)   --->   "%xor_ln117_2528 = xor i8 %xor_ln117_2527, i8 %x_assign_180" [src/enc.c:117]   --->   Operation 6911 'xor' 'xor_ln117_2528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6912 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_460 = xor i8 %xor_ln117_2528, i8 %xor_ln117_2526" [src/enc.c:117]   --->   Operation 6912 'xor' 'xor_ln117_460' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_461)   --->   "%xor_ln117_2529 = xor i8 %x_assign_181, i8 %or_ln127_119" [src/enc.c:117]   --->   Operation 6913 'xor' 'xor_ln117_2529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_461)   --->   "%xor_ln117_2530 = xor i8 %xor_ln117_2529, i8 %z_121" [src/enc.c:117]   --->   Operation 6914 'xor' 'xor_ln117_2530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_461)   --->   "%xor_ln117_2531 = xor i8 %xor_ln117_437, i8 %or_ln127_120" [src/enc.c:117]   --->   Operation 6915 'xor' 'xor_ln117_2531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_461)   --->   "%xor_ln117_2532 = xor i8 %xor_ln117_2531, i8 %x_assign_183" [src/enc.c:117]   --->   Operation 6916 'xor' 'xor_ln117_2532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6917 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_461 = xor i8 %xor_ln117_2532, i8 %xor_ln117_2530" [src/enc.c:117]   --->   Operation 6917 'xor' 'xor_ln117_461' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_462)   --->   "%xor_ln117_2533 = xor i8 %or_ln127_121, i8 %x_assign_182" [src/enc.c:117]   --->   Operation 6918 'xor' 'xor_ln117_2533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_462)   --->   "%xor_ln117_2534 = xor i8 %xor_ln117_2533, i8 %z_122" [src/enc.c:117]   --->   Operation 6919 'xor' 'xor_ln117_2534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_462)   --->   "%xor_ln117_2535 = xor i8 %xor_ln117_438, i8 %or_ln127_122" [src/enc.c:117]   --->   Operation 6920 'xor' 'xor_ln117_2535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_462)   --->   "%xor_ln117_2536 = xor i8 %xor_ln117_2535, i8 %x_assign_180" [src/enc.c:117]   --->   Operation 6921 'xor' 'xor_ln117_2536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6922 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_462 = xor i8 %xor_ln117_2536, i8 %xor_ln117_2534" [src/enc.c:117]   --->   Operation 6922 'xor' 'xor_ln117_462' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_463)   --->   "%xor_ln117_2537 = xor i8 %x_assign_181, i8 %or_ln127_121" [src/enc.c:117]   --->   Operation 6923 'xor' 'xor_ln117_2537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_463)   --->   "%xor_ln117_2538 = xor i8 %xor_ln117_2537, i8 %z_123" [src/enc.c:117]   --->   Operation 6924 'xor' 'xor_ln117_2538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_463)   --->   "%xor_ln117_2539 = xor i8 %x_assign_183, i8 %or_ln127_122" [src/enc.c:117]   --->   Operation 6925 'xor' 'xor_ln117_2539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_463)   --->   "%xor_ln117_2540 = xor i8 %xor_ln117_2539, i8 %xor_ln117_439" [src/enc.c:117]   --->   Operation 6926 'xor' 'xor_ln117_2540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6927 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_463 = xor i8 %xor_ln117_2540, i8 %xor_ln117_2538" [src/enc.c:117]   --->   Operation 6927 'xor' 'xor_ln117_463' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 6928 [1/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_38" [src/enc.c:117]   --->   Operation 6928 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_73 : Operation 6929 [1/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_39" [src/enc.c:117]   --->   Operation 6929 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 74 <SV = 73> <Delay = 4.24>
ST_74 : Operation 6930 [1/1] (0.00ns)   --->   "%t_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln213_1, i1 %tmp_482, i1 %tmp_500" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 6930 'bitconcatenate' 't_26' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6931 [1/1] (0.00ns)   --->   "%t_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln214_1, i1 %tmp_483, i1 %tmp_501" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 6931 'bitconcatenate' 't_27' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6932 [1/1] (0.00ns)   --->   "%rk_addr_50 = getelementptr i8 %rk, i64 0, i64 50" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6932 'getelementptr' 'rk_addr_50' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6933 [1/1] (0.99ns)   --->   "%xor_ln117_250 = xor i8 %t_26, i8 120" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6933 'xor' 'xor_ln117_250' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 6934 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_250, i8 %rk_addr_50" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6934 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_74 : Operation 6935 [1/1] (0.00ns)   --->   "%rk_addr_51 = getelementptr i8 %rk, i64 0, i64 51" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6935 'getelementptr' 'rk_addr_51' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6936 [1/1] (0.99ns)   --->   "%xor_ln117_251 = xor i8 %t_27, i8 85" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6936 'xor' 'xor_ln117_251' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 6937 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_251, i8 %rk_addr_51" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6937 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_74 : Operation 6938 [1/1] (0.99ns)   --->   "%xor_ln117_464 = xor i8 %rk_load_20, i8 %xor_ln117_452" [src/enc.c:117]   --->   Operation 6938 'xor' 'xor_ln117_464' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 6939 [1/1] (0.99ns)   --->   "%xor_ln117_465 = xor i8 %rk_load_21, i8 %xor_ln117_453" [src/enc.c:117]   --->   Operation 6939 'xor' 'xor_ln117_465' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 6940 [1/1] (0.99ns)   --->   "%xor_ln117_466 = xor i8 %rk_load_22, i8 %xor_ln117_454" [src/enc.c:117]   --->   Operation 6940 'xor' 'xor_ln117_466' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 6941 [1/1] (0.99ns)   --->   "%xor_ln117_467 = xor i8 %rk_load_23, i8 %xor_ln117_455" [src/enc.c:117]   --->   Operation 6941 'xor' 'xor_ln117_467' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 6942 [1/1] (0.00ns)   --->   "%zext_ln166_15 = zext i8 %xor_ln117_464" [src/enc.c:166->src/enc.c:188]   --->   Operation 6942 'zext' 'zext_ln166_15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6943 [1/1] (0.00ns)   --->   "%clefia_s1_addr_62 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_15" [src/enc.c:166->src/enc.c:188]   --->   Operation 6943 'getelementptr' 'clefia_s1_addr_62' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6944 [2/2] (3.25ns)   --->   "%z_124 = load i8 %clefia_s1_addr_62" [src/enc.c:166->src/enc.c:188]   --->   Operation 6944 'load' 'z_124' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 6945 [1/1] (0.00ns)   --->   "%zext_ln167_15 = zext i8 %xor_ln117_465" [src/enc.c:167->src/enc.c:188]   --->   Operation 6945 'zext' 'zext_ln167_15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6946 [1/1] (0.00ns)   --->   "%clefia_s0_addr_62 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_15" [src/enc.c:167->src/enc.c:188]   --->   Operation 6946 'getelementptr' 'clefia_s0_addr_62' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6947 [2/2] (3.25ns)   --->   "%z_125 = load i8 %clefia_s0_addr_62" [src/enc.c:167->src/enc.c:188]   --->   Operation 6947 'load' 'z_125' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 6948 [1/1] (0.00ns)   --->   "%zext_ln168_15 = zext i8 %xor_ln117_466" [src/enc.c:168->src/enc.c:188]   --->   Operation 6948 'zext' 'zext_ln168_15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6949 [1/1] (0.00ns)   --->   "%clefia_s1_addr_63 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_15" [src/enc.c:168->src/enc.c:188]   --->   Operation 6949 'getelementptr' 'clefia_s1_addr_63' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6950 [2/2] (3.25ns)   --->   "%z_126 = load i8 %clefia_s1_addr_63" [src/enc.c:168->src/enc.c:188]   --->   Operation 6950 'load' 'z_126' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 6951 [1/1] (0.00ns)   --->   "%zext_ln169_15 = zext i8 %xor_ln117_467" [src/enc.c:169->src/enc.c:188]   --->   Operation 6951 'zext' 'zext_ln169_15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6952 [1/1] (0.00ns)   --->   "%clefia_s0_addr_63 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_15" [src/enc.c:169->src/enc.c:188]   --->   Operation 6952 'getelementptr' 'clefia_s0_addr_63' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 6953 [2/2] (3.25ns)   --->   "%z_127 = load i8 %clefia_s0_addr_63" [src/enc.c:169->src/enc.c:188]   --->   Operation 6953 'load' 'z_127' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 75 <SV = 74> <Delay = 6.99>
ST_75 : Operation 6954 [1/1] (0.00ns)   --->   "%t_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln215_1, i1 %tmp_484, i1 %tmp_502" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 6954 'bitconcatenate' 't_28' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6955 [1/1] (0.00ns)   --->   "%t_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln216_1, i1 %tmp_485, i1 %tmp_503" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 6955 'bitconcatenate' 't_29' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6956 [1/1] (0.00ns)   --->   "%rk_addr_52 = getelementptr i8 %rk, i64 0, i64 52" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6956 'getelementptr' 'rk_addr_52' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6957 [1/1] (0.99ns)   --->   "%xor_ln117_252 = xor i8 %t_28, i8 152" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6957 'xor' 'xor_ln117_252' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6958 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_252, i8 %rk_addr_52" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6958 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_75 : Operation 6959 [1/1] (0.00ns)   --->   "%rk_addr_53 = getelementptr i8 %rk, i64 0, i64 53" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 6959 'getelementptr' 'rk_addr_53' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6960 [1/1] (0.99ns)   --->   "%xor_ln117_253 = xor i8 %t_29, i8 21" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6960 'xor' 'xor_ln117_253' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6961 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_253, i8 %rk_addr_53" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 6961 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_75 : Operation 6962 [1/2] (3.25ns)   --->   "%z_124 = load i8 %clefia_s1_addr_62" [src/enc.c:166->src/enc.c:188]   --->   Operation 6962 'load' 'z_124' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 6963 [1/2] (3.25ns)   --->   "%z_125 = load i8 %clefia_s0_addr_62" [src/enc.c:167->src/enc.c:188]   --->   Operation 6963 'load' 'z_125' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 6964 [1/2] (3.25ns)   --->   "%z_126 = load i8 %clefia_s1_addr_63" [src/enc.c:168->src/enc.c:188]   --->   Operation 6964 'load' 'z_126' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 6965 [1/2] (3.25ns)   --->   "%z_127 = load i8 %clefia_s0_addr_63" [src/enc.c:169->src/enc.c:188]   --->   Operation 6965 'load' 'z_127' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 6966 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_308)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_125, i32 7" [src/enc.c:124]   --->   Operation 6966 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6967 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_308)   --->   "%xor_ln125_308 = xor i8 %z_125, i8 14" [src/enc.c:125]   --->   Operation 6967 'xor' 'xor_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6968 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_308 = select i1 %tmp_744, i8 %xor_ln125_308, i8 %z_125" [src/enc.c:124]   --->   Operation 6968 'select' 'select_ln124_308' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 6969 [1/1] (0.00ns)   --->   "%trunc_ln127_976 = trunc i8 %select_ln124_308" [src/enc.c:127]   --->   Operation 6969 'trunc' 'trunc_ln127_976' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6970 [1/1] (0.00ns)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_308, i32 7" [src/enc.c:127]   --->   Operation 6970 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6971 [1/1] (0.00ns)   --->   "%x_assign_184 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_976, i1 %tmp_745" [src/enc.c:127]   --->   Operation 6971 'bitconcatenate' 'x_assign_184' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6972 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_309)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_308, i32 6" [src/enc.c:124]   --->   Operation 6972 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6973 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_309)   --->   "%xor_ln125_309 = xor i8 %x_assign_184, i8 14" [src/enc.c:125]   --->   Operation 6973 'xor' 'xor_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6974 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_309 = select i1 %tmp_746, i8 %xor_ln125_309, i8 %x_assign_184" [src/enc.c:124]   --->   Operation 6974 'select' 'select_ln124_309' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 6975 [1/1] (0.00ns)   --->   "%trunc_ln127_977 = trunc i8 %select_ln124_309" [src/enc.c:127]   --->   Operation 6975 'trunc' 'trunc_ln127_977' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6976 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_309, i32 7" [src/enc.c:127]   --->   Operation 6976 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6977 [1/1] (0.00ns)   --->   "%x_assign_185 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_977, i1 %tmp_747" [src/enc.c:127]   --->   Operation 6977 'bitconcatenate' 'x_assign_185' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_310)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_309, i32 6" [src/enc.c:124]   --->   Operation 6978 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6979 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_310)   --->   "%xor_ln125_310 = xor i8 %x_assign_185, i8 14" [src/enc.c:125]   --->   Operation 6979 'xor' 'xor_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6980 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_310 = select i1 %tmp_748, i8 %xor_ln125_310, i8 %x_assign_185" [src/enc.c:124]   --->   Operation 6980 'select' 'select_ln124_310' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 6981 [1/1] (0.00ns)   --->   "%trunc_ln127_978 = trunc i8 %select_ln124_310" [src/enc.c:127]   --->   Operation 6981 'trunc' 'trunc_ln127_978' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6982 [1/1] (0.00ns)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_310, i32 7" [src/enc.c:127]   --->   Operation 6982 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6983 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_311)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_126, i32 7" [src/enc.c:124]   --->   Operation 6983 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_311)   --->   "%xor_ln125_311 = xor i8 %z_126, i8 14" [src/enc.c:125]   --->   Operation 6984 'xor' 'xor_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6985 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_311 = select i1 %tmp_750, i8 %xor_ln125_311, i8 %z_126" [src/enc.c:124]   --->   Operation 6985 'select' 'select_ln124_311' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 6986 [1/1] (0.00ns)   --->   "%trunc_ln127_979 = trunc i8 %select_ln124_311" [src/enc.c:127]   --->   Operation 6986 'trunc' 'trunc_ln127_979' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6987 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_311, i32 7" [src/enc.c:127]   --->   Operation 6987 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6988 [1/1] (0.00ns)   --->   "%x_assign_186 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_979, i1 %tmp_751" [src/enc.c:127]   --->   Operation 6988 'bitconcatenate' 'x_assign_186' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6989 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_312)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_127, i32 7" [src/enc.c:124]   --->   Operation 6989 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_312)   --->   "%xor_ln125_312 = xor i8 %z_127, i8 14" [src/enc.c:125]   --->   Operation 6990 'xor' 'xor_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6991 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_312 = select i1 %tmp_752, i8 %xor_ln125_312, i8 %z_127" [src/enc.c:124]   --->   Operation 6991 'select' 'select_ln124_312' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 6992 [1/1] (0.00ns)   --->   "%trunc_ln127_980 = trunc i8 %select_ln124_312" [src/enc.c:127]   --->   Operation 6992 'trunc' 'trunc_ln127_980' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6993 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_312, i32 7" [src/enc.c:127]   --->   Operation 6993 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6994 [1/1] (0.00ns)   --->   "%x_assign_187 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_980, i1 %tmp_753" [src/enc.c:127]   --->   Operation 6994 'bitconcatenate' 'x_assign_187' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6995 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_313)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_312, i32 6" [src/enc.c:124]   --->   Operation 6995 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6996 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_313)   --->   "%xor_ln125_313 = xor i8 %x_assign_187, i8 14" [src/enc.c:125]   --->   Operation 6996 'xor' 'xor_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 6997 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_313 = select i1 %tmp_754, i8 %xor_ln125_313, i8 %x_assign_187" [src/enc.c:124]   --->   Operation 6997 'select' 'select_ln124_313' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 6998 [1/1] (0.00ns)   --->   "%trunc_ln127_981 = trunc i8 %select_ln124_313" [src/enc.c:127]   --->   Operation 6998 'trunc' 'trunc_ln127_981' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 6999 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_313, i32 7" [src/enc.c:127]   --->   Operation 6999 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7000 [1/1] (0.00ns)   --->   "%x_assign_188 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_981, i1 %tmp_755" [src/enc.c:127]   --->   Operation 7000 'bitconcatenate' 'x_assign_188' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7001 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_314)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_313, i32 6" [src/enc.c:124]   --->   Operation 7001 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_314)   --->   "%xor_ln125_314 = xor i8 %x_assign_188, i8 14" [src/enc.c:125]   --->   Operation 7002 'xor' 'xor_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7003 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_314 = select i1 %tmp_756, i8 %xor_ln125_314, i8 %x_assign_188" [src/enc.c:124]   --->   Operation 7003 'select' 'select_ln124_314' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 7004 [1/1] (0.00ns)   --->   "%trunc_ln127_982 = trunc i8 %select_ln124_314" [src/enc.c:127]   --->   Operation 7004 'trunc' 'trunc_ln127_982' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7005 [1/1] (0.00ns)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_314, i32 7" [src/enc.c:127]   --->   Operation 7005 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7006 [1/1] (0.00ns)   --->   "%or_ln127_124 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_982, i1 %tmp_757" [src/enc.c:127]   --->   Operation 7006 'bitconcatenate' 'or_ln127_124' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7007 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_315)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_124, i32 7" [src/enc.c:124]   --->   Operation 7007 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7008 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_315)   --->   "%xor_ln125_315 = xor i8 %z_124, i8 14" [src/enc.c:125]   --->   Operation 7008 'xor' 'xor_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7009 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_315 = select i1 %tmp_758, i8 %xor_ln125_315, i8 %z_124" [src/enc.c:124]   --->   Operation 7009 'select' 'select_ln124_315' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 7010 [1/1] (0.00ns)   --->   "%trunc_ln127_983 = trunc i8 %select_ln124_315" [src/enc.c:127]   --->   Operation 7010 'trunc' 'trunc_ln127_983' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7011 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_315, i32 7" [src/enc.c:127]   --->   Operation 7011 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7012 [1/1] (0.00ns)   --->   "%x_assign_189 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_983, i1 %tmp_759" [src/enc.c:127]   --->   Operation 7012 'bitconcatenate' 'x_assign_189' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7013 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_316)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_315, i32 6" [src/enc.c:124]   --->   Operation 7013 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7014 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_316)   --->   "%xor_ln125_316 = xor i8 %x_assign_189, i8 14" [src/enc.c:125]   --->   Operation 7014 'xor' 'xor_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7015 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_316 = select i1 %tmp_760, i8 %xor_ln125_316, i8 %x_assign_189" [src/enc.c:124]   --->   Operation 7015 'select' 'select_ln124_316' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 7016 [1/1] (0.00ns)   --->   "%trunc_ln127_984 = trunc i8 %select_ln124_316" [src/enc.c:127]   --->   Operation 7016 'trunc' 'trunc_ln127_984' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7017 [1/1] (0.00ns)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_316, i32 7" [src/enc.c:127]   --->   Operation 7017 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7018 [1/1] (0.00ns)   --->   "%x_assign_190 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_984, i1 %tmp_761" [src/enc.c:127]   --->   Operation 7018 'bitconcatenate' 'x_assign_190' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7019 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_317)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_316, i32 6" [src/enc.c:124]   --->   Operation 7019 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7020 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_317)   --->   "%xor_ln125_317 = xor i8 %x_assign_190, i8 14" [src/enc.c:125]   --->   Operation 7020 'xor' 'xor_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7021 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_317 = select i1 %tmp_762, i8 %xor_ln125_317, i8 %x_assign_190" [src/enc.c:124]   --->   Operation 7021 'select' 'select_ln124_317' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 7022 [1/1] (0.00ns)   --->   "%trunc_ln127_985 = trunc i8 %select_ln124_317" [src/enc.c:127]   --->   Operation 7022 'trunc' 'trunc_ln127_985' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7023 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_317, i32 7" [src/enc.c:127]   --->   Operation 7023 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7024 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_318)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_311, i32 6" [src/enc.c:124]   --->   Operation 7024 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7025 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_318)   --->   "%xor_ln125_318 = xor i8 %x_assign_186, i8 14" [src/enc.c:125]   --->   Operation 7025 'xor' 'xor_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7026 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_318 = select i1 %tmp_764, i8 %xor_ln125_318, i8 %x_assign_186" [src/enc.c:124]   --->   Operation 7026 'select' 'select_ln124_318' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 7027 [1/1] (0.00ns)   --->   "%trunc_ln127_986 = trunc i8 %select_ln124_318" [src/enc.c:127]   --->   Operation 7027 'trunc' 'trunc_ln127_986' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7028 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_318, i32 7" [src/enc.c:127]   --->   Operation 7028 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7029 [1/1] (0.00ns)   --->   "%x_assign_191 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_986, i1 %tmp_765" [src/enc.c:127]   --->   Operation 7029 'bitconcatenate' 'x_assign_191' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7030 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_319)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_318, i32 6" [src/enc.c:124]   --->   Operation 7030 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7031 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_319)   --->   "%xor_ln125_319 = xor i8 %x_assign_191, i8 14" [src/enc.c:125]   --->   Operation 7031 'xor' 'xor_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7032 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_319 = select i1 %tmp_766, i8 %xor_ln125_319, i8 %x_assign_191" [src/enc.c:124]   --->   Operation 7032 'select' 'select_ln124_319' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 7033 [1/1] (0.00ns)   --->   "%trunc_ln127_987 = trunc i8 %select_ln124_319" [src/enc.c:127]   --->   Operation 7033 'trunc' 'trunc_ln127_987' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 7034 [1/1] (0.00ns)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_319, i32 7" [src/enc.c:127]   --->   Operation 7034 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 4.24>
ST_76 : Operation 7035 [1/1] (0.00ns)   --->   "%t_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln217_1, i1 %tmp_486, i1 %tmp_504" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 7035 'bitconcatenate' 't_30' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7036 [1/1] (0.00ns)   --->   "%t_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln218_2, i1 %tmp_487, i1 %tmp_505" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 7036 'bitconcatenate' 't_31' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7037 [1/1] (0.00ns)   --->   "%rk_addr_54 = getelementptr i8 %rk, i64 0, i64 54" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7037 'getelementptr' 'rk_addr_54' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7038 [1/1] (0.99ns)   --->   "%xor_ln117_254 = xor i8 %t_30, i8 213" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7038 'xor' 'xor_ln117_254' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7039 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_254, i8 %rk_addr_54" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7039 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_76 : Operation 7040 [1/1] (0.00ns)   --->   "%rk_addr_55 = getelementptr i8 %rk, i64 0, i64 55" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7040 'getelementptr' 'rk_addr_55' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7041 [1/1] (0.99ns)   --->   "%xor_ln117_255 = xor i8 %t_31, i8 67" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7041 'xor' 'xor_ln117_255' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7042 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_255, i8 %rk_addr_55" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7042 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_76 : Operation 7043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_279)   --->   "%t_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i1.i1, i1 %tmp_488, i5 %trunc_ln209_2, i1 %tmp_487, i1 %tmp_505" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 7043 'bitconcatenate' 't_39' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_279)   --->   "%xor_ln117_2380 = xor i8 %t_39, i8 245" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7044 'xor' 'xor_ln117_2380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7045 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_279 = xor i8 %xor_ln117_2380, i8 %skey_load_23" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7045 'xor' 'xor_ln117_279' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7046 [1/1] (0.00ns)   --->   "%or_ln127_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_978, i1 %tmp_749" [src/enc.c:127]   --->   Operation 7046 'bitconcatenate' 'or_ln127_123' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7047 [1/1] (0.00ns)   --->   "%or_ln127_125 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_985, i1 %tmp_763" [src/enc.c:127]   --->   Operation 7047 'bitconcatenate' 'or_ln127_125' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7048 [1/1] (0.00ns)   --->   "%or_ln127_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_987, i1 %tmp_767" [src/enc.c:127]   --->   Operation 7048 'bitconcatenate' 'or_ln127_126' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 7049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_468)   --->   "%xor_ln117_2541 = xor i8 %x_assign_187, i8 %or_ln127_123" [src/enc.c:117]   --->   Operation 7049 'xor' 'xor_ln117_2541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_468)   --->   "%xor_ln117_2542 = xor i8 %xor_ln117_2541, i8 %z_124" [src/enc.c:117]   --->   Operation 7050 'xor' 'xor_ln117_2542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_468)   --->   "%xor_ln117_2543 = xor i8 %xor_ln117_428, i8 %or_ln127_124" [src/enc.c:117]   --->   Operation 7051 'xor' 'xor_ln117_2543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_468)   --->   "%xor_ln117_2544 = xor i8 %xor_ln117_2543, i8 %x_assign_186" [src/enc.c:117]   --->   Operation 7052 'xor' 'xor_ln117_2544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7053 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_468 = xor i8 %xor_ln117_2544, i8 %xor_ln117_2542" [src/enc.c:117]   --->   Operation 7053 'xor' 'xor_ln117_468' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_469)   --->   "%xor_ln117_2545 = xor i8 %x_assign_187, i8 %or_ln127_125" [src/enc.c:117]   --->   Operation 7054 'xor' 'xor_ln117_2545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_469)   --->   "%xor_ln117_2546 = xor i8 %xor_ln117_2545, i8 %z_125" [src/enc.c:117]   --->   Operation 7055 'xor' 'xor_ln117_2546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_469)   --->   "%xor_ln117_2547 = xor i8 %xor_ln117_429, i8 %or_ln127_126" [src/enc.c:117]   --->   Operation 7056 'xor' 'xor_ln117_2547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_469)   --->   "%xor_ln117_2548 = xor i8 %xor_ln117_2547, i8 %x_assign_186" [src/enc.c:117]   --->   Operation 7057 'xor' 'xor_ln117_2548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7058 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_469 = xor i8 %xor_ln117_2548, i8 %xor_ln117_2546" [src/enc.c:117]   --->   Operation 7058 'xor' 'xor_ln117_469' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_470)   --->   "%xor_ln117_2549 = xor i8 %x_assign_184, i8 %or_ln127_123" [src/enc.c:117]   --->   Operation 7059 'xor' 'xor_ln117_2549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_470)   --->   "%xor_ln117_2550 = xor i8 %xor_ln117_2549, i8 %z_126" [src/enc.c:117]   --->   Operation 7060 'xor' 'xor_ln117_2550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_470)   --->   "%xor_ln117_2551 = xor i8 %x_assign_189, i8 %or_ln127_124" [src/enc.c:117]   --->   Operation 7061 'xor' 'xor_ln117_2551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_470)   --->   "%xor_ln117_2552 = xor i8 %xor_ln117_2551, i8 %xor_ln117_430" [src/enc.c:117]   --->   Operation 7062 'xor' 'xor_ln117_2552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7063 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_470 = xor i8 %xor_ln117_2552, i8 %xor_ln117_2550" [src/enc.c:117]   --->   Operation 7063 'xor' 'xor_ln117_470' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_471)   --->   "%xor_ln117_2553 = xor i8 %x_assign_184, i8 %or_ln127_125" [src/enc.c:117]   --->   Operation 7064 'xor' 'xor_ln117_2553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_471)   --->   "%xor_ln117_2554 = xor i8 %xor_ln117_2553, i8 %z_127" [src/enc.c:117]   --->   Operation 7065 'xor' 'xor_ln117_2554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_471)   --->   "%xor_ln117_2555 = xor i8 %x_assign_189, i8 %or_ln127_126" [src/enc.c:117]   --->   Operation 7066 'xor' 'xor_ln117_2555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_471)   --->   "%xor_ln117_2556 = xor i8 %xor_ln117_2555, i8 %xor_ln117_431" [src/enc.c:117]   --->   Operation 7067 'xor' 'xor_ln117_2556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7068 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_471 = xor i8 %xor_ln117_2556, i8 %xor_ln117_2554" [src/enc.c:117]   --->   Operation 7068 'xor' 'xor_ln117_471' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.25>
ST_77 : Operation 7069 [2/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_40" [src/enc.c:117]   --->   Operation 7069 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_77 : Operation 7070 [2/2] (3.25ns)   --->   "%rk_load_25 = load i8 %rk_addr_41" [src/enc.c:117]   --->   Operation 7070 'load' 'rk_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 78 <SV = 77> <Delay = 3.25>
ST_78 : Operation 7071 [1/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_40" [src/enc.c:117]   --->   Operation 7071 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_78 : Operation 7072 [1/2] (3.25ns)   --->   "%rk_load_25 = load i8 %rk_addr_41" [src/enc.c:117]   --->   Operation 7072 'load' 'rk_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_78 : Operation 7073 [2/2] (3.25ns)   --->   "%rk_load_26 = load i8 %rk_addr_42" [src/enc.c:117]   --->   Operation 7073 'load' 'rk_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_78 : Operation 7074 [2/2] (3.25ns)   --->   "%rk_load_27 = load i8 %rk_addr_43" [src/enc.c:117]   --->   Operation 7074 'load' 'rk_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 79 <SV = 78> <Delay = 3.25>
ST_79 : Operation 7075 [1/2] (3.25ns)   --->   "%rk_load_26 = load i8 %rk_addr_42" [src/enc.c:117]   --->   Operation 7075 'load' 'rk_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_79 : Operation 7076 [1/2] (3.25ns)   --->   "%rk_load_27 = load i8 %rk_addr_43" [src/enc.c:117]   --->   Operation 7076 'load' 'rk_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_79 : Operation 7077 [2/2] (3.25ns)   --->   "%rk_load_28 = load i8 %rk_addr_44" [src/enc.c:117]   --->   Operation 7077 'load' 'rk_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_79 : Operation 7078 [2/2] (3.25ns)   --->   "%rk_load_29 = load i8 %rk_addr_45" [src/enc.c:117]   --->   Operation 7078 'load' 'rk_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 80 <SV = 79> <Delay = 4.24>
ST_80 : Operation 7079 [1/1] (0.99ns)   --->   "%xor_ln117_472 = xor i8 %rk_load_24, i8 %xor_ln117_460" [src/enc.c:117]   --->   Operation 7079 'xor' 'xor_ln117_472' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 7080 [1/1] (0.99ns)   --->   "%xor_ln117_473 = xor i8 %rk_load_25, i8 %xor_ln117_461" [src/enc.c:117]   --->   Operation 7080 'xor' 'xor_ln117_473' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 7081 [1/1] (0.99ns)   --->   "%xor_ln117_474 = xor i8 %rk_load_26, i8 %xor_ln117_462" [src/enc.c:117]   --->   Operation 7081 'xor' 'xor_ln117_474' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 7082 [1/1] (0.99ns)   --->   "%xor_ln117_475 = xor i8 %rk_load_27, i8 %xor_ln117_463" [src/enc.c:117]   --->   Operation 7082 'xor' 'xor_ln117_475' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 7083 [1/1] (0.00ns)   --->   "%zext_ln143_16 = zext i8 %xor_ln117_472" [src/enc.c:143->src/enc.c:187]   --->   Operation 7083 'zext' 'zext_ln143_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7084 [1/1] (0.00ns)   --->   "%clefia_s0_addr_64 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_16" [src/enc.c:143->src/enc.c:187]   --->   Operation 7084 'getelementptr' 'clefia_s0_addr_64' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7085 [2/2] (3.25ns)   --->   "%z_128 = load i8 %clefia_s0_addr_64" [src/enc.c:143->src/enc.c:187]   --->   Operation 7085 'load' 'z_128' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 7086 [1/1] (0.00ns)   --->   "%zext_ln144_16 = zext i8 %xor_ln117_473" [src/enc.c:144->src/enc.c:187]   --->   Operation 7086 'zext' 'zext_ln144_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7087 [1/1] (0.00ns)   --->   "%clefia_s1_addr_64 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_16" [src/enc.c:144->src/enc.c:187]   --->   Operation 7087 'getelementptr' 'clefia_s1_addr_64' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7088 [2/2] (3.25ns)   --->   "%z_129 = load i8 %clefia_s1_addr_64" [src/enc.c:144->src/enc.c:187]   --->   Operation 7088 'load' 'z_129' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 7089 [1/1] (0.00ns)   --->   "%zext_ln145_16 = zext i8 %xor_ln117_474" [src/enc.c:145->src/enc.c:187]   --->   Operation 7089 'zext' 'zext_ln145_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7090 [1/1] (0.00ns)   --->   "%clefia_s0_addr_65 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_16" [src/enc.c:145->src/enc.c:187]   --->   Operation 7090 'getelementptr' 'clefia_s0_addr_65' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7091 [2/2] (3.25ns)   --->   "%z_130 = load i8 %clefia_s0_addr_65" [src/enc.c:145->src/enc.c:187]   --->   Operation 7091 'load' 'z_130' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 7092 [1/1] (0.00ns)   --->   "%zext_ln146_16 = zext i8 %xor_ln117_475" [src/enc.c:146->src/enc.c:187]   --->   Operation 7092 'zext' 'zext_ln146_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7093 [1/1] (0.00ns)   --->   "%clefia_s1_addr_65 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_16" [src/enc.c:146->src/enc.c:187]   --->   Operation 7093 'getelementptr' 'clefia_s1_addr_65' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 7094 [2/2] (3.25ns)   --->   "%z_131 = load i8 %clefia_s1_addr_65" [src/enc.c:146->src/enc.c:187]   --->   Operation 7094 'load' 'z_131' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 7095 [1/2] (3.25ns)   --->   "%rk_load_28 = load i8 %rk_addr_44" [src/enc.c:117]   --->   Operation 7095 'load' 'rk_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_80 : Operation 7096 [1/2] (3.25ns)   --->   "%rk_load_29 = load i8 %rk_addr_45" [src/enc.c:117]   --->   Operation 7096 'load' 'rk_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_80 : Operation 7097 [2/2] (3.25ns)   --->   "%rk_load_30 = load i8 %rk_addr_46" [src/enc.c:117]   --->   Operation 7097 'load' 'rk_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_80 : Operation 7098 [2/2] (3.25ns)   --->   "%rk_load_31 = load i8 %rk_addr_47" [src/enc.c:117]   --->   Operation 7098 'load' 'rk_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 81 <SV = 80> <Delay = 6.74>
ST_81 : Operation 7099 [1/1] (0.00ns)   --->   "%rk_addr_56 = getelementptr i8 %rk, i64 0, i64 56" [src/enc.c:271->src/enc.c:305]   --->   Operation 7099 'getelementptr' 'rk_addr_56' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7100 [1/1] (0.00ns)   --->   "%rk_addr_57 = getelementptr i8 %rk, i64 0, i64 57" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7100 'getelementptr' 'rk_addr_57' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7101 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_272, i8 %rk_addr_56" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7101 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_81 : Operation 7102 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_273, i8 %rk_addr_57" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7102 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_81 : Operation 7103 [1/2] (3.25ns)   --->   "%z_128 = load i8 %clefia_s0_addr_64" [src/enc.c:143->src/enc.c:187]   --->   Operation 7103 'load' 'z_128' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 7104 [1/2] (3.25ns)   --->   "%z_129 = load i8 %clefia_s1_addr_64" [src/enc.c:144->src/enc.c:187]   --->   Operation 7104 'load' 'z_129' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 7105 [1/2] (3.25ns)   --->   "%z_130 = load i8 %clefia_s0_addr_65" [src/enc.c:145->src/enc.c:187]   --->   Operation 7105 'load' 'z_130' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 7106 [1/2] (3.25ns)   --->   "%z_131 = load i8 %clefia_s1_addr_65" [src/enc.c:146->src/enc.c:187]   --->   Operation 7106 'load' 'z_131' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_320)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_129, i32 7" [src/enc.c:124]   --->   Operation 7107 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7108 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_320)   --->   "%xor_ln125_320 = xor i8 %z_129, i8 14" [src/enc.c:125]   --->   Operation 7108 'xor' 'xor_ln125_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7109 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_320 = select i1 %tmp_768, i8 %xor_ln125_320, i8 %z_129" [src/enc.c:124]   --->   Operation 7109 'select' 'select_ln124_320' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7110 [1/1] (0.00ns)   --->   "%trunc_ln127_988 = trunc i8 %select_ln124_320" [src/enc.c:127]   --->   Operation 7110 'trunc' 'trunc_ln127_988' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7111 [1/1] (0.00ns)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_320, i32 7" [src/enc.c:127]   --->   Operation 7111 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7112 [1/1] (0.00ns)   --->   "%x_assign_192 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_988, i1 %tmp_769" [src/enc.c:127]   --->   Operation 7112 'bitconcatenate' 'x_assign_192' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_321)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_130, i32 7" [src/enc.c:124]   --->   Operation 7113 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7114 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_321)   --->   "%xor_ln125_321 = xor i8 %z_130, i8 14" [src/enc.c:125]   --->   Operation 7114 'xor' 'xor_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7115 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_321 = select i1 %tmp_770, i8 %xor_ln125_321, i8 %z_130" [src/enc.c:124]   --->   Operation 7115 'select' 'select_ln124_321' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7116 [1/1] (0.00ns)   --->   "%trunc_ln127_989 = trunc i8 %select_ln124_321" [src/enc.c:127]   --->   Operation 7116 'trunc' 'trunc_ln127_989' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7117 [1/1] (0.00ns)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_321, i32 7" [src/enc.c:127]   --->   Operation 7117 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7118 [1/1] (0.00ns)   --->   "%x_assign_193 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_989, i1 %tmp_771" [src/enc.c:127]   --->   Operation 7118 'bitconcatenate' 'x_assign_193' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7119 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_322)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_321, i32 6" [src/enc.c:124]   --->   Operation 7119 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7120 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_322)   --->   "%xor_ln125_322 = xor i8 %x_assign_193, i8 14" [src/enc.c:125]   --->   Operation 7120 'xor' 'xor_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7121 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_322 = select i1 %tmp_772, i8 %xor_ln125_322, i8 %x_assign_193" [src/enc.c:124]   --->   Operation 7121 'select' 'select_ln124_322' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7122 [1/1] (0.00ns)   --->   "%trunc_ln127_990 = trunc i8 %select_ln124_322" [src/enc.c:127]   --->   Operation 7122 'trunc' 'trunc_ln127_990' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7123 [1/1] (0.00ns)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_322, i32 7" [src/enc.c:127]   --->   Operation 7123 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7124 [1/1] (0.00ns)   --->   "%or_ln127_127 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_990, i1 %tmp_773" [src/enc.c:127]   --->   Operation 7124 'bitconcatenate' 'or_ln127_127' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7125 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_323)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_131, i32 7" [src/enc.c:124]   --->   Operation 7125 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7126 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_323)   --->   "%xor_ln125_323 = xor i8 %z_131, i8 14" [src/enc.c:125]   --->   Operation 7126 'xor' 'xor_ln125_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7127 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_323 = select i1 %tmp_774, i8 %xor_ln125_323, i8 %z_131" [src/enc.c:124]   --->   Operation 7127 'select' 'select_ln124_323' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7128 [1/1] (0.00ns)   --->   "%trunc_ln127_991 = trunc i8 %select_ln124_323" [src/enc.c:127]   --->   Operation 7128 'trunc' 'trunc_ln127_991' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7129 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_323, i32 7" [src/enc.c:127]   --->   Operation 7129 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7130 [1/1] (0.00ns)   --->   "%x_assign_194 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_991, i1 %tmp_775" [src/enc.c:127]   --->   Operation 7130 'bitconcatenate' 'x_assign_194' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7131 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_324)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_323, i32 6" [src/enc.c:124]   --->   Operation 7131 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7132 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_324)   --->   "%xor_ln125_324 = xor i8 %x_assign_194, i8 14" [src/enc.c:125]   --->   Operation 7132 'xor' 'xor_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_324 = select i1 %tmp_776, i8 %xor_ln125_324, i8 %x_assign_194" [src/enc.c:124]   --->   Operation 7133 'select' 'select_ln124_324' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7134 [1/1] (0.00ns)   --->   "%trunc_ln127_992 = trunc i8 %select_ln124_324" [src/enc.c:127]   --->   Operation 7134 'trunc' 'trunc_ln127_992' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7135 [1/1] (0.00ns)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_324, i32 7" [src/enc.c:127]   --->   Operation 7135 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7136 [1/1] (0.00ns)   --->   "%or_ln127_128 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_992, i1 %tmp_777" [src/enc.c:127]   --->   Operation 7136 'bitconcatenate' 'or_ln127_128' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7137 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_325)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_128, i32 7" [src/enc.c:124]   --->   Operation 7137 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7138 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_325)   --->   "%xor_ln125_325 = xor i8 %z_128, i8 14" [src/enc.c:125]   --->   Operation 7138 'xor' 'xor_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7139 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_325 = select i1 %tmp_778, i8 %xor_ln125_325, i8 %z_128" [src/enc.c:124]   --->   Operation 7139 'select' 'select_ln124_325' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7140 [1/1] (0.00ns)   --->   "%trunc_ln127_993 = trunc i8 %select_ln124_325" [src/enc.c:127]   --->   Operation 7140 'trunc' 'trunc_ln127_993' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7141 [1/1] (0.00ns)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_325, i32 7" [src/enc.c:127]   --->   Operation 7141 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7142 [1/1] (0.00ns)   --->   "%x_assign_195 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_993, i1 %tmp_779" [src/enc.c:127]   --->   Operation 7142 'bitconcatenate' 'x_assign_195' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_326)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_325, i32 6" [src/enc.c:124]   --->   Operation 7143 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7144 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_326)   --->   "%xor_ln125_326 = xor i8 %x_assign_195, i8 14" [src/enc.c:125]   --->   Operation 7144 'xor' 'xor_ln125_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7145 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_326 = select i1 %tmp_780, i8 %xor_ln125_326, i8 %x_assign_195" [src/enc.c:124]   --->   Operation 7145 'select' 'select_ln124_326' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7146 [1/1] (0.00ns)   --->   "%trunc_ln127_994 = trunc i8 %select_ln124_326" [src/enc.c:127]   --->   Operation 7146 'trunc' 'trunc_ln127_994' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7147 [1/1] (0.00ns)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_326, i32 7" [src/enc.c:127]   --->   Operation 7147 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7148 [1/1] (0.00ns)   --->   "%or_ln127_129 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_994, i1 %tmp_781" [src/enc.c:127]   --->   Operation 7148 'bitconcatenate' 'or_ln127_129' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7149 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_327)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_320, i32 6" [src/enc.c:124]   --->   Operation 7149 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7150 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_327)   --->   "%xor_ln125_327 = xor i8 %x_assign_192, i8 14" [src/enc.c:125]   --->   Operation 7150 'xor' 'xor_ln125_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7151 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_327 = select i1 %tmp_782, i8 %xor_ln125_327, i8 %x_assign_192" [src/enc.c:124]   --->   Operation 7151 'select' 'select_ln124_327' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 7152 [1/1] (0.00ns)   --->   "%trunc_ln127_995 = trunc i8 %select_ln124_327" [src/enc.c:127]   --->   Operation 7152 'trunc' 'trunc_ln127_995' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7153 [1/1] (0.00ns)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_327, i32 7" [src/enc.c:127]   --->   Operation 7153 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7154 [1/1] (0.00ns)   --->   "%or_ln127_130 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_995, i1 %tmp_783" [src/enc.c:127]   --->   Operation 7154 'bitconcatenate' 'or_ln127_130' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 7155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_476)   --->   "%xor_ln117_2557 = xor i8 %x_assign_194, i8 %or_ln127_127" [src/enc.c:117]   --->   Operation 7155 'xor' 'xor_ln117_2557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_476)   --->   "%xor_ln117_2558 = xor i8 %xor_ln117_2557, i8 %z_128" [src/enc.c:117]   --->   Operation 7156 'xor' 'xor_ln117_2558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_476)   --->   "%xor_ln117_2559 = xor i8 %xor_ln117_452, i8 %or_ln127_128" [src/enc.c:117]   --->   Operation 7157 'xor' 'xor_ln117_2559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_476)   --->   "%xor_ln117_2560 = xor i8 %xor_ln117_2559, i8 %x_assign_192" [src/enc.c:117]   --->   Operation 7158 'xor' 'xor_ln117_2560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7159 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_476 = xor i8 %xor_ln117_2560, i8 %xor_ln117_2558" [src/enc.c:117]   --->   Operation 7159 'xor' 'xor_ln117_476' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_477)   --->   "%xor_ln117_2561 = xor i8 %x_assign_193, i8 %or_ln127_127" [src/enc.c:117]   --->   Operation 7160 'xor' 'xor_ln117_2561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_477)   --->   "%xor_ln117_2562 = xor i8 %xor_ln117_2561, i8 %z_129" [src/enc.c:117]   --->   Operation 7161 'xor' 'xor_ln117_2562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_477)   --->   "%xor_ln117_2563 = xor i8 %xor_ln117_453, i8 %or_ln127_128" [src/enc.c:117]   --->   Operation 7162 'xor' 'xor_ln117_2563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_477)   --->   "%xor_ln117_2564 = xor i8 %xor_ln117_2563, i8 %x_assign_195" [src/enc.c:117]   --->   Operation 7163 'xor' 'xor_ln117_2564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7164 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_477 = xor i8 %xor_ln117_2564, i8 %xor_ln117_2562" [src/enc.c:117]   --->   Operation 7164 'xor' 'xor_ln117_477' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_478)   --->   "%xor_ln117_2565 = xor i8 %or_ln127_129, i8 %x_assign_194" [src/enc.c:117]   --->   Operation 7165 'xor' 'xor_ln117_2565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_478)   --->   "%xor_ln117_2566 = xor i8 %xor_ln117_2565, i8 %z_130" [src/enc.c:117]   --->   Operation 7166 'xor' 'xor_ln117_2566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_478)   --->   "%xor_ln117_2567 = xor i8 %xor_ln117_454, i8 %or_ln127_130" [src/enc.c:117]   --->   Operation 7167 'xor' 'xor_ln117_2567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_478)   --->   "%xor_ln117_2568 = xor i8 %xor_ln117_2567, i8 %x_assign_192" [src/enc.c:117]   --->   Operation 7168 'xor' 'xor_ln117_2568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7169 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_478 = xor i8 %xor_ln117_2568, i8 %xor_ln117_2566" [src/enc.c:117]   --->   Operation 7169 'xor' 'xor_ln117_478' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_479)   --->   "%xor_ln117_2569 = xor i8 %x_assign_193, i8 %or_ln127_129" [src/enc.c:117]   --->   Operation 7170 'xor' 'xor_ln117_2569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_479)   --->   "%xor_ln117_2570 = xor i8 %xor_ln117_2569, i8 %z_131" [src/enc.c:117]   --->   Operation 7171 'xor' 'xor_ln117_2570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_479)   --->   "%xor_ln117_2571 = xor i8 %x_assign_195, i8 %or_ln127_130" [src/enc.c:117]   --->   Operation 7172 'xor' 'xor_ln117_2571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_479)   --->   "%xor_ln117_2572 = xor i8 %xor_ln117_2571, i8 %xor_ln117_455" [src/enc.c:117]   --->   Operation 7173 'xor' 'xor_ln117_2572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7174 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_479 = xor i8 %xor_ln117_2572, i8 %xor_ln117_2570" [src/enc.c:117]   --->   Operation 7174 'xor' 'xor_ln117_479' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 7175 [1/2] (3.25ns)   --->   "%rk_load_30 = load i8 %rk_addr_46" [src/enc.c:117]   --->   Operation 7175 'load' 'rk_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_81 : Operation 7176 [1/2] (3.25ns)   --->   "%rk_load_31 = load i8 %rk_addr_47" [src/enc.c:117]   --->   Operation 7176 'load' 'rk_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 82 <SV = 81> <Delay = 4.24>
ST_82 : Operation 7177 [1/1] (0.00ns)   --->   "%rk_addr_58 = getelementptr i8 %rk, i64 0, i64 58" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7177 'getelementptr' 'rk_addr_58' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7178 [1/1] (0.00ns)   --->   "%rk_addr_59 = getelementptr i8 %rk, i64 0, i64 59" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7178 'getelementptr' 'rk_addr_59' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7179 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_274, i8 %rk_addr_58" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7179 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_82 : Operation 7180 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_275, i8 %rk_addr_59" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7180 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_82 : Operation 7181 [1/1] (0.99ns)   --->   "%xor_ln117_480 = xor i8 %rk_load_28, i8 %xor_ln117_468" [src/enc.c:117]   --->   Operation 7181 'xor' 'xor_ln117_480' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 7182 [1/1] (0.99ns)   --->   "%xor_ln117_481 = xor i8 %rk_load_29, i8 %xor_ln117_469" [src/enc.c:117]   --->   Operation 7182 'xor' 'xor_ln117_481' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 7183 [1/1] (0.99ns)   --->   "%xor_ln117_482 = xor i8 %rk_load_30, i8 %xor_ln117_470" [src/enc.c:117]   --->   Operation 7183 'xor' 'xor_ln117_482' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 7184 [1/1] (0.99ns)   --->   "%xor_ln117_483 = xor i8 %rk_load_31, i8 %xor_ln117_471" [src/enc.c:117]   --->   Operation 7184 'xor' 'xor_ln117_483' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 7185 [1/1] (0.00ns)   --->   "%zext_ln166_16 = zext i8 %xor_ln117_480" [src/enc.c:166->src/enc.c:188]   --->   Operation 7185 'zext' 'zext_ln166_16' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7186 [1/1] (0.00ns)   --->   "%clefia_s1_addr_66 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_16" [src/enc.c:166->src/enc.c:188]   --->   Operation 7186 'getelementptr' 'clefia_s1_addr_66' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7187 [2/2] (3.25ns)   --->   "%z_132 = load i8 %clefia_s1_addr_66" [src/enc.c:166->src/enc.c:188]   --->   Operation 7187 'load' 'z_132' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 7188 [1/1] (0.00ns)   --->   "%zext_ln167_16 = zext i8 %xor_ln117_481" [src/enc.c:167->src/enc.c:188]   --->   Operation 7188 'zext' 'zext_ln167_16' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7189 [1/1] (0.00ns)   --->   "%clefia_s0_addr_66 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_16" [src/enc.c:167->src/enc.c:188]   --->   Operation 7189 'getelementptr' 'clefia_s0_addr_66' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7190 [2/2] (3.25ns)   --->   "%z_133 = load i8 %clefia_s0_addr_66" [src/enc.c:167->src/enc.c:188]   --->   Operation 7190 'load' 'z_133' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 7191 [1/1] (0.00ns)   --->   "%zext_ln168_16 = zext i8 %xor_ln117_482" [src/enc.c:168->src/enc.c:188]   --->   Operation 7191 'zext' 'zext_ln168_16' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7192 [1/1] (0.00ns)   --->   "%clefia_s1_addr_67 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_16" [src/enc.c:168->src/enc.c:188]   --->   Operation 7192 'getelementptr' 'clefia_s1_addr_67' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7193 [2/2] (3.25ns)   --->   "%z_134 = load i8 %clefia_s1_addr_67" [src/enc.c:168->src/enc.c:188]   --->   Operation 7193 'load' 'z_134' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 7194 [1/1] (0.00ns)   --->   "%zext_ln169_16 = zext i8 %xor_ln117_483" [src/enc.c:169->src/enc.c:188]   --->   Operation 7194 'zext' 'zext_ln169_16' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7195 [1/1] (0.00ns)   --->   "%clefia_s0_addr_67 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_16" [src/enc.c:169->src/enc.c:188]   --->   Operation 7195 'getelementptr' 'clefia_s0_addr_67' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 7196 [2/2] (3.25ns)   --->   "%z_135 = load i8 %clefia_s0_addr_67" [src/enc.c:169->src/enc.c:188]   --->   Operation 7196 'load' 'z_135' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 83 <SV = 82> <Delay = 6.99>
ST_83 : Operation 7197 [1/1] (0.00ns)   --->   "%rk_addr_60 = getelementptr i8 %rk, i64 0, i64 60" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7197 'getelementptr' 'rk_addr_60' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7198 [1/1] (0.00ns)   --->   "%rk_addr_61 = getelementptr i8 %rk, i64 0, i64 61" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7198 'getelementptr' 'rk_addr_61' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7199 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_276, i8 %rk_addr_60" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7199 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_83 : Operation 7200 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_277, i8 %rk_addr_61" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7200 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_83 : Operation 7201 [1/2] (3.25ns)   --->   "%z_132 = load i8 %clefia_s1_addr_66" [src/enc.c:166->src/enc.c:188]   --->   Operation 7201 'load' 'z_132' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 7202 [1/2] (3.25ns)   --->   "%z_133 = load i8 %clefia_s0_addr_66" [src/enc.c:167->src/enc.c:188]   --->   Operation 7202 'load' 'z_133' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 7203 [1/2] (3.25ns)   --->   "%z_134 = load i8 %clefia_s1_addr_67" [src/enc.c:168->src/enc.c:188]   --->   Operation 7203 'load' 'z_134' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 7204 [1/2] (3.25ns)   --->   "%z_135 = load i8 %clefia_s0_addr_67" [src/enc.c:169->src/enc.c:188]   --->   Operation 7204 'load' 'z_135' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 7205 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_328)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_133, i32 7" [src/enc.c:124]   --->   Operation 7205 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7206 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_328)   --->   "%xor_ln125_328 = xor i8 %z_133, i8 14" [src/enc.c:125]   --->   Operation 7206 'xor' 'xor_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7207 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_328 = select i1 %tmp_784, i8 %xor_ln125_328, i8 %z_133" [src/enc.c:124]   --->   Operation 7207 'select' 'select_ln124_328' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7208 [1/1] (0.00ns)   --->   "%trunc_ln127_996 = trunc i8 %select_ln124_328" [src/enc.c:127]   --->   Operation 7208 'trunc' 'trunc_ln127_996' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7209 [1/1] (0.00ns)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_328, i32 7" [src/enc.c:127]   --->   Operation 7209 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7210 [1/1] (0.00ns)   --->   "%x_assign_196 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_996, i1 %tmp_785" [src/enc.c:127]   --->   Operation 7210 'bitconcatenate' 'x_assign_196' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7211 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_329)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_328, i32 6" [src/enc.c:124]   --->   Operation 7211 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7212 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_329)   --->   "%xor_ln125_329 = xor i8 %x_assign_196, i8 14" [src/enc.c:125]   --->   Operation 7212 'xor' 'xor_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7213 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_329 = select i1 %tmp_786, i8 %xor_ln125_329, i8 %x_assign_196" [src/enc.c:124]   --->   Operation 7213 'select' 'select_ln124_329' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7214 [1/1] (0.00ns)   --->   "%trunc_ln127_997 = trunc i8 %select_ln124_329" [src/enc.c:127]   --->   Operation 7214 'trunc' 'trunc_ln127_997' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7215 [1/1] (0.00ns)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_329, i32 7" [src/enc.c:127]   --->   Operation 7215 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7216 [1/1] (0.00ns)   --->   "%x_assign_197 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_997, i1 %tmp_787" [src/enc.c:127]   --->   Operation 7216 'bitconcatenate' 'x_assign_197' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7217 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_330)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_329, i32 6" [src/enc.c:124]   --->   Operation 7217 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7218 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_330)   --->   "%xor_ln125_330 = xor i8 %x_assign_197, i8 14" [src/enc.c:125]   --->   Operation 7218 'xor' 'xor_ln125_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7219 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_330 = select i1 %tmp_788, i8 %xor_ln125_330, i8 %x_assign_197" [src/enc.c:124]   --->   Operation 7219 'select' 'select_ln124_330' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7220 [1/1] (0.00ns)   --->   "%trunc_ln127_998 = trunc i8 %select_ln124_330" [src/enc.c:127]   --->   Operation 7220 'trunc' 'trunc_ln127_998' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7221 [1/1] (0.00ns)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_330, i32 7" [src/enc.c:127]   --->   Operation 7221 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7222 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_331)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_134, i32 7" [src/enc.c:124]   --->   Operation 7222 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7223 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_331)   --->   "%xor_ln125_331 = xor i8 %z_134, i8 14" [src/enc.c:125]   --->   Operation 7223 'xor' 'xor_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7224 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_331 = select i1 %tmp_790, i8 %xor_ln125_331, i8 %z_134" [src/enc.c:124]   --->   Operation 7224 'select' 'select_ln124_331' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7225 [1/1] (0.00ns)   --->   "%trunc_ln127_999 = trunc i8 %select_ln124_331" [src/enc.c:127]   --->   Operation 7225 'trunc' 'trunc_ln127_999' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7226 [1/1] (0.00ns)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_331, i32 7" [src/enc.c:127]   --->   Operation 7226 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7227 [1/1] (0.00ns)   --->   "%x_assign_198 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_999, i1 %tmp_791" [src/enc.c:127]   --->   Operation 7227 'bitconcatenate' 'x_assign_198' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7228 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_332)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_135, i32 7" [src/enc.c:124]   --->   Operation 7228 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7229 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_332)   --->   "%xor_ln125_332 = xor i8 %z_135, i8 14" [src/enc.c:125]   --->   Operation 7229 'xor' 'xor_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7230 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_332 = select i1 %tmp_792, i8 %xor_ln125_332, i8 %z_135" [src/enc.c:124]   --->   Operation 7230 'select' 'select_ln124_332' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7231 [1/1] (0.00ns)   --->   "%trunc_ln127_1000 = trunc i8 %select_ln124_332" [src/enc.c:127]   --->   Operation 7231 'trunc' 'trunc_ln127_1000' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7232 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_332, i32 7" [src/enc.c:127]   --->   Operation 7232 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7233 [1/1] (0.00ns)   --->   "%x_assign_199 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1000, i1 %tmp_793" [src/enc.c:127]   --->   Operation 7233 'bitconcatenate' 'x_assign_199' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7234 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_333)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_332, i32 6" [src/enc.c:124]   --->   Operation 7234 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7235 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_333)   --->   "%xor_ln125_333 = xor i8 %x_assign_199, i8 14" [src/enc.c:125]   --->   Operation 7235 'xor' 'xor_ln125_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7236 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_333 = select i1 %tmp_794, i8 %xor_ln125_333, i8 %x_assign_199" [src/enc.c:124]   --->   Operation 7236 'select' 'select_ln124_333' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7237 [1/1] (0.00ns)   --->   "%trunc_ln127_1001 = trunc i8 %select_ln124_333" [src/enc.c:127]   --->   Operation 7237 'trunc' 'trunc_ln127_1001' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7238 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_333, i32 7" [src/enc.c:127]   --->   Operation 7238 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7239 [1/1] (0.00ns)   --->   "%x_assign_200 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1001, i1 %tmp_795" [src/enc.c:127]   --->   Operation 7239 'bitconcatenate' 'x_assign_200' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7240 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_334)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_333, i32 6" [src/enc.c:124]   --->   Operation 7240 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7241 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_334)   --->   "%xor_ln125_334 = xor i8 %x_assign_200, i8 14" [src/enc.c:125]   --->   Operation 7241 'xor' 'xor_ln125_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7242 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_334 = select i1 %tmp_796, i8 %xor_ln125_334, i8 %x_assign_200" [src/enc.c:124]   --->   Operation 7242 'select' 'select_ln124_334' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7243 [1/1] (0.00ns)   --->   "%trunc_ln127_1002 = trunc i8 %select_ln124_334" [src/enc.c:127]   --->   Operation 7243 'trunc' 'trunc_ln127_1002' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7244 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_334, i32 7" [src/enc.c:127]   --->   Operation 7244 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7245 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_335)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_132, i32 7" [src/enc.c:124]   --->   Operation 7245 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7246 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_335)   --->   "%xor_ln125_335 = xor i8 %z_132, i8 14" [src/enc.c:125]   --->   Operation 7246 'xor' 'xor_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7247 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_335 = select i1 %tmp_798, i8 %xor_ln125_335, i8 %z_132" [src/enc.c:124]   --->   Operation 7247 'select' 'select_ln124_335' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7248 [1/1] (0.00ns)   --->   "%trunc_ln127_1003 = trunc i8 %select_ln124_335" [src/enc.c:127]   --->   Operation 7248 'trunc' 'trunc_ln127_1003' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7249 [1/1] (0.00ns)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_335, i32 7" [src/enc.c:127]   --->   Operation 7249 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7250 [1/1] (0.00ns)   --->   "%x_assign_201 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1003, i1 %tmp_799" [src/enc.c:127]   --->   Operation 7250 'bitconcatenate' 'x_assign_201' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7251 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_336)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_335, i32 6" [src/enc.c:124]   --->   Operation 7251 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7252 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_336)   --->   "%xor_ln125_336 = xor i8 %x_assign_201, i8 14" [src/enc.c:125]   --->   Operation 7252 'xor' 'xor_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7253 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_336 = select i1 %tmp_800, i8 %xor_ln125_336, i8 %x_assign_201" [src/enc.c:124]   --->   Operation 7253 'select' 'select_ln124_336' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7254 [1/1] (0.00ns)   --->   "%trunc_ln127_1004 = trunc i8 %select_ln124_336" [src/enc.c:127]   --->   Operation 7254 'trunc' 'trunc_ln127_1004' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7255 [1/1] (0.00ns)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_336, i32 7" [src/enc.c:127]   --->   Operation 7255 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7256 [1/1] (0.00ns)   --->   "%x_assign_202 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1004, i1 %tmp_801" [src/enc.c:127]   --->   Operation 7256 'bitconcatenate' 'x_assign_202' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7257 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_337)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_336, i32 6" [src/enc.c:124]   --->   Operation 7257 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7258 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_337)   --->   "%xor_ln125_337 = xor i8 %x_assign_202, i8 14" [src/enc.c:125]   --->   Operation 7258 'xor' 'xor_ln125_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7259 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_337 = select i1 %tmp_802, i8 %xor_ln125_337, i8 %x_assign_202" [src/enc.c:124]   --->   Operation 7259 'select' 'select_ln124_337' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7260 [1/1] (0.00ns)   --->   "%trunc_ln127_1005 = trunc i8 %select_ln124_337" [src/enc.c:127]   --->   Operation 7260 'trunc' 'trunc_ln127_1005' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7261 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_337, i32 7" [src/enc.c:127]   --->   Operation 7261 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7262 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_338)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_331, i32 6" [src/enc.c:124]   --->   Operation 7262 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7263 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_338)   --->   "%xor_ln125_338 = xor i8 %x_assign_198, i8 14" [src/enc.c:125]   --->   Operation 7263 'xor' 'xor_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7264 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_338 = select i1 %tmp_804, i8 %xor_ln125_338, i8 %x_assign_198" [src/enc.c:124]   --->   Operation 7264 'select' 'select_ln124_338' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7265 [1/1] (0.00ns)   --->   "%trunc_ln127_1006 = trunc i8 %select_ln124_338" [src/enc.c:127]   --->   Operation 7265 'trunc' 'trunc_ln127_1006' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7266 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_338, i32 7" [src/enc.c:127]   --->   Operation 7266 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7267 [1/1] (0.00ns)   --->   "%x_assign_203 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1006, i1 %tmp_805" [src/enc.c:127]   --->   Operation 7267 'bitconcatenate' 'x_assign_203' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7268 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_339)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_338, i32 6" [src/enc.c:124]   --->   Operation 7268 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7269 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_339)   --->   "%xor_ln125_339 = xor i8 %x_assign_203, i8 14" [src/enc.c:125]   --->   Operation 7269 'xor' 'xor_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 7270 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_339 = select i1 %tmp_806, i8 %xor_ln125_339, i8 %x_assign_203" [src/enc.c:124]   --->   Operation 7270 'select' 'select_ln124_339' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 7271 [1/1] (0.00ns)   --->   "%trunc_ln127_1007 = trunc i8 %select_ln124_339" [src/enc.c:127]   --->   Operation 7271 'trunc' 'trunc_ln127_1007' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 7272 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_339, i32 7" [src/enc.c:127]   --->   Operation 7272 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 7273 [1/1] (0.00ns)   --->   "%rk_addr_62 = getelementptr i8 %rk, i64 0, i64 62" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7273 'getelementptr' 'rk_addr_62' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 7274 [1/1] (0.00ns)   --->   "%rk_addr_63 = getelementptr i8 %rk, i64 0, i64 63" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7274 'getelementptr' 'rk_addr_63' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 7275 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_278, i8 %rk_addr_62" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7275 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_84 : Operation 7276 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_279, i8 %rk_addr_63" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7276 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_84 : Operation 7277 [1/1] (0.00ns)   --->   "%or_ln127_131 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_998, i1 %tmp_789" [src/enc.c:127]   --->   Operation 7277 'bitconcatenate' 'or_ln127_131' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 7278 [1/1] (0.00ns)   --->   "%or_ln127_132 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1002, i1 %tmp_797" [src/enc.c:127]   --->   Operation 7278 'bitconcatenate' 'or_ln127_132' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 7279 [1/1] (0.00ns)   --->   "%or_ln127_133 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1005, i1 %tmp_803" [src/enc.c:127]   --->   Operation 7279 'bitconcatenate' 'or_ln127_133' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 7280 [1/1] (0.00ns)   --->   "%or_ln127_134 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1007, i1 %tmp_807" [src/enc.c:127]   --->   Operation 7280 'bitconcatenate' 'or_ln127_134' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 7281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_484)   --->   "%xor_ln117_2573 = xor i8 %x_assign_199, i8 %or_ln127_131" [src/enc.c:117]   --->   Operation 7281 'xor' 'xor_ln117_2573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_484)   --->   "%xor_ln117_2574 = xor i8 %xor_ln117_2573, i8 %z_132" [src/enc.c:117]   --->   Operation 7282 'xor' 'xor_ln117_2574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_484)   --->   "%xor_ln117_2575 = xor i8 %xor_ln117_444, i8 %or_ln127_132" [src/enc.c:117]   --->   Operation 7283 'xor' 'xor_ln117_2575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_484)   --->   "%xor_ln117_2576 = xor i8 %xor_ln117_2575, i8 %x_assign_198" [src/enc.c:117]   --->   Operation 7284 'xor' 'xor_ln117_2576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7285 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_484 = xor i8 %xor_ln117_2576, i8 %xor_ln117_2574" [src/enc.c:117]   --->   Operation 7285 'xor' 'xor_ln117_484' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_485)   --->   "%xor_ln117_2577 = xor i8 %x_assign_199, i8 %or_ln127_133" [src/enc.c:117]   --->   Operation 7286 'xor' 'xor_ln117_2577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_485)   --->   "%xor_ln117_2578 = xor i8 %xor_ln117_2577, i8 %z_133" [src/enc.c:117]   --->   Operation 7287 'xor' 'xor_ln117_2578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_485)   --->   "%xor_ln117_2579 = xor i8 %xor_ln117_445, i8 %or_ln127_134" [src/enc.c:117]   --->   Operation 7288 'xor' 'xor_ln117_2579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_485)   --->   "%xor_ln117_2580 = xor i8 %xor_ln117_2579, i8 %x_assign_198" [src/enc.c:117]   --->   Operation 7289 'xor' 'xor_ln117_2580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7290 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_485 = xor i8 %xor_ln117_2580, i8 %xor_ln117_2578" [src/enc.c:117]   --->   Operation 7290 'xor' 'xor_ln117_485' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_486)   --->   "%xor_ln117_2581 = xor i8 %x_assign_196, i8 %or_ln127_131" [src/enc.c:117]   --->   Operation 7291 'xor' 'xor_ln117_2581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_486)   --->   "%xor_ln117_2582 = xor i8 %xor_ln117_2581, i8 %z_134" [src/enc.c:117]   --->   Operation 7292 'xor' 'xor_ln117_2582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_486)   --->   "%xor_ln117_2583 = xor i8 %x_assign_201, i8 %or_ln127_132" [src/enc.c:117]   --->   Operation 7293 'xor' 'xor_ln117_2583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_486)   --->   "%xor_ln117_2584 = xor i8 %xor_ln117_2583, i8 %xor_ln117_446" [src/enc.c:117]   --->   Operation 7294 'xor' 'xor_ln117_2584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7295 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_486 = xor i8 %xor_ln117_2584, i8 %xor_ln117_2582" [src/enc.c:117]   --->   Operation 7295 'xor' 'xor_ln117_486' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_487)   --->   "%xor_ln117_2585 = xor i8 %x_assign_196, i8 %or_ln127_133" [src/enc.c:117]   --->   Operation 7296 'xor' 'xor_ln117_2585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_487)   --->   "%xor_ln117_2586 = xor i8 %xor_ln117_2585, i8 %z_135" [src/enc.c:117]   --->   Operation 7297 'xor' 'xor_ln117_2586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_487)   --->   "%xor_ln117_2587 = xor i8 %x_assign_201, i8 %or_ln127_134" [src/enc.c:117]   --->   Operation 7298 'xor' 'xor_ln117_2587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_487)   --->   "%xor_ln117_2588 = xor i8 %xor_ln117_2587, i8 %xor_ln117_447" [src/enc.c:117]   --->   Operation 7299 'xor' 'xor_ln117_2588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 7300 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_487 = xor i8 %xor_ln117_2588, i8 %xor_ln117_2586" [src/enc.c:117]   --->   Operation 7300 'xor' 'xor_ln117_487' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.25>
ST_85 : Operation 7301 [2/2] (3.25ns)   --->   "%rk_load_32 = load i8 %rk_addr_48" [src/enc.c:117]   --->   Operation 7301 'load' 'rk_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_85 : Operation 7302 [2/2] (3.25ns)   --->   "%rk_load_33 = load i8 %rk_addr_49" [src/enc.c:117]   --->   Operation 7302 'load' 'rk_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 86 <SV = 85> <Delay = 3.25>
ST_86 : Operation 7303 [1/2] (3.25ns)   --->   "%rk_load_32 = load i8 %rk_addr_48" [src/enc.c:117]   --->   Operation 7303 'load' 'rk_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_86 : Operation 7304 [1/2] (3.25ns)   --->   "%rk_load_33 = load i8 %rk_addr_49" [src/enc.c:117]   --->   Operation 7304 'load' 'rk_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_86 : Operation 7305 [2/2] (3.25ns)   --->   "%rk_load_34 = load i8 %rk_addr_50" [src/enc.c:117]   --->   Operation 7305 'load' 'rk_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_86 : Operation 7306 [2/2] (3.25ns)   --->   "%rk_load_35 = load i8 %rk_addr_51" [src/enc.c:117]   --->   Operation 7306 'load' 'rk_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 87 <SV = 86> <Delay = 3.25>
ST_87 : Operation 7307 [1/2] (3.25ns)   --->   "%rk_load_34 = load i8 %rk_addr_50" [src/enc.c:117]   --->   Operation 7307 'load' 'rk_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_87 : Operation 7308 [1/2] (3.25ns)   --->   "%rk_load_35 = load i8 %rk_addr_51" [src/enc.c:117]   --->   Operation 7308 'load' 'rk_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_87 : Operation 7309 [2/2] (3.25ns)   --->   "%rk_load_36 = load i8 %rk_addr_52" [src/enc.c:117]   --->   Operation 7309 'load' 'rk_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_87 : Operation 7310 [2/2] (3.25ns)   --->   "%rk_load_37 = load i8 %rk_addr_53" [src/enc.c:117]   --->   Operation 7310 'load' 'rk_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 88 <SV = 87> <Delay = 4.24>
ST_88 : Operation 7311 [1/1] (0.99ns)   --->   "%xor_ln117_488 = xor i8 %rk_load_32, i8 %xor_ln117_476" [src/enc.c:117]   --->   Operation 7311 'xor' 'xor_ln117_488' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 7312 [1/1] (0.99ns)   --->   "%xor_ln117_489 = xor i8 %rk_load_33, i8 %xor_ln117_477" [src/enc.c:117]   --->   Operation 7312 'xor' 'xor_ln117_489' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 7313 [1/1] (0.99ns)   --->   "%xor_ln117_490 = xor i8 %rk_load_34, i8 %xor_ln117_478" [src/enc.c:117]   --->   Operation 7313 'xor' 'xor_ln117_490' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 7314 [1/1] (0.99ns)   --->   "%xor_ln117_491 = xor i8 %rk_load_35, i8 %xor_ln117_479" [src/enc.c:117]   --->   Operation 7314 'xor' 'xor_ln117_491' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 7315 [1/1] (0.00ns)   --->   "%zext_ln143_17 = zext i8 %xor_ln117_488" [src/enc.c:143->src/enc.c:187]   --->   Operation 7315 'zext' 'zext_ln143_17' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7316 [1/1] (0.00ns)   --->   "%clefia_s0_addr_68 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_17" [src/enc.c:143->src/enc.c:187]   --->   Operation 7316 'getelementptr' 'clefia_s0_addr_68' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7317 [2/2] (3.25ns)   --->   "%z_136 = load i8 %clefia_s0_addr_68" [src/enc.c:143->src/enc.c:187]   --->   Operation 7317 'load' 'z_136' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_88 : Operation 7318 [1/1] (0.00ns)   --->   "%zext_ln144_17 = zext i8 %xor_ln117_489" [src/enc.c:144->src/enc.c:187]   --->   Operation 7318 'zext' 'zext_ln144_17' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7319 [1/1] (0.00ns)   --->   "%clefia_s1_addr_68 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_17" [src/enc.c:144->src/enc.c:187]   --->   Operation 7319 'getelementptr' 'clefia_s1_addr_68' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7320 [2/2] (3.25ns)   --->   "%z_137 = load i8 %clefia_s1_addr_68" [src/enc.c:144->src/enc.c:187]   --->   Operation 7320 'load' 'z_137' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_88 : Operation 7321 [1/1] (0.00ns)   --->   "%zext_ln145_17 = zext i8 %xor_ln117_490" [src/enc.c:145->src/enc.c:187]   --->   Operation 7321 'zext' 'zext_ln145_17' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7322 [1/1] (0.00ns)   --->   "%clefia_s0_addr_69 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_17" [src/enc.c:145->src/enc.c:187]   --->   Operation 7322 'getelementptr' 'clefia_s0_addr_69' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7323 [2/2] (3.25ns)   --->   "%z_138 = load i8 %clefia_s0_addr_69" [src/enc.c:145->src/enc.c:187]   --->   Operation 7323 'load' 'z_138' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_88 : Operation 7324 [1/1] (0.00ns)   --->   "%zext_ln146_17 = zext i8 %xor_ln117_491" [src/enc.c:146->src/enc.c:187]   --->   Operation 7324 'zext' 'zext_ln146_17' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7325 [1/1] (0.00ns)   --->   "%clefia_s1_addr_69 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_17" [src/enc.c:146->src/enc.c:187]   --->   Operation 7325 'getelementptr' 'clefia_s1_addr_69' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 7326 [2/2] (3.25ns)   --->   "%z_139 = load i8 %clefia_s1_addr_69" [src/enc.c:146->src/enc.c:187]   --->   Operation 7326 'load' 'z_139' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_88 : Operation 7327 [1/2] (3.25ns)   --->   "%rk_load_36 = load i8 %rk_addr_52" [src/enc.c:117]   --->   Operation 7327 'load' 'rk_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_88 : Operation 7328 [1/2] (3.25ns)   --->   "%rk_load_37 = load i8 %rk_addr_53" [src/enc.c:117]   --->   Operation 7328 'load' 'rk_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_88 : Operation 7329 [2/2] (3.25ns)   --->   "%rk_load_38 = load i8 %rk_addr_54" [src/enc.c:117]   --->   Operation 7329 'load' 'rk_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_88 : Operation 7330 [2/2] (3.25ns)   --->   "%rk_load_39 = load i8 %rk_addr_55" [src/enc.c:117]   --->   Operation 7330 'load' 'rk_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 89 <SV = 88> <Delay = 6.74>
ST_89 : Operation 7331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_280)   --->   "%t_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i5.i1, i2 %trunc_ln202_1, i5 %tmp_512, i1 %trunc_ln202" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 7331 'bitconcatenate' 't_40' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_281)   --->   "%t_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %tmp_497, i1 %tmp_496, i1 %tmp_513" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 7332 'bitconcatenate' 't_41' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7333 [1/1] (0.00ns)   --->   "%rk_addr_64 = getelementptr i8 %rk, i64 0, i64 64" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7333 'getelementptr' 'rk_addr_64' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7334 [1/1] (0.00ns)   --->   "%rk_addr_65 = getelementptr i8 %rk, i64 0, i64 65" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7334 'getelementptr' 'rk_addr_65' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_280)   --->   "%xor_ln117_2381 = xor i8 %t_40, i8 205" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7335 'xor' 'xor_ln117_2381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7336 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_280 = xor i8 %xor_ln117_2381, i8 %skey_load_24" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7336 'xor' 'xor_ln117_280' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7337 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_280, i8 %rk_addr_64" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7337 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_89 : Operation 7338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_281)   --->   "%xor_ln117_2382 = xor i8 %t_41, i8 24" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7338 'xor' 'xor_ln117_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7339 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_281 = xor i8 %xor_ln117_2382, i8 %skey_load_25" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7339 'xor' 'xor_ln117_281' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7340 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_281, i8 %rk_addr_65" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7340 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_89 : Operation 7341 [1/2] (3.25ns)   --->   "%z_136 = load i8 %clefia_s0_addr_68" [src/enc.c:143->src/enc.c:187]   --->   Operation 7341 'load' 'z_136' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_89 : Operation 7342 [1/2] (3.25ns)   --->   "%z_137 = load i8 %clefia_s1_addr_68" [src/enc.c:144->src/enc.c:187]   --->   Operation 7342 'load' 'z_137' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_89 : Operation 7343 [1/2] (3.25ns)   --->   "%z_138 = load i8 %clefia_s0_addr_69" [src/enc.c:145->src/enc.c:187]   --->   Operation 7343 'load' 'z_138' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_89 : Operation 7344 [1/2] (3.25ns)   --->   "%z_139 = load i8 %clefia_s1_addr_69" [src/enc.c:146->src/enc.c:187]   --->   Operation 7344 'load' 'z_139' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_89 : Operation 7345 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_340)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_137, i32 7" [src/enc.c:124]   --->   Operation 7345 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7346 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_340)   --->   "%xor_ln125_340 = xor i8 %z_137, i8 14" [src/enc.c:125]   --->   Operation 7346 'xor' 'xor_ln125_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7347 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_340 = select i1 %tmp_808, i8 %xor_ln125_340, i8 %z_137" [src/enc.c:124]   --->   Operation 7347 'select' 'select_ln124_340' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7348 [1/1] (0.00ns)   --->   "%trunc_ln127_1008 = trunc i8 %select_ln124_340" [src/enc.c:127]   --->   Operation 7348 'trunc' 'trunc_ln127_1008' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7349 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_340, i32 7" [src/enc.c:127]   --->   Operation 7349 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7350 [1/1] (0.00ns)   --->   "%x_assign_204 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1008, i1 %tmp_809" [src/enc.c:127]   --->   Operation 7350 'bitconcatenate' 'x_assign_204' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7351 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_341)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_138, i32 7" [src/enc.c:124]   --->   Operation 7351 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7352 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_341)   --->   "%xor_ln125_341 = xor i8 %z_138, i8 14" [src/enc.c:125]   --->   Operation 7352 'xor' 'xor_ln125_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7353 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_341 = select i1 %tmp_810, i8 %xor_ln125_341, i8 %z_138" [src/enc.c:124]   --->   Operation 7353 'select' 'select_ln124_341' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7354 [1/1] (0.00ns)   --->   "%trunc_ln127_1009 = trunc i8 %select_ln124_341" [src/enc.c:127]   --->   Operation 7354 'trunc' 'trunc_ln127_1009' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7355 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_341, i32 7" [src/enc.c:127]   --->   Operation 7355 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7356 [1/1] (0.00ns)   --->   "%x_assign_205 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1009, i1 %tmp_811" [src/enc.c:127]   --->   Operation 7356 'bitconcatenate' 'x_assign_205' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7357 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_342)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_341, i32 6" [src/enc.c:124]   --->   Operation 7357 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7358 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_342)   --->   "%xor_ln125_342 = xor i8 %x_assign_205, i8 14" [src/enc.c:125]   --->   Operation 7358 'xor' 'xor_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7359 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_342 = select i1 %tmp_812, i8 %xor_ln125_342, i8 %x_assign_205" [src/enc.c:124]   --->   Operation 7359 'select' 'select_ln124_342' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7360 [1/1] (0.00ns)   --->   "%trunc_ln127_1010 = trunc i8 %select_ln124_342" [src/enc.c:127]   --->   Operation 7360 'trunc' 'trunc_ln127_1010' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7361 [1/1] (0.00ns)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_342, i32 7" [src/enc.c:127]   --->   Operation 7361 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7362 [1/1] (0.00ns)   --->   "%or_ln127_135 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1010, i1 %tmp_813" [src/enc.c:127]   --->   Operation 7362 'bitconcatenate' 'or_ln127_135' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7363 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_343)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_139, i32 7" [src/enc.c:124]   --->   Operation 7363 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7364 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_343)   --->   "%xor_ln125_343 = xor i8 %z_139, i8 14" [src/enc.c:125]   --->   Operation 7364 'xor' 'xor_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7365 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_343 = select i1 %tmp_814, i8 %xor_ln125_343, i8 %z_139" [src/enc.c:124]   --->   Operation 7365 'select' 'select_ln124_343' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7366 [1/1] (0.00ns)   --->   "%trunc_ln127_1011 = trunc i8 %select_ln124_343" [src/enc.c:127]   --->   Operation 7366 'trunc' 'trunc_ln127_1011' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7367 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_343, i32 7" [src/enc.c:127]   --->   Operation 7367 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7368 [1/1] (0.00ns)   --->   "%x_assign_206 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1011, i1 %tmp_815" [src/enc.c:127]   --->   Operation 7368 'bitconcatenate' 'x_assign_206' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7369 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_344)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_343, i32 6" [src/enc.c:124]   --->   Operation 7369 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7370 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_344)   --->   "%xor_ln125_344 = xor i8 %x_assign_206, i8 14" [src/enc.c:125]   --->   Operation 7370 'xor' 'xor_ln125_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7371 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_344 = select i1 %tmp_816, i8 %xor_ln125_344, i8 %x_assign_206" [src/enc.c:124]   --->   Operation 7371 'select' 'select_ln124_344' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7372 [1/1] (0.00ns)   --->   "%trunc_ln127_1012 = trunc i8 %select_ln124_344" [src/enc.c:127]   --->   Operation 7372 'trunc' 'trunc_ln127_1012' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7373 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_344, i32 7" [src/enc.c:127]   --->   Operation 7373 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7374 [1/1] (0.00ns)   --->   "%or_ln127_136 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1012, i1 %tmp_817" [src/enc.c:127]   --->   Operation 7374 'bitconcatenate' 'or_ln127_136' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7375 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_345)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_136, i32 7" [src/enc.c:124]   --->   Operation 7375 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7376 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_345)   --->   "%xor_ln125_345 = xor i8 %z_136, i8 14" [src/enc.c:125]   --->   Operation 7376 'xor' 'xor_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7377 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_345 = select i1 %tmp_818, i8 %xor_ln125_345, i8 %z_136" [src/enc.c:124]   --->   Operation 7377 'select' 'select_ln124_345' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7378 [1/1] (0.00ns)   --->   "%trunc_ln127_1013 = trunc i8 %select_ln124_345" [src/enc.c:127]   --->   Operation 7378 'trunc' 'trunc_ln127_1013' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7379 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_345, i32 7" [src/enc.c:127]   --->   Operation 7379 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7380 [1/1] (0.00ns)   --->   "%x_assign_207 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1013, i1 %tmp_819" [src/enc.c:127]   --->   Operation 7380 'bitconcatenate' 'x_assign_207' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7381 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_346)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_345, i32 6" [src/enc.c:124]   --->   Operation 7381 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7382 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_346)   --->   "%xor_ln125_346 = xor i8 %x_assign_207, i8 14" [src/enc.c:125]   --->   Operation 7382 'xor' 'xor_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7383 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_346 = select i1 %tmp_820, i8 %xor_ln125_346, i8 %x_assign_207" [src/enc.c:124]   --->   Operation 7383 'select' 'select_ln124_346' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7384 [1/1] (0.00ns)   --->   "%trunc_ln127_1014 = trunc i8 %select_ln124_346" [src/enc.c:127]   --->   Operation 7384 'trunc' 'trunc_ln127_1014' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7385 [1/1] (0.00ns)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_346, i32 7" [src/enc.c:127]   --->   Operation 7385 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7386 [1/1] (0.00ns)   --->   "%or_ln127_137 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1014, i1 %tmp_821" [src/enc.c:127]   --->   Operation 7386 'bitconcatenate' 'or_ln127_137' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7387 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_347)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_340, i32 6" [src/enc.c:124]   --->   Operation 7387 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7388 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_347)   --->   "%xor_ln125_347 = xor i8 %x_assign_204, i8 14" [src/enc.c:125]   --->   Operation 7388 'xor' 'xor_ln125_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7389 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_347 = select i1 %tmp_822, i8 %xor_ln125_347, i8 %x_assign_204" [src/enc.c:124]   --->   Operation 7389 'select' 'select_ln124_347' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 7390 [1/1] (0.00ns)   --->   "%trunc_ln127_1015 = trunc i8 %select_ln124_347" [src/enc.c:127]   --->   Operation 7390 'trunc' 'trunc_ln127_1015' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7391 [1/1] (0.00ns)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_347, i32 7" [src/enc.c:127]   --->   Operation 7391 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7392 [1/1] (0.00ns)   --->   "%or_ln127_138 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1015, i1 %tmp_823" [src/enc.c:127]   --->   Operation 7392 'bitconcatenate' 'or_ln127_138' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 7393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_492)   --->   "%xor_ln117_2589 = xor i8 %x_assign_206, i8 %or_ln127_135" [src/enc.c:117]   --->   Operation 7393 'xor' 'xor_ln117_2589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_492)   --->   "%xor_ln117_2590 = xor i8 %xor_ln117_2589, i8 %z_136" [src/enc.c:117]   --->   Operation 7394 'xor' 'xor_ln117_2590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_492)   --->   "%xor_ln117_2591 = xor i8 %xor_ln117_468, i8 %or_ln127_136" [src/enc.c:117]   --->   Operation 7395 'xor' 'xor_ln117_2591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_492)   --->   "%xor_ln117_2592 = xor i8 %xor_ln117_2591, i8 %x_assign_204" [src/enc.c:117]   --->   Operation 7396 'xor' 'xor_ln117_2592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7397 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_492 = xor i8 %xor_ln117_2592, i8 %xor_ln117_2590" [src/enc.c:117]   --->   Operation 7397 'xor' 'xor_ln117_492' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_493)   --->   "%xor_ln117_2593 = xor i8 %x_assign_205, i8 %or_ln127_135" [src/enc.c:117]   --->   Operation 7398 'xor' 'xor_ln117_2593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_493)   --->   "%xor_ln117_2594 = xor i8 %xor_ln117_2593, i8 %z_137" [src/enc.c:117]   --->   Operation 7399 'xor' 'xor_ln117_2594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_493)   --->   "%xor_ln117_2595 = xor i8 %xor_ln117_469, i8 %or_ln127_136" [src/enc.c:117]   --->   Operation 7400 'xor' 'xor_ln117_2595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_493)   --->   "%xor_ln117_2596 = xor i8 %xor_ln117_2595, i8 %x_assign_207" [src/enc.c:117]   --->   Operation 7401 'xor' 'xor_ln117_2596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7402 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_493 = xor i8 %xor_ln117_2596, i8 %xor_ln117_2594" [src/enc.c:117]   --->   Operation 7402 'xor' 'xor_ln117_493' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_494)   --->   "%xor_ln117_2597 = xor i8 %or_ln127_137, i8 %x_assign_206" [src/enc.c:117]   --->   Operation 7403 'xor' 'xor_ln117_2597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_494)   --->   "%xor_ln117_2598 = xor i8 %xor_ln117_2597, i8 %z_138" [src/enc.c:117]   --->   Operation 7404 'xor' 'xor_ln117_2598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_494)   --->   "%xor_ln117_2599 = xor i8 %xor_ln117_470, i8 %or_ln127_138" [src/enc.c:117]   --->   Operation 7405 'xor' 'xor_ln117_2599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_494)   --->   "%xor_ln117_2600 = xor i8 %xor_ln117_2599, i8 %x_assign_204" [src/enc.c:117]   --->   Operation 7406 'xor' 'xor_ln117_2600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7407 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_494 = xor i8 %xor_ln117_2600, i8 %xor_ln117_2598" [src/enc.c:117]   --->   Operation 7407 'xor' 'xor_ln117_494' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_495)   --->   "%xor_ln117_2601 = xor i8 %x_assign_205, i8 %or_ln127_137" [src/enc.c:117]   --->   Operation 7408 'xor' 'xor_ln117_2601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_495)   --->   "%xor_ln117_2602 = xor i8 %xor_ln117_2601, i8 %z_139" [src/enc.c:117]   --->   Operation 7409 'xor' 'xor_ln117_2602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_495)   --->   "%xor_ln117_2603 = xor i8 %x_assign_207, i8 %or_ln127_138" [src/enc.c:117]   --->   Operation 7410 'xor' 'xor_ln117_2603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_495)   --->   "%xor_ln117_2604 = xor i8 %xor_ln117_2603, i8 %xor_ln117_471" [src/enc.c:117]   --->   Operation 7411 'xor' 'xor_ln117_2604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7412 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_495 = xor i8 %xor_ln117_2604, i8 %xor_ln117_2602" [src/enc.c:117]   --->   Operation 7412 'xor' 'xor_ln117_495' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 7413 [1/2] (3.25ns)   --->   "%rk_load_38 = load i8 %rk_addr_54" [src/enc.c:117]   --->   Operation 7413 'load' 'rk_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_89 : Operation 7414 [1/2] (3.25ns)   --->   "%rk_load_39 = load i8 %rk_addr_55" [src/enc.c:117]   --->   Operation 7414 'load' 'rk_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 90 <SV = 89> <Delay = 4.24>
ST_90 : Operation 7415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_283)   --->   "%trunc_ln214_2 = trunc i8 %xor_ln117_172" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 7415 'trunc' 'trunc_ln214_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_283)   --->   "%t_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln214_2, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 7416 'bitconcatenate' 't_43' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7417 [1/1] (0.00ns)   --->   "%rk_addr_66 = getelementptr i8 %rk, i64 0, i64 66" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7417 'getelementptr' 'rk_addr_66' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7418 [1/1] (0.00ns)   --->   "%rk_addr_67 = getelementptr i8 %rk, i64 0, i64 67" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7418 'getelementptr' 'rk_addr_67' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7419 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_282, i8 %rk_addr_66" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7419 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_90 : Operation 7420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_283)   --->   "%xor_ln117_2384 = xor i8 %t_43, i8 13" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7420 'xor' 'xor_ln117_2384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 7421 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_283 = xor i8 %xor_ln117_2384, i8 %skey_load_27" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7421 'xor' 'xor_ln117_283' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 7422 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_283, i8 %rk_addr_67" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7422 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_90 : Operation 7423 [1/1] (0.99ns)   --->   "%xor_ln117_496 = xor i8 %rk_load_36, i8 %xor_ln117_484" [src/enc.c:117]   --->   Operation 7423 'xor' 'xor_ln117_496' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 7424 [1/1] (0.99ns)   --->   "%xor_ln117_497 = xor i8 %rk_load_37, i8 %xor_ln117_485" [src/enc.c:117]   --->   Operation 7424 'xor' 'xor_ln117_497' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 7425 [1/1] (0.99ns)   --->   "%xor_ln117_498 = xor i8 %rk_load_38, i8 %xor_ln117_486" [src/enc.c:117]   --->   Operation 7425 'xor' 'xor_ln117_498' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 7426 [1/1] (0.99ns)   --->   "%xor_ln117_499 = xor i8 %rk_load_39, i8 %xor_ln117_487" [src/enc.c:117]   --->   Operation 7426 'xor' 'xor_ln117_499' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 7427 [1/1] (0.00ns)   --->   "%zext_ln166_17 = zext i8 %xor_ln117_496" [src/enc.c:166->src/enc.c:188]   --->   Operation 7427 'zext' 'zext_ln166_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7428 [1/1] (0.00ns)   --->   "%clefia_s1_addr_70 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_17" [src/enc.c:166->src/enc.c:188]   --->   Operation 7428 'getelementptr' 'clefia_s1_addr_70' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7429 [2/2] (3.25ns)   --->   "%z_140 = load i8 %clefia_s1_addr_70" [src/enc.c:166->src/enc.c:188]   --->   Operation 7429 'load' 'z_140' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_90 : Operation 7430 [1/1] (0.00ns)   --->   "%zext_ln167_17 = zext i8 %xor_ln117_497" [src/enc.c:167->src/enc.c:188]   --->   Operation 7430 'zext' 'zext_ln167_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7431 [1/1] (0.00ns)   --->   "%clefia_s0_addr_70 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_17" [src/enc.c:167->src/enc.c:188]   --->   Operation 7431 'getelementptr' 'clefia_s0_addr_70' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7432 [2/2] (3.25ns)   --->   "%z_141 = load i8 %clefia_s0_addr_70" [src/enc.c:167->src/enc.c:188]   --->   Operation 7432 'load' 'z_141' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_90 : Operation 7433 [1/1] (0.00ns)   --->   "%zext_ln168_17 = zext i8 %xor_ln117_498" [src/enc.c:168->src/enc.c:188]   --->   Operation 7433 'zext' 'zext_ln168_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7434 [1/1] (0.00ns)   --->   "%clefia_s1_addr_71 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_17" [src/enc.c:168->src/enc.c:188]   --->   Operation 7434 'getelementptr' 'clefia_s1_addr_71' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7435 [2/2] (3.25ns)   --->   "%z_142 = load i8 %clefia_s1_addr_71" [src/enc.c:168->src/enc.c:188]   --->   Operation 7435 'load' 'z_142' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_90 : Operation 7436 [1/1] (0.00ns)   --->   "%zext_ln169_17 = zext i8 %xor_ln117_499" [src/enc.c:169->src/enc.c:188]   --->   Operation 7436 'zext' 'zext_ln169_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7437 [1/1] (0.00ns)   --->   "%clefia_s0_addr_71 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_17" [src/enc.c:169->src/enc.c:188]   --->   Operation 7437 'getelementptr' 'clefia_s0_addr_71' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 7438 [2/2] (3.25ns)   --->   "%z_143 = load i8 %clefia_s0_addr_71" [src/enc.c:169->src/enc.c:188]   --->   Operation 7438 'load' 'z_143' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 91 <SV = 90> <Delay = 6.99>
ST_91 : Operation 7439 [1/1] (0.00ns)   --->   "%rk_addr_68 = getelementptr i8 %rk, i64 0, i64 68" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7439 'getelementptr' 'rk_addr_68' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7440 [1/1] (0.00ns)   --->   "%rk_addr_69 = getelementptr i8 %rk, i64 0, i64 69" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7440 'getelementptr' 'rk_addr_69' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7441 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_284, i8 %rk_addr_68" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7441 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_91 : Operation 7442 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_285, i8 %rk_addr_69" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7442 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_91 : Operation 7443 [1/2] (3.25ns)   --->   "%z_140 = load i8 %clefia_s1_addr_70" [src/enc.c:166->src/enc.c:188]   --->   Operation 7443 'load' 'z_140' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_91 : Operation 7444 [1/2] (3.25ns)   --->   "%z_141 = load i8 %clefia_s0_addr_70" [src/enc.c:167->src/enc.c:188]   --->   Operation 7444 'load' 'z_141' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_91 : Operation 7445 [1/2] (3.25ns)   --->   "%z_142 = load i8 %clefia_s1_addr_71" [src/enc.c:168->src/enc.c:188]   --->   Operation 7445 'load' 'z_142' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_91 : Operation 7446 [1/2] (3.25ns)   --->   "%z_143 = load i8 %clefia_s0_addr_71" [src/enc.c:169->src/enc.c:188]   --->   Operation 7446 'load' 'z_143' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_91 : Operation 7447 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_348)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_141, i32 7" [src/enc.c:124]   --->   Operation 7447 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7448 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_348)   --->   "%xor_ln125_348 = xor i8 %z_141, i8 14" [src/enc.c:125]   --->   Operation 7448 'xor' 'xor_ln125_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7449 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_348 = select i1 %tmp_824, i8 %xor_ln125_348, i8 %z_141" [src/enc.c:124]   --->   Operation 7449 'select' 'select_ln124_348' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7450 [1/1] (0.00ns)   --->   "%trunc_ln127_1016 = trunc i8 %select_ln124_348" [src/enc.c:127]   --->   Operation 7450 'trunc' 'trunc_ln127_1016' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7451 [1/1] (0.00ns)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_348, i32 7" [src/enc.c:127]   --->   Operation 7451 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7452 [1/1] (0.00ns)   --->   "%x_assign_208 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1016, i1 %tmp_825" [src/enc.c:127]   --->   Operation 7452 'bitconcatenate' 'x_assign_208' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7453 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_349)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_348, i32 6" [src/enc.c:124]   --->   Operation 7453 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7454 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_349)   --->   "%xor_ln125_349 = xor i8 %x_assign_208, i8 14" [src/enc.c:125]   --->   Operation 7454 'xor' 'xor_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7455 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_349 = select i1 %tmp_826, i8 %xor_ln125_349, i8 %x_assign_208" [src/enc.c:124]   --->   Operation 7455 'select' 'select_ln124_349' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7456 [1/1] (0.00ns)   --->   "%trunc_ln127_1017 = trunc i8 %select_ln124_349" [src/enc.c:127]   --->   Operation 7456 'trunc' 'trunc_ln127_1017' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7457 [1/1] (0.00ns)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_349, i32 7" [src/enc.c:127]   --->   Operation 7457 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7458 [1/1] (0.00ns)   --->   "%x_assign_209 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1017, i1 %tmp_827" [src/enc.c:127]   --->   Operation 7458 'bitconcatenate' 'x_assign_209' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7459 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_350)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_349, i32 6" [src/enc.c:124]   --->   Operation 7459 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7460 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_350)   --->   "%xor_ln125_350 = xor i8 %x_assign_209, i8 14" [src/enc.c:125]   --->   Operation 7460 'xor' 'xor_ln125_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7461 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_350 = select i1 %tmp_828, i8 %xor_ln125_350, i8 %x_assign_209" [src/enc.c:124]   --->   Operation 7461 'select' 'select_ln124_350' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7462 [1/1] (0.00ns)   --->   "%trunc_ln127_1018 = trunc i8 %select_ln124_350" [src/enc.c:127]   --->   Operation 7462 'trunc' 'trunc_ln127_1018' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7463 [1/1] (0.00ns)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_350, i32 7" [src/enc.c:127]   --->   Operation 7463 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7464 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_351)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_142, i32 7" [src/enc.c:124]   --->   Operation 7464 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_351)   --->   "%xor_ln125_351 = xor i8 %z_142, i8 14" [src/enc.c:125]   --->   Operation 7465 'xor' 'xor_ln125_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7466 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_351 = select i1 %tmp_830, i8 %xor_ln125_351, i8 %z_142" [src/enc.c:124]   --->   Operation 7466 'select' 'select_ln124_351' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7467 [1/1] (0.00ns)   --->   "%trunc_ln127_1019 = trunc i8 %select_ln124_351" [src/enc.c:127]   --->   Operation 7467 'trunc' 'trunc_ln127_1019' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7468 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_351, i32 7" [src/enc.c:127]   --->   Operation 7468 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7469 [1/1] (0.00ns)   --->   "%x_assign_210 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1019, i1 %tmp_831" [src/enc.c:127]   --->   Operation 7469 'bitconcatenate' 'x_assign_210' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7470 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_352)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_143, i32 7" [src/enc.c:124]   --->   Operation 7470 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7471 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_352)   --->   "%xor_ln125_352 = xor i8 %z_143, i8 14" [src/enc.c:125]   --->   Operation 7471 'xor' 'xor_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7472 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_352 = select i1 %tmp_832, i8 %xor_ln125_352, i8 %z_143" [src/enc.c:124]   --->   Operation 7472 'select' 'select_ln124_352' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7473 [1/1] (0.00ns)   --->   "%trunc_ln127_1020 = trunc i8 %select_ln124_352" [src/enc.c:127]   --->   Operation 7473 'trunc' 'trunc_ln127_1020' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7474 [1/1] (0.00ns)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_352, i32 7" [src/enc.c:127]   --->   Operation 7474 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7475 [1/1] (0.00ns)   --->   "%x_assign_211 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1020, i1 %tmp_833" [src/enc.c:127]   --->   Operation 7475 'bitconcatenate' 'x_assign_211' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7476 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_353)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_352, i32 6" [src/enc.c:124]   --->   Operation 7476 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7477 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_353)   --->   "%xor_ln125_353 = xor i8 %x_assign_211, i8 14" [src/enc.c:125]   --->   Operation 7477 'xor' 'xor_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7478 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_353 = select i1 %tmp_834, i8 %xor_ln125_353, i8 %x_assign_211" [src/enc.c:124]   --->   Operation 7478 'select' 'select_ln124_353' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7479 [1/1] (0.00ns)   --->   "%trunc_ln127_1021 = trunc i8 %select_ln124_353" [src/enc.c:127]   --->   Operation 7479 'trunc' 'trunc_ln127_1021' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7480 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_353, i32 7" [src/enc.c:127]   --->   Operation 7480 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7481 [1/1] (0.00ns)   --->   "%x_assign_212 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1021, i1 %tmp_835" [src/enc.c:127]   --->   Operation 7481 'bitconcatenate' 'x_assign_212' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7482 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_354)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_353, i32 6" [src/enc.c:124]   --->   Operation 7482 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7483 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_354)   --->   "%xor_ln125_354 = xor i8 %x_assign_212, i8 14" [src/enc.c:125]   --->   Operation 7483 'xor' 'xor_ln125_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7484 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_354 = select i1 %tmp_836, i8 %xor_ln125_354, i8 %x_assign_212" [src/enc.c:124]   --->   Operation 7484 'select' 'select_ln124_354' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7485 [1/1] (0.00ns)   --->   "%trunc_ln127_1022 = trunc i8 %select_ln124_354" [src/enc.c:127]   --->   Operation 7485 'trunc' 'trunc_ln127_1022' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7486 [1/1] (0.00ns)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_354, i32 7" [src/enc.c:127]   --->   Operation 7486 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7487 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_355)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_140, i32 7" [src/enc.c:124]   --->   Operation 7487 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7488 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_355)   --->   "%xor_ln125_355 = xor i8 %z_140, i8 14" [src/enc.c:125]   --->   Operation 7488 'xor' 'xor_ln125_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7489 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_355 = select i1 %tmp_838, i8 %xor_ln125_355, i8 %z_140" [src/enc.c:124]   --->   Operation 7489 'select' 'select_ln124_355' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7490 [1/1] (0.00ns)   --->   "%trunc_ln127_1023 = trunc i8 %select_ln124_355" [src/enc.c:127]   --->   Operation 7490 'trunc' 'trunc_ln127_1023' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7491 [1/1] (0.00ns)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_355, i32 7" [src/enc.c:127]   --->   Operation 7491 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7492 [1/1] (0.00ns)   --->   "%x_assign_213 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1023, i1 %tmp_839" [src/enc.c:127]   --->   Operation 7492 'bitconcatenate' 'x_assign_213' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7493 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_356)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_355, i32 6" [src/enc.c:124]   --->   Operation 7493 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7494 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_356)   --->   "%xor_ln125_356 = xor i8 %x_assign_213, i8 14" [src/enc.c:125]   --->   Operation 7494 'xor' 'xor_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7495 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_356 = select i1 %tmp_840, i8 %xor_ln125_356, i8 %x_assign_213" [src/enc.c:124]   --->   Operation 7495 'select' 'select_ln124_356' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7496 [1/1] (0.00ns)   --->   "%trunc_ln127_1024 = trunc i8 %select_ln124_356" [src/enc.c:127]   --->   Operation 7496 'trunc' 'trunc_ln127_1024' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7497 [1/1] (0.00ns)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_356, i32 7" [src/enc.c:127]   --->   Operation 7497 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7498 [1/1] (0.00ns)   --->   "%x_assign_214 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1024, i1 %tmp_841" [src/enc.c:127]   --->   Operation 7498 'bitconcatenate' 'x_assign_214' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_357)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_356, i32 6" [src/enc.c:124]   --->   Operation 7499 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7500 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_357)   --->   "%xor_ln125_357 = xor i8 %x_assign_214, i8 14" [src/enc.c:125]   --->   Operation 7500 'xor' 'xor_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7501 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_357 = select i1 %tmp_842, i8 %xor_ln125_357, i8 %x_assign_214" [src/enc.c:124]   --->   Operation 7501 'select' 'select_ln124_357' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7502 [1/1] (0.00ns)   --->   "%trunc_ln127_1025 = trunc i8 %select_ln124_357" [src/enc.c:127]   --->   Operation 7502 'trunc' 'trunc_ln127_1025' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7503 [1/1] (0.00ns)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_357, i32 7" [src/enc.c:127]   --->   Operation 7503 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7504 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_358)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_351, i32 6" [src/enc.c:124]   --->   Operation 7504 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7505 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_358)   --->   "%xor_ln125_358 = xor i8 %x_assign_210, i8 14" [src/enc.c:125]   --->   Operation 7505 'xor' 'xor_ln125_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7506 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_358 = select i1 %tmp_844, i8 %xor_ln125_358, i8 %x_assign_210" [src/enc.c:124]   --->   Operation 7506 'select' 'select_ln124_358' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7507 [1/1] (0.00ns)   --->   "%trunc_ln127_1026 = trunc i8 %select_ln124_358" [src/enc.c:127]   --->   Operation 7507 'trunc' 'trunc_ln127_1026' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7508 [1/1] (0.00ns)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_358, i32 7" [src/enc.c:127]   --->   Operation 7508 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7509 [1/1] (0.00ns)   --->   "%x_assign_215 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1026, i1 %tmp_845" [src/enc.c:127]   --->   Operation 7509 'bitconcatenate' 'x_assign_215' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7510 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_359)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_358, i32 6" [src/enc.c:124]   --->   Operation 7510 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7511 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_359)   --->   "%xor_ln125_359 = xor i8 %x_assign_215, i8 14" [src/enc.c:125]   --->   Operation 7511 'xor' 'xor_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 7512 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_359 = select i1 %tmp_846, i8 %xor_ln125_359, i8 %x_assign_215" [src/enc.c:124]   --->   Operation 7512 'select' 'select_ln124_359' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 7513 [1/1] (0.00ns)   --->   "%trunc_ln127_1027 = trunc i8 %select_ln124_359" [src/enc.c:127]   --->   Operation 7513 'trunc' 'trunc_ln127_1027' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 7514 [1/1] (0.00ns)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_359, i32 7" [src/enc.c:127]   --->   Operation 7514 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>

State 92 <SV = 91> <Delay = 4.24>
ST_92 : Operation 7515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_286)   --->   "%trunc_ln217_2 = trunc i8 %xor_ln117_175" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 7515 'trunc' 'trunc_ln217_2' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_286)   --->   "%t_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln217_2, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 7516 'bitconcatenate' 't_46' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7517 [1/1] (0.00ns)   --->   "%rk_addr_70 = getelementptr i8 %rk, i64 0, i64 70" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7517 'getelementptr' 'rk_addr_70' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7518 [1/1] (0.00ns)   --->   "%rk_addr_71 = getelementptr i8 %rk, i64 0, i64 71" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7518 'getelementptr' 'rk_addr_71' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_286)   --->   "%xor_ln117_2387 = xor i8 %t_46, i8 249" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7519 'xor' 'xor_ln117_2387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7520 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_286 = xor i8 %xor_ln117_2387, i8 %skey_load_30" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7520 'xor' 'xor_ln117_286' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7521 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_286, i8 %rk_addr_70" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7521 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_92 : Operation 7522 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_287, i8 %rk_addr_71" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 7522 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_92 : Operation 7523 [1/1] (0.00ns)   --->   "%or_ln127_139 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1018, i1 %tmp_829" [src/enc.c:127]   --->   Operation 7523 'bitconcatenate' 'or_ln127_139' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7524 [1/1] (0.00ns)   --->   "%or_ln127_140 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1022, i1 %tmp_837" [src/enc.c:127]   --->   Operation 7524 'bitconcatenate' 'or_ln127_140' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7525 [1/1] (0.00ns)   --->   "%or_ln127_141 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1025, i1 %tmp_843" [src/enc.c:127]   --->   Operation 7525 'bitconcatenate' 'or_ln127_141' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7526 [1/1] (0.00ns)   --->   "%or_ln127_142 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1027, i1 %tmp_847" [src/enc.c:127]   --->   Operation 7526 'bitconcatenate' 'or_ln127_142' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 7527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_500)   --->   "%xor_ln117_2605 = xor i8 %x_assign_211, i8 %or_ln127_139" [src/enc.c:117]   --->   Operation 7527 'xor' 'xor_ln117_2605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_500)   --->   "%xor_ln117_2606 = xor i8 %xor_ln117_2605, i8 %z_140" [src/enc.c:117]   --->   Operation 7528 'xor' 'xor_ln117_2606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_500)   --->   "%xor_ln117_2607 = xor i8 %xor_ln117_460, i8 %or_ln127_140" [src/enc.c:117]   --->   Operation 7529 'xor' 'xor_ln117_2607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_500)   --->   "%xor_ln117_2608 = xor i8 %xor_ln117_2607, i8 %x_assign_210" [src/enc.c:117]   --->   Operation 7530 'xor' 'xor_ln117_2608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7531 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_500 = xor i8 %xor_ln117_2608, i8 %xor_ln117_2606" [src/enc.c:117]   --->   Operation 7531 'xor' 'xor_ln117_500' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_501)   --->   "%xor_ln117_2609 = xor i8 %x_assign_211, i8 %or_ln127_141" [src/enc.c:117]   --->   Operation 7532 'xor' 'xor_ln117_2609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_501)   --->   "%xor_ln117_2610 = xor i8 %xor_ln117_2609, i8 %z_141" [src/enc.c:117]   --->   Operation 7533 'xor' 'xor_ln117_2610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_501)   --->   "%xor_ln117_2611 = xor i8 %xor_ln117_461, i8 %or_ln127_142" [src/enc.c:117]   --->   Operation 7534 'xor' 'xor_ln117_2611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_501)   --->   "%xor_ln117_2612 = xor i8 %xor_ln117_2611, i8 %x_assign_210" [src/enc.c:117]   --->   Operation 7535 'xor' 'xor_ln117_2612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7536 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_501 = xor i8 %xor_ln117_2612, i8 %xor_ln117_2610" [src/enc.c:117]   --->   Operation 7536 'xor' 'xor_ln117_501' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_502)   --->   "%xor_ln117_2613 = xor i8 %x_assign_208, i8 %or_ln127_139" [src/enc.c:117]   --->   Operation 7537 'xor' 'xor_ln117_2613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_502)   --->   "%xor_ln117_2614 = xor i8 %xor_ln117_2613, i8 %z_142" [src/enc.c:117]   --->   Operation 7538 'xor' 'xor_ln117_2614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_502)   --->   "%xor_ln117_2615 = xor i8 %x_assign_213, i8 %or_ln127_140" [src/enc.c:117]   --->   Operation 7539 'xor' 'xor_ln117_2615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_502)   --->   "%xor_ln117_2616 = xor i8 %xor_ln117_2615, i8 %xor_ln117_462" [src/enc.c:117]   --->   Operation 7540 'xor' 'xor_ln117_2616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7541 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_502 = xor i8 %xor_ln117_2616, i8 %xor_ln117_2614" [src/enc.c:117]   --->   Operation 7541 'xor' 'xor_ln117_502' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_503)   --->   "%xor_ln117_2617 = xor i8 %x_assign_208, i8 %or_ln127_141" [src/enc.c:117]   --->   Operation 7542 'xor' 'xor_ln117_2617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_503)   --->   "%xor_ln117_2618 = xor i8 %xor_ln117_2617, i8 %z_143" [src/enc.c:117]   --->   Operation 7543 'xor' 'xor_ln117_2618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_503)   --->   "%xor_ln117_2619 = xor i8 %x_assign_213, i8 %or_ln127_142" [src/enc.c:117]   --->   Operation 7544 'xor' 'xor_ln117_2619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_503)   --->   "%xor_ln117_2620 = xor i8 %xor_ln117_2619, i8 %xor_ln117_463" [src/enc.c:117]   --->   Operation 7545 'xor' 'xor_ln117_2620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 7546 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_503 = xor i8 %xor_ln117_2620, i8 %xor_ln117_2618" [src/enc.c:117]   --->   Operation 7546 'xor' 'xor_ln117_503' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.25>
ST_93 : Operation 7547 [2/2] (3.25ns)   --->   "%rk_load_40 = load i8 %rk_addr_56" [src/enc.c:117]   --->   Operation 7547 'load' 'rk_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_93 : Operation 7548 [2/2] (3.25ns)   --->   "%rk_load_41 = load i8 %rk_addr_57" [src/enc.c:117]   --->   Operation 7548 'load' 'rk_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 94 <SV = 93> <Delay = 3.25>
ST_94 : Operation 7549 [1/2] (3.25ns)   --->   "%rk_load_40 = load i8 %rk_addr_56" [src/enc.c:117]   --->   Operation 7549 'load' 'rk_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_94 : Operation 7550 [1/2] (3.25ns)   --->   "%rk_load_41 = load i8 %rk_addr_57" [src/enc.c:117]   --->   Operation 7550 'load' 'rk_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_94 : Operation 7551 [2/2] (3.25ns)   --->   "%rk_load_42 = load i8 %rk_addr_58" [src/enc.c:117]   --->   Operation 7551 'load' 'rk_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_94 : Operation 7552 [2/2] (3.25ns)   --->   "%rk_load_43 = load i8 %rk_addr_59" [src/enc.c:117]   --->   Operation 7552 'load' 'rk_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 95 <SV = 94> <Delay = 3.25>
ST_95 : Operation 7553 [1/2] (3.25ns)   --->   "%rk_load_42 = load i8 %rk_addr_58" [src/enc.c:117]   --->   Operation 7553 'load' 'rk_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_95 : Operation 7554 [1/2] (3.25ns)   --->   "%rk_load_43 = load i8 %rk_addr_59" [src/enc.c:117]   --->   Operation 7554 'load' 'rk_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_95 : Operation 7555 [2/2] (3.25ns)   --->   "%rk_load_44 = load i8 %rk_addr_60" [src/enc.c:117]   --->   Operation 7555 'load' 'rk_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_95 : Operation 7556 [2/2] (3.25ns)   --->   "%rk_load_45 = load i8 %rk_addr_61" [src/enc.c:117]   --->   Operation 7556 'load' 'rk_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 96 <SV = 95> <Delay = 4.24>
ST_96 : Operation 7557 [1/1] (0.99ns)   --->   "%xor_ln117_504 = xor i8 %rk_load_40, i8 %xor_ln117_492" [src/enc.c:117]   --->   Operation 7557 'xor' 'xor_ln117_504' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 7558 [1/1] (0.99ns)   --->   "%xor_ln117_505 = xor i8 %rk_load_41, i8 %xor_ln117_493" [src/enc.c:117]   --->   Operation 7558 'xor' 'xor_ln117_505' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 7559 [1/1] (0.99ns)   --->   "%xor_ln117_506 = xor i8 %rk_load_42, i8 %xor_ln117_494" [src/enc.c:117]   --->   Operation 7559 'xor' 'xor_ln117_506' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 7560 [1/1] (0.99ns)   --->   "%xor_ln117_507 = xor i8 %rk_load_43, i8 %xor_ln117_495" [src/enc.c:117]   --->   Operation 7560 'xor' 'xor_ln117_507' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 7561 [1/1] (0.00ns)   --->   "%zext_ln143_18 = zext i8 %xor_ln117_504" [src/enc.c:143->src/enc.c:187]   --->   Operation 7561 'zext' 'zext_ln143_18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7562 [1/1] (0.00ns)   --->   "%clefia_s0_addr_72 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_18" [src/enc.c:143->src/enc.c:187]   --->   Operation 7562 'getelementptr' 'clefia_s0_addr_72' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7563 [2/2] (3.25ns)   --->   "%z_144 = load i8 %clefia_s0_addr_72" [src/enc.c:143->src/enc.c:187]   --->   Operation 7563 'load' 'z_144' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 7564 [1/1] (0.00ns)   --->   "%zext_ln144_18 = zext i8 %xor_ln117_505" [src/enc.c:144->src/enc.c:187]   --->   Operation 7564 'zext' 'zext_ln144_18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7565 [1/1] (0.00ns)   --->   "%clefia_s1_addr_72 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_18" [src/enc.c:144->src/enc.c:187]   --->   Operation 7565 'getelementptr' 'clefia_s1_addr_72' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7566 [2/2] (3.25ns)   --->   "%z_145 = load i8 %clefia_s1_addr_72" [src/enc.c:144->src/enc.c:187]   --->   Operation 7566 'load' 'z_145' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 7567 [1/1] (0.00ns)   --->   "%zext_ln145_18 = zext i8 %xor_ln117_506" [src/enc.c:145->src/enc.c:187]   --->   Operation 7567 'zext' 'zext_ln145_18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7568 [1/1] (0.00ns)   --->   "%clefia_s0_addr_73 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_18" [src/enc.c:145->src/enc.c:187]   --->   Operation 7568 'getelementptr' 'clefia_s0_addr_73' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7569 [2/2] (3.25ns)   --->   "%z_146 = load i8 %clefia_s0_addr_73" [src/enc.c:145->src/enc.c:187]   --->   Operation 7569 'load' 'z_146' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 7570 [1/1] (0.00ns)   --->   "%zext_ln146_18 = zext i8 %xor_ln117_507" [src/enc.c:146->src/enc.c:187]   --->   Operation 7570 'zext' 'zext_ln146_18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7571 [1/1] (0.00ns)   --->   "%clefia_s1_addr_73 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_18" [src/enc.c:146->src/enc.c:187]   --->   Operation 7571 'getelementptr' 'clefia_s1_addr_73' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 7572 [2/2] (3.25ns)   --->   "%z_147 = load i8 %clefia_s1_addr_73" [src/enc.c:146->src/enc.c:187]   --->   Operation 7572 'load' 'z_147' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 7573 [1/2] (3.25ns)   --->   "%rk_load_44 = load i8 %rk_addr_60" [src/enc.c:117]   --->   Operation 7573 'load' 'rk_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_96 : Operation 7574 [1/2] (3.25ns)   --->   "%rk_load_45 = load i8 %rk_addr_61" [src/enc.c:117]   --->   Operation 7574 'load' 'rk_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_96 : Operation 7575 [2/2] (3.25ns)   --->   "%rk_load_46 = load i8 %rk_addr_62" [src/enc.c:117]   --->   Operation 7575 'load' 'rk_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_96 : Operation 7576 [2/2] (3.25ns)   --->   "%rk_load_47 = load i8 %rk_addr_63" [src/enc.c:117]   --->   Operation 7576 'load' 'rk_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 97 <SV = 96> <Delay = 6.74>
ST_97 : Operation 7577 [1/1] (0.00ns)   --->   "%t_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln202_3, i4 %tmp_521" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 7577 'bitconcatenate' 't_48' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7578 [1/1] (0.00ns)   --->   "%t_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln203_3, i4 %tmp_522" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 7578 'bitconcatenate' 't_49' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7579 [1/1] (0.00ns)   --->   "%rk_addr_72 = getelementptr i8 %rk, i64 0, i64 72" [src/enc.c:271->src/enc.c:305]   --->   Operation 7579 'getelementptr' 'rk_addr_72' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7580 [1/1] (0.99ns)   --->   "%xor_ln117_288 = xor i8 %t_48, i8 94" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7580 'xor' 'xor_ln117_288' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7581 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_288, i8 %rk_addr_72" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7581 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_97 : Operation 7582 [1/1] (0.00ns)   --->   "%rk_addr_73 = getelementptr i8 %rk, i64 0, i64 73" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7582 'getelementptr' 'rk_addr_73' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7583 [1/1] (0.99ns)   --->   "%xor_ln117_289 = xor i8 %t_49, i8 133" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7583 'xor' 'xor_ln117_289' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7584 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_289, i8 %rk_addr_73" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7584 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_97 : Operation 7585 [1/2] (3.25ns)   --->   "%z_144 = load i8 %clefia_s0_addr_72" [src/enc.c:143->src/enc.c:187]   --->   Operation 7585 'load' 'z_144' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_97 : Operation 7586 [1/2] (3.25ns)   --->   "%z_145 = load i8 %clefia_s1_addr_72" [src/enc.c:144->src/enc.c:187]   --->   Operation 7586 'load' 'z_145' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_97 : Operation 7587 [1/2] (3.25ns)   --->   "%z_146 = load i8 %clefia_s0_addr_73" [src/enc.c:145->src/enc.c:187]   --->   Operation 7587 'load' 'z_146' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_97 : Operation 7588 [1/2] (3.25ns)   --->   "%z_147 = load i8 %clefia_s1_addr_73" [src/enc.c:146->src/enc.c:187]   --->   Operation 7588 'load' 'z_147' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_97 : Operation 7589 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_360)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_145, i32 7" [src/enc.c:124]   --->   Operation 7589 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7590 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_360)   --->   "%xor_ln125_360 = xor i8 %z_145, i8 14" [src/enc.c:125]   --->   Operation 7590 'xor' 'xor_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7591 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_360 = select i1 %tmp_848, i8 %xor_ln125_360, i8 %z_145" [src/enc.c:124]   --->   Operation 7591 'select' 'select_ln124_360' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7592 [1/1] (0.00ns)   --->   "%trunc_ln127_1028 = trunc i8 %select_ln124_360" [src/enc.c:127]   --->   Operation 7592 'trunc' 'trunc_ln127_1028' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7593 [1/1] (0.00ns)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_360, i32 7" [src/enc.c:127]   --->   Operation 7593 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7594 [1/1] (0.00ns)   --->   "%x_assign_216 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1028, i1 %tmp_849" [src/enc.c:127]   --->   Operation 7594 'bitconcatenate' 'x_assign_216' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7595 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_361)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_146, i32 7" [src/enc.c:124]   --->   Operation 7595 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7596 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_361)   --->   "%xor_ln125_361 = xor i8 %z_146, i8 14" [src/enc.c:125]   --->   Operation 7596 'xor' 'xor_ln125_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7597 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_361 = select i1 %tmp_850, i8 %xor_ln125_361, i8 %z_146" [src/enc.c:124]   --->   Operation 7597 'select' 'select_ln124_361' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7598 [1/1] (0.00ns)   --->   "%trunc_ln127_1029 = trunc i8 %select_ln124_361" [src/enc.c:127]   --->   Operation 7598 'trunc' 'trunc_ln127_1029' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7599 [1/1] (0.00ns)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_361, i32 7" [src/enc.c:127]   --->   Operation 7599 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7600 [1/1] (0.00ns)   --->   "%x_assign_217 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1029, i1 %tmp_851" [src/enc.c:127]   --->   Operation 7600 'bitconcatenate' 'x_assign_217' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7601 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_362)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_361, i32 6" [src/enc.c:124]   --->   Operation 7601 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7602 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_362)   --->   "%xor_ln125_362 = xor i8 %x_assign_217, i8 14" [src/enc.c:125]   --->   Operation 7602 'xor' 'xor_ln125_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7603 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_362 = select i1 %tmp_852, i8 %xor_ln125_362, i8 %x_assign_217" [src/enc.c:124]   --->   Operation 7603 'select' 'select_ln124_362' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7604 [1/1] (0.00ns)   --->   "%trunc_ln127_1030 = trunc i8 %select_ln124_362" [src/enc.c:127]   --->   Operation 7604 'trunc' 'trunc_ln127_1030' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7605 [1/1] (0.00ns)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_362, i32 7" [src/enc.c:127]   --->   Operation 7605 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7606 [1/1] (0.00ns)   --->   "%or_ln127_143 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1030, i1 %tmp_853" [src/enc.c:127]   --->   Operation 7606 'bitconcatenate' 'or_ln127_143' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7607 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_363)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_147, i32 7" [src/enc.c:124]   --->   Operation 7607 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7608 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_363)   --->   "%xor_ln125_363 = xor i8 %z_147, i8 14" [src/enc.c:125]   --->   Operation 7608 'xor' 'xor_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7609 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_363 = select i1 %tmp_854, i8 %xor_ln125_363, i8 %z_147" [src/enc.c:124]   --->   Operation 7609 'select' 'select_ln124_363' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7610 [1/1] (0.00ns)   --->   "%trunc_ln127_1031 = trunc i8 %select_ln124_363" [src/enc.c:127]   --->   Operation 7610 'trunc' 'trunc_ln127_1031' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7611 [1/1] (0.00ns)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_363, i32 7" [src/enc.c:127]   --->   Operation 7611 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7612 [1/1] (0.00ns)   --->   "%x_assign_218 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1031, i1 %tmp_855" [src/enc.c:127]   --->   Operation 7612 'bitconcatenate' 'x_assign_218' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7613 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_364)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_363, i32 6" [src/enc.c:124]   --->   Operation 7613 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7614 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_364)   --->   "%xor_ln125_364 = xor i8 %x_assign_218, i8 14" [src/enc.c:125]   --->   Operation 7614 'xor' 'xor_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7615 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_364 = select i1 %tmp_856, i8 %xor_ln125_364, i8 %x_assign_218" [src/enc.c:124]   --->   Operation 7615 'select' 'select_ln124_364' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7616 [1/1] (0.00ns)   --->   "%trunc_ln127_1032 = trunc i8 %select_ln124_364" [src/enc.c:127]   --->   Operation 7616 'trunc' 'trunc_ln127_1032' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7617 [1/1] (0.00ns)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_364, i32 7" [src/enc.c:127]   --->   Operation 7617 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7618 [1/1] (0.00ns)   --->   "%or_ln127_144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1032, i1 %tmp_857" [src/enc.c:127]   --->   Operation 7618 'bitconcatenate' 'or_ln127_144' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7619 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_365)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_144, i32 7" [src/enc.c:124]   --->   Operation 7619 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7620 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_365)   --->   "%xor_ln125_365 = xor i8 %z_144, i8 14" [src/enc.c:125]   --->   Operation 7620 'xor' 'xor_ln125_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7621 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_365 = select i1 %tmp_858, i8 %xor_ln125_365, i8 %z_144" [src/enc.c:124]   --->   Operation 7621 'select' 'select_ln124_365' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7622 [1/1] (0.00ns)   --->   "%trunc_ln127_1033 = trunc i8 %select_ln124_365" [src/enc.c:127]   --->   Operation 7622 'trunc' 'trunc_ln127_1033' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7623 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_365, i32 7" [src/enc.c:127]   --->   Operation 7623 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7624 [1/1] (0.00ns)   --->   "%x_assign_219 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1033, i1 %tmp_859" [src/enc.c:127]   --->   Operation 7624 'bitconcatenate' 'x_assign_219' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7625 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_366)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_365, i32 6" [src/enc.c:124]   --->   Operation 7625 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7626 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_366)   --->   "%xor_ln125_366 = xor i8 %x_assign_219, i8 14" [src/enc.c:125]   --->   Operation 7626 'xor' 'xor_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7627 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_366 = select i1 %tmp_860, i8 %xor_ln125_366, i8 %x_assign_219" [src/enc.c:124]   --->   Operation 7627 'select' 'select_ln124_366' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7628 [1/1] (0.00ns)   --->   "%trunc_ln127_1034 = trunc i8 %select_ln124_366" [src/enc.c:127]   --->   Operation 7628 'trunc' 'trunc_ln127_1034' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7629 [1/1] (0.00ns)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_366, i32 7" [src/enc.c:127]   --->   Operation 7629 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7630 [1/1] (0.00ns)   --->   "%or_ln127_145 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1034, i1 %tmp_861" [src/enc.c:127]   --->   Operation 7630 'bitconcatenate' 'or_ln127_145' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7631 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_367)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_360, i32 6" [src/enc.c:124]   --->   Operation 7631 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7632 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_367)   --->   "%xor_ln125_367 = xor i8 %x_assign_216, i8 14" [src/enc.c:125]   --->   Operation 7632 'xor' 'xor_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7633 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_367 = select i1 %tmp_862, i8 %xor_ln125_367, i8 %x_assign_216" [src/enc.c:124]   --->   Operation 7633 'select' 'select_ln124_367' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 7634 [1/1] (0.00ns)   --->   "%trunc_ln127_1035 = trunc i8 %select_ln124_367" [src/enc.c:127]   --->   Operation 7634 'trunc' 'trunc_ln127_1035' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7635 [1/1] (0.00ns)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_367, i32 7" [src/enc.c:127]   --->   Operation 7635 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7636 [1/1] (0.00ns)   --->   "%or_ln127_146 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1035, i1 %tmp_863" [src/enc.c:127]   --->   Operation 7636 'bitconcatenate' 'or_ln127_146' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 7637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_508)   --->   "%xor_ln117_2621 = xor i8 %x_assign_218, i8 %or_ln127_143" [src/enc.c:117]   --->   Operation 7637 'xor' 'xor_ln117_2621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_508)   --->   "%xor_ln117_2622 = xor i8 %xor_ln117_2621, i8 %z_144" [src/enc.c:117]   --->   Operation 7638 'xor' 'xor_ln117_2622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_508)   --->   "%xor_ln117_2623 = xor i8 %xor_ln117_484, i8 %or_ln127_144" [src/enc.c:117]   --->   Operation 7639 'xor' 'xor_ln117_2623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_508)   --->   "%xor_ln117_2624 = xor i8 %xor_ln117_2623, i8 %x_assign_216" [src/enc.c:117]   --->   Operation 7640 'xor' 'xor_ln117_2624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7641 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_508 = xor i8 %xor_ln117_2624, i8 %xor_ln117_2622" [src/enc.c:117]   --->   Operation 7641 'xor' 'xor_ln117_508' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_509)   --->   "%xor_ln117_2625 = xor i8 %x_assign_217, i8 %or_ln127_143" [src/enc.c:117]   --->   Operation 7642 'xor' 'xor_ln117_2625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_509)   --->   "%xor_ln117_2626 = xor i8 %xor_ln117_2625, i8 %z_145" [src/enc.c:117]   --->   Operation 7643 'xor' 'xor_ln117_2626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_509)   --->   "%xor_ln117_2627 = xor i8 %xor_ln117_485, i8 %or_ln127_144" [src/enc.c:117]   --->   Operation 7644 'xor' 'xor_ln117_2627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_509)   --->   "%xor_ln117_2628 = xor i8 %xor_ln117_2627, i8 %x_assign_219" [src/enc.c:117]   --->   Operation 7645 'xor' 'xor_ln117_2628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7646 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_509 = xor i8 %xor_ln117_2628, i8 %xor_ln117_2626" [src/enc.c:117]   --->   Operation 7646 'xor' 'xor_ln117_509' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_510)   --->   "%xor_ln117_2629 = xor i8 %or_ln127_145, i8 %x_assign_218" [src/enc.c:117]   --->   Operation 7647 'xor' 'xor_ln117_2629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_510)   --->   "%xor_ln117_2630 = xor i8 %xor_ln117_2629, i8 %z_146" [src/enc.c:117]   --->   Operation 7648 'xor' 'xor_ln117_2630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_510)   --->   "%xor_ln117_2631 = xor i8 %xor_ln117_486, i8 %or_ln127_146" [src/enc.c:117]   --->   Operation 7649 'xor' 'xor_ln117_2631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_510)   --->   "%xor_ln117_2632 = xor i8 %xor_ln117_2631, i8 %x_assign_216" [src/enc.c:117]   --->   Operation 7650 'xor' 'xor_ln117_2632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7651 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_510 = xor i8 %xor_ln117_2632, i8 %xor_ln117_2630" [src/enc.c:117]   --->   Operation 7651 'xor' 'xor_ln117_510' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_511)   --->   "%xor_ln117_2633 = xor i8 %x_assign_217, i8 %or_ln127_145" [src/enc.c:117]   --->   Operation 7652 'xor' 'xor_ln117_2633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_511)   --->   "%xor_ln117_2634 = xor i8 %xor_ln117_2633, i8 %z_147" [src/enc.c:117]   --->   Operation 7653 'xor' 'xor_ln117_2634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_511)   --->   "%xor_ln117_2635 = xor i8 %x_assign_219, i8 %or_ln127_146" [src/enc.c:117]   --->   Operation 7654 'xor' 'xor_ln117_2635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_511)   --->   "%xor_ln117_2636 = xor i8 %xor_ln117_2635, i8 %xor_ln117_487" [src/enc.c:117]   --->   Operation 7655 'xor' 'xor_ln117_2636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7656 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_511 = xor i8 %xor_ln117_2636, i8 %xor_ln117_2634" [src/enc.c:117]   --->   Operation 7656 'xor' 'xor_ln117_511' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 7657 [1/2] (3.25ns)   --->   "%rk_load_46 = load i8 %rk_addr_62" [src/enc.c:117]   --->   Operation 7657 'load' 'rk_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_97 : Operation 7658 [1/2] (3.25ns)   --->   "%rk_load_47 = load i8 %rk_addr_63" [src/enc.c:117]   --->   Operation 7658 'load' 'rk_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_97 : Operation 7659 [1/1] (0.99ns)   --->   "%xor_ln117_515 = xor i8 %rk_load_47, i8 %xor_ln117_503" [src/enc.c:117]   --->   Operation 7659 'xor' 'xor_ln117_515' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.24>
ST_98 : Operation 7660 [1/1] (0.00ns)   --->   "%t_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln204_3, i4 %tmp_523" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 7660 'bitconcatenate' 't_50' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7661 [1/1] (0.00ns)   --->   "%t_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln205_3, i4 %tmp_524" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 7661 'bitconcatenate' 't_51' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7662 [1/1] (0.00ns)   --->   "%rk_addr_74 = getelementptr i8 %rk, i64 0, i64 74" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7662 'getelementptr' 'rk_addr_74' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7663 [1/1] (0.99ns)   --->   "%xor_ln117_290 = xor i8 %t_50, i8 45" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7663 'xor' 'xor_ln117_290' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 7664 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_290, i8 %rk_addr_74" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7664 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_98 : Operation 7665 [1/1] (0.00ns)   --->   "%rk_addr_75 = getelementptr i8 %rk, i64 0, i64 75" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7665 'getelementptr' 'rk_addr_75' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7666 [1/1] (0.99ns)   --->   "%xor_ln117_291 = xor i8 %t_51, i8 54" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7666 'xor' 'xor_ln117_291' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 7667 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_291, i8 %rk_addr_75" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7667 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_98 : Operation 7668 [1/1] (0.99ns)   --->   "%xor_ln117_512 = xor i8 %rk_load_44, i8 %xor_ln117_500" [src/enc.c:117]   --->   Operation 7668 'xor' 'xor_ln117_512' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 7669 [1/1] (0.99ns)   --->   "%xor_ln117_513 = xor i8 %rk_load_45, i8 %xor_ln117_501" [src/enc.c:117]   --->   Operation 7669 'xor' 'xor_ln117_513' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 7670 [1/1] (0.99ns)   --->   "%xor_ln117_514 = xor i8 %rk_load_46, i8 %xor_ln117_502" [src/enc.c:117]   --->   Operation 7670 'xor' 'xor_ln117_514' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 7671 [1/1] (0.00ns)   --->   "%zext_ln166_18 = zext i8 %xor_ln117_512" [src/enc.c:166->src/enc.c:188]   --->   Operation 7671 'zext' 'zext_ln166_18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7672 [1/1] (0.00ns)   --->   "%clefia_s1_addr_74 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_18" [src/enc.c:166->src/enc.c:188]   --->   Operation 7672 'getelementptr' 'clefia_s1_addr_74' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7673 [2/2] (3.25ns)   --->   "%z_148 = load i8 %clefia_s1_addr_74" [src/enc.c:166->src/enc.c:188]   --->   Operation 7673 'load' 'z_148' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_98 : Operation 7674 [1/1] (0.00ns)   --->   "%zext_ln167_18 = zext i8 %xor_ln117_513" [src/enc.c:167->src/enc.c:188]   --->   Operation 7674 'zext' 'zext_ln167_18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7675 [1/1] (0.00ns)   --->   "%clefia_s0_addr_74 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_18" [src/enc.c:167->src/enc.c:188]   --->   Operation 7675 'getelementptr' 'clefia_s0_addr_74' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7676 [2/2] (3.25ns)   --->   "%z_149 = load i8 %clefia_s0_addr_74" [src/enc.c:167->src/enc.c:188]   --->   Operation 7676 'load' 'z_149' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_98 : Operation 7677 [1/1] (0.00ns)   --->   "%zext_ln168_18 = zext i8 %xor_ln117_514" [src/enc.c:168->src/enc.c:188]   --->   Operation 7677 'zext' 'zext_ln168_18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7678 [1/1] (0.00ns)   --->   "%clefia_s1_addr_75 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_18" [src/enc.c:168->src/enc.c:188]   --->   Operation 7678 'getelementptr' 'clefia_s1_addr_75' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7679 [2/2] (3.25ns)   --->   "%z_150 = load i8 %clefia_s1_addr_75" [src/enc.c:168->src/enc.c:188]   --->   Operation 7679 'load' 'z_150' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_98 : Operation 7680 [1/1] (0.00ns)   --->   "%zext_ln169_18 = zext i8 %xor_ln117_515" [src/enc.c:169->src/enc.c:188]   --->   Operation 7680 'zext' 'zext_ln169_18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7681 [1/1] (0.00ns)   --->   "%clefia_s0_addr_75 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_18" [src/enc.c:169->src/enc.c:188]   --->   Operation 7681 'getelementptr' 'clefia_s0_addr_75' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 7682 [2/2] (3.25ns)   --->   "%z_151 = load i8 %clefia_s0_addr_75" [src/enc.c:169->src/enc.c:188]   --->   Operation 7682 'load' 'z_151' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 99 <SV = 98> <Delay = 6.99>
ST_99 : Operation 7683 [1/1] (0.00ns)   --->   "%t_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln206_3, i4 %tmp_525" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 7683 'bitconcatenate' 't_52' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7684 [1/1] (0.00ns)   --->   "%t_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln207_3, i5 %tmp_526" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 7684 'bitconcatenate' 't_53' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7685 [1/1] (0.00ns)   --->   "%rk_addr_76 = getelementptr i8 %rk, i64 0, i64 76" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7685 'getelementptr' 'rk_addr_76' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7686 [1/1] (0.99ns)   --->   "%xor_ln117_292 = xor i8 %t_52, i8 50" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7686 'xor' 'xor_ln117_292' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7687 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_292, i8 %rk_addr_76" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7687 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_99 : Operation 7688 [1/1] (0.00ns)   --->   "%rk_addr_77 = getelementptr i8 %rk, i64 0, i64 77" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7688 'getelementptr' 'rk_addr_77' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7689 [1/1] (0.99ns)   --->   "%xor_ln117_293 = xor i8 %t_53, i8 164" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7689 'xor' 'xor_ln117_293' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7690 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_293, i8 %rk_addr_77" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7690 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_99 : Operation 7691 [1/2] (3.25ns)   --->   "%z_148 = load i8 %clefia_s1_addr_74" [src/enc.c:166->src/enc.c:188]   --->   Operation 7691 'load' 'z_148' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 7692 [1/2] (3.25ns)   --->   "%z_149 = load i8 %clefia_s0_addr_74" [src/enc.c:167->src/enc.c:188]   --->   Operation 7692 'load' 'z_149' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 7693 [1/2] (3.25ns)   --->   "%z_150 = load i8 %clefia_s1_addr_75" [src/enc.c:168->src/enc.c:188]   --->   Operation 7693 'load' 'z_150' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 7694 [1/2] (3.25ns)   --->   "%z_151 = load i8 %clefia_s0_addr_75" [src/enc.c:169->src/enc.c:188]   --->   Operation 7694 'load' 'z_151' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 7695 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_368)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_149, i32 7" [src/enc.c:124]   --->   Operation 7695 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7696 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_368)   --->   "%xor_ln125_368 = xor i8 %z_149, i8 14" [src/enc.c:125]   --->   Operation 7696 'xor' 'xor_ln125_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7697 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_368 = select i1 %tmp_864, i8 %xor_ln125_368, i8 %z_149" [src/enc.c:124]   --->   Operation 7697 'select' 'select_ln124_368' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7698 [1/1] (0.00ns)   --->   "%trunc_ln127_1036 = trunc i8 %select_ln124_368" [src/enc.c:127]   --->   Operation 7698 'trunc' 'trunc_ln127_1036' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7699 [1/1] (0.00ns)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_368, i32 7" [src/enc.c:127]   --->   Operation 7699 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7700 [1/1] (0.00ns)   --->   "%x_assign_220 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1036, i1 %tmp_865" [src/enc.c:127]   --->   Operation 7700 'bitconcatenate' 'x_assign_220' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7701 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_369)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_368, i32 6" [src/enc.c:124]   --->   Operation 7701 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7702 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_369)   --->   "%xor_ln125_369 = xor i8 %x_assign_220, i8 14" [src/enc.c:125]   --->   Operation 7702 'xor' 'xor_ln125_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7703 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_369 = select i1 %tmp_866, i8 %xor_ln125_369, i8 %x_assign_220" [src/enc.c:124]   --->   Operation 7703 'select' 'select_ln124_369' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7704 [1/1] (0.00ns)   --->   "%trunc_ln127_1037 = trunc i8 %select_ln124_369" [src/enc.c:127]   --->   Operation 7704 'trunc' 'trunc_ln127_1037' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7705 [1/1] (0.00ns)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_369, i32 7" [src/enc.c:127]   --->   Operation 7705 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7706 [1/1] (0.00ns)   --->   "%x_assign_221 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1037, i1 %tmp_867" [src/enc.c:127]   --->   Operation 7706 'bitconcatenate' 'x_assign_221' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7707 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_370)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_369, i32 6" [src/enc.c:124]   --->   Operation 7707 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7708 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_370)   --->   "%xor_ln125_370 = xor i8 %x_assign_221, i8 14" [src/enc.c:125]   --->   Operation 7708 'xor' 'xor_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7709 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_370 = select i1 %tmp_868, i8 %xor_ln125_370, i8 %x_assign_221" [src/enc.c:124]   --->   Operation 7709 'select' 'select_ln124_370' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7710 [1/1] (0.00ns)   --->   "%trunc_ln127_1038 = trunc i8 %select_ln124_370" [src/enc.c:127]   --->   Operation 7710 'trunc' 'trunc_ln127_1038' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7711 [1/1] (0.00ns)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_370, i32 7" [src/enc.c:127]   --->   Operation 7711 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7712 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_371)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_150, i32 7" [src/enc.c:124]   --->   Operation 7712 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7713 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_371)   --->   "%xor_ln125_371 = xor i8 %z_150, i8 14" [src/enc.c:125]   --->   Operation 7713 'xor' 'xor_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7714 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_371 = select i1 %tmp_870, i8 %xor_ln125_371, i8 %z_150" [src/enc.c:124]   --->   Operation 7714 'select' 'select_ln124_371' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7715 [1/1] (0.00ns)   --->   "%trunc_ln127_1039 = trunc i8 %select_ln124_371" [src/enc.c:127]   --->   Operation 7715 'trunc' 'trunc_ln127_1039' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7716 [1/1] (0.00ns)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_371, i32 7" [src/enc.c:127]   --->   Operation 7716 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7717 [1/1] (0.00ns)   --->   "%x_assign_222 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1039, i1 %tmp_871" [src/enc.c:127]   --->   Operation 7717 'bitconcatenate' 'x_assign_222' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7718 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_372)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_151, i32 7" [src/enc.c:124]   --->   Operation 7718 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7719 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_372)   --->   "%xor_ln125_372 = xor i8 %z_151, i8 14" [src/enc.c:125]   --->   Operation 7719 'xor' 'xor_ln125_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7720 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_372 = select i1 %tmp_872, i8 %xor_ln125_372, i8 %z_151" [src/enc.c:124]   --->   Operation 7720 'select' 'select_ln124_372' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7721 [1/1] (0.00ns)   --->   "%trunc_ln127_1040 = trunc i8 %select_ln124_372" [src/enc.c:127]   --->   Operation 7721 'trunc' 'trunc_ln127_1040' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7722 [1/1] (0.00ns)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_372, i32 7" [src/enc.c:127]   --->   Operation 7722 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7723 [1/1] (0.00ns)   --->   "%x_assign_223 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1040, i1 %tmp_873" [src/enc.c:127]   --->   Operation 7723 'bitconcatenate' 'x_assign_223' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7724 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_373)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_372, i32 6" [src/enc.c:124]   --->   Operation 7724 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7725 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_373)   --->   "%xor_ln125_373 = xor i8 %x_assign_223, i8 14" [src/enc.c:125]   --->   Operation 7725 'xor' 'xor_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7726 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_373 = select i1 %tmp_874, i8 %xor_ln125_373, i8 %x_assign_223" [src/enc.c:124]   --->   Operation 7726 'select' 'select_ln124_373' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7727 [1/1] (0.00ns)   --->   "%trunc_ln127_1041 = trunc i8 %select_ln124_373" [src/enc.c:127]   --->   Operation 7727 'trunc' 'trunc_ln127_1041' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7728 [1/1] (0.00ns)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_373, i32 7" [src/enc.c:127]   --->   Operation 7728 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7729 [1/1] (0.00ns)   --->   "%x_assign_224 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1041, i1 %tmp_875" [src/enc.c:127]   --->   Operation 7729 'bitconcatenate' 'x_assign_224' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7730 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_374)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_373, i32 6" [src/enc.c:124]   --->   Operation 7730 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7731 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_374)   --->   "%xor_ln125_374 = xor i8 %x_assign_224, i8 14" [src/enc.c:125]   --->   Operation 7731 'xor' 'xor_ln125_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7732 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_374 = select i1 %tmp_876, i8 %xor_ln125_374, i8 %x_assign_224" [src/enc.c:124]   --->   Operation 7732 'select' 'select_ln124_374' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7733 [1/1] (0.00ns)   --->   "%trunc_ln127_1042 = trunc i8 %select_ln124_374" [src/enc.c:127]   --->   Operation 7733 'trunc' 'trunc_ln127_1042' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7734 [1/1] (0.00ns)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_374, i32 7" [src/enc.c:127]   --->   Operation 7734 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7735 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_375)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_148, i32 7" [src/enc.c:124]   --->   Operation 7735 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7736 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_375)   --->   "%xor_ln125_375 = xor i8 %z_148, i8 14" [src/enc.c:125]   --->   Operation 7736 'xor' 'xor_ln125_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7737 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_375 = select i1 %tmp_878, i8 %xor_ln125_375, i8 %z_148" [src/enc.c:124]   --->   Operation 7737 'select' 'select_ln124_375' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7738 [1/1] (0.00ns)   --->   "%trunc_ln127_1043 = trunc i8 %select_ln124_375" [src/enc.c:127]   --->   Operation 7738 'trunc' 'trunc_ln127_1043' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7739 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_375, i32 7" [src/enc.c:127]   --->   Operation 7739 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7740 [1/1] (0.00ns)   --->   "%x_assign_225 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1043, i1 %tmp_879" [src/enc.c:127]   --->   Operation 7740 'bitconcatenate' 'x_assign_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7741 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_376)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_375, i32 6" [src/enc.c:124]   --->   Operation 7741 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7742 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_376)   --->   "%xor_ln125_376 = xor i8 %x_assign_225, i8 14" [src/enc.c:125]   --->   Operation 7742 'xor' 'xor_ln125_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7743 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_376 = select i1 %tmp_880, i8 %xor_ln125_376, i8 %x_assign_225" [src/enc.c:124]   --->   Operation 7743 'select' 'select_ln124_376' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7744 [1/1] (0.00ns)   --->   "%trunc_ln127_1044 = trunc i8 %select_ln124_376" [src/enc.c:127]   --->   Operation 7744 'trunc' 'trunc_ln127_1044' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7745 [1/1] (0.00ns)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_376, i32 7" [src/enc.c:127]   --->   Operation 7745 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7746 [1/1] (0.00ns)   --->   "%x_assign_226 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1044, i1 %tmp_881" [src/enc.c:127]   --->   Operation 7746 'bitconcatenate' 'x_assign_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7747 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_377)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_376, i32 6" [src/enc.c:124]   --->   Operation 7747 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7748 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_377)   --->   "%xor_ln125_377 = xor i8 %x_assign_226, i8 14" [src/enc.c:125]   --->   Operation 7748 'xor' 'xor_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7749 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_377 = select i1 %tmp_882, i8 %xor_ln125_377, i8 %x_assign_226" [src/enc.c:124]   --->   Operation 7749 'select' 'select_ln124_377' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7750 [1/1] (0.00ns)   --->   "%trunc_ln127_1045 = trunc i8 %select_ln124_377" [src/enc.c:127]   --->   Operation 7750 'trunc' 'trunc_ln127_1045' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7751 [1/1] (0.00ns)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_377, i32 7" [src/enc.c:127]   --->   Operation 7751 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7752 [1/1] (0.00ns)   --->   "%or_ln127_149 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1045, i1 %tmp_883" [src/enc.c:127]   --->   Operation 7752 'bitconcatenate' 'or_ln127_149' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7753 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_378)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_371, i32 6" [src/enc.c:124]   --->   Operation 7753 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7754 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_378)   --->   "%xor_ln125_378 = xor i8 %x_assign_222, i8 14" [src/enc.c:125]   --->   Operation 7754 'xor' 'xor_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7755 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_378 = select i1 %tmp_884, i8 %xor_ln125_378, i8 %x_assign_222" [src/enc.c:124]   --->   Operation 7755 'select' 'select_ln124_378' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7756 [1/1] (0.00ns)   --->   "%trunc_ln127_1046 = trunc i8 %select_ln124_378" [src/enc.c:127]   --->   Operation 7756 'trunc' 'trunc_ln127_1046' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7757 [1/1] (0.00ns)   --->   "%tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_378, i32 7" [src/enc.c:127]   --->   Operation 7757 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7758 [1/1] (0.00ns)   --->   "%x_assign_227 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1046, i1 %tmp_885" [src/enc.c:127]   --->   Operation 7758 'bitconcatenate' 'x_assign_227' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7759 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_379)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_378, i32 6" [src/enc.c:124]   --->   Operation 7759 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7760 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_379)   --->   "%xor_ln125_379 = xor i8 %x_assign_227, i8 14" [src/enc.c:125]   --->   Operation 7760 'xor' 'xor_ln125_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 7761 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_379 = select i1 %tmp_886, i8 %xor_ln125_379, i8 %x_assign_227" [src/enc.c:124]   --->   Operation 7761 'select' 'select_ln124_379' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 7762 [1/1] (0.00ns)   --->   "%trunc_ln127_1047 = trunc i8 %select_ln124_379" [src/enc.c:127]   --->   Operation 7762 'trunc' 'trunc_ln127_1047' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 7763 [1/1] (0.00ns)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_379, i32 7" [src/enc.c:127]   --->   Operation 7763 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>

State 100 <SV = 99> <Delay = 4.24>
ST_100 : Operation 7764 [1/1] (0.00ns)   --->   "%t_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i5.i1, i1 %trunc_ln208_3, i1 %tmp_488, i5 %trunc_ln209_2, i1 %tmp_487" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 7764 'bitconcatenate' 't_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 7765 [1/1] (0.00ns)   --->   "%t_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i1.i1.i1, i1 %tmp_527, i4 %trunc_ln209_3, i1 %tmp_486, i1 %tmp_504, i1 %tmp_520" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 7765 'bitconcatenate' 't_55' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 7766 [1/1] (0.00ns)   --->   "%rk_addr_78 = getelementptr i8 %rk, i64 0, i64 78" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7766 'getelementptr' 'rk_addr_78' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 7767 [1/1] (0.99ns)   --->   "%xor_ln117_294 = xor i8 %t_54, i8 100" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7767 'xor' 'xor_ln117_294' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7768 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_294, i8 %rk_addr_78" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7768 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_100 : Operation 7769 [1/1] (0.00ns)   --->   "%rk_addr_79 = getelementptr i8 %rk, i64 0, i64 79" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7769 'getelementptr' 'rk_addr_79' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 7770 [1/1] (0.99ns)   --->   "%xor_ln117_295 = xor i8 %t_55, i8 233" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7770 'xor' 'xor_ln117_295' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7771 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_295, i8 %rk_addr_79" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7771 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_100 : Operation 7772 [1/1] (0.00ns)   --->   "%or_ln127_147 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1038, i1 %tmp_869" [src/enc.c:127]   --->   Operation 7772 'bitconcatenate' 'or_ln127_147' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 7773 [1/1] (0.00ns)   --->   "%or_ln127_148 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1042, i1 %tmp_877" [src/enc.c:127]   --->   Operation 7773 'bitconcatenate' 'or_ln127_148' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 7774 [1/1] (0.00ns)   --->   "%or_ln127_150 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1047, i1 %tmp_887" [src/enc.c:127]   --->   Operation 7774 'bitconcatenate' 'or_ln127_150' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 7775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_516)   --->   "%xor_ln117_2637 = xor i8 %x_assign_223, i8 %or_ln127_147" [src/enc.c:117]   --->   Operation 7775 'xor' 'xor_ln117_2637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_516)   --->   "%xor_ln117_2638 = xor i8 %xor_ln117_2637, i8 %z_148" [src/enc.c:117]   --->   Operation 7776 'xor' 'xor_ln117_2638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_516)   --->   "%xor_ln117_2639 = xor i8 %xor_ln117_476, i8 %or_ln127_148" [src/enc.c:117]   --->   Operation 7777 'xor' 'xor_ln117_2639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_516)   --->   "%xor_ln117_2640 = xor i8 %xor_ln117_2639, i8 %x_assign_222" [src/enc.c:117]   --->   Operation 7778 'xor' 'xor_ln117_2640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7779 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_516 = xor i8 %xor_ln117_2640, i8 %xor_ln117_2638" [src/enc.c:117]   --->   Operation 7779 'xor' 'xor_ln117_516' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_517)   --->   "%xor_ln117_2641 = xor i8 %x_assign_223, i8 %or_ln127_149" [src/enc.c:117]   --->   Operation 7780 'xor' 'xor_ln117_2641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_517)   --->   "%xor_ln117_2642 = xor i8 %xor_ln117_2641, i8 %z_149" [src/enc.c:117]   --->   Operation 7781 'xor' 'xor_ln117_2642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_517)   --->   "%xor_ln117_2643 = xor i8 %xor_ln117_477, i8 %or_ln127_150" [src/enc.c:117]   --->   Operation 7782 'xor' 'xor_ln117_2643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_517)   --->   "%xor_ln117_2644 = xor i8 %xor_ln117_2643, i8 %x_assign_222" [src/enc.c:117]   --->   Operation 7783 'xor' 'xor_ln117_2644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7784 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_517 = xor i8 %xor_ln117_2644, i8 %xor_ln117_2642" [src/enc.c:117]   --->   Operation 7784 'xor' 'xor_ln117_517' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_518)   --->   "%xor_ln117_2645 = xor i8 %x_assign_220, i8 %or_ln127_147" [src/enc.c:117]   --->   Operation 7785 'xor' 'xor_ln117_2645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_518)   --->   "%xor_ln117_2646 = xor i8 %xor_ln117_2645, i8 %z_150" [src/enc.c:117]   --->   Operation 7786 'xor' 'xor_ln117_2646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_518)   --->   "%xor_ln117_2647 = xor i8 %x_assign_225, i8 %or_ln127_148" [src/enc.c:117]   --->   Operation 7787 'xor' 'xor_ln117_2647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_518)   --->   "%xor_ln117_2648 = xor i8 %xor_ln117_2647, i8 %xor_ln117_478" [src/enc.c:117]   --->   Operation 7788 'xor' 'xor_ln117_2648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7789 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_518 = xor i8 %xor_ln117_2648, i8 %xor_ln117_2646" [src/enc.c:117]   --->   Operation 7789 'xor' 'xor_ln117_518' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_519)   --->   "%xor_ln117_2649 = xor i8 %x_assign_220, i8 %or_ln127_149" [src/enc.c:117]   --->   Operation 7790 'xor' 'xor_ln117_2649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_519)   --->   "%xor_ln117_2650 = xor i8 %xor_ln117_2649, i8 %z_151" [src/enc.c:117]   --->   Operation 7791 'xor' 'xor_ln117_2650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_519)   --->   "%xor_ln117_2651 = xor i8 %x_assign_225, i8 %or_ln127_150" [src/enc.c:117]   --->   Operation 7792 'xor' 'xor_ln117_2651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_519)   --->   "%xor_ln117_2652 = xor i8 %xor_ln117_2651, i8 %xor_ln117_479" [src/enc.c:117]   --->   Operation 7793 'xor' 'xor_ln117_2652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 7794 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_519 = xor i8 %xor_ln117_2652, i8 %xor_ln117_2650" [src/enc.c:117]   --->   Operation 7794 'xor' 'xor_ln117_519' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.25>
ST_101 : Operation 7795 [2/2] (3.25ns)   --->   "%rk_load_48 = load i8 %rk_addr_64" [src/enc.c:117]   --->   Operation 7795 'load' 'rk_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_101 : Operation 7796 [2/2] (3.25ns)   --->   "%rk_load_49 = load i8 %rk_addr_65" [src/enc.c:117]   --->   Operation 7796 'load' 'rk_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 102 <SV = 101> <Delay = 3.25>
ST_102 : Operation 7797 [1/2] (3.25ns)   --->   "%rk_load_48 = load i8 %rk_addr_64" [src/enc.c:117]   --->   Operation 7797 'load' 'rk_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_102 : Operation 7798 [1/2] (3.25ns)   --->   "%rk_load_49 = load i8 %rk_addr_65" [src/enc.c:117]   --->   Operation 7798 'load' 'rk_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_102 : Operation 7799 [2/2] (3.25ns)   --->   "%rk_load_50 = load i8 %rk_addr_66" [src/enc.c:117]   --->   Operation 7799 'load' 'rk_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_102 : Operation 7800 [2/2] (3.25ns)   --->   "%rk_load_51 = load i8 %rk_addr_67" [src/enc.c:117]   --->   Operation 7800 'load' 'rk_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 103 <SV = 102> <Delay = 3.25>
ST_103 : Operation 7801 [1/2] (3.25ns)   --->   "%rk_load_50 = load i8 %rk_addr_66" [src/enc.c:117]   --->   Operation 7801 'load' 'rk_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_103 : Operation 7802 [1/2] (3.25ns)   --->   "%rk_load_51 = load i8 %rk_addr_67" [src/enc.c:117]   --->   Operation 7802 'load' 'rk_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_103 : Operation 7803 [2/2] (3.25ns)   --->   "%rk_load_52 = load i8 %rk_addr_68" [src/enc.c:117]   --->   Operation 7803 'load' 'rk_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_103 : Operation 7804 [2/2] (3.25ns)   --->   "%rk_load_53 = load i8 %rk_addr_69" [src/enc.c:117]   --->   Operation 7804 'load' 'rk_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 104 <SV = 103> <Delay = 4.24>
ST_104 : Operation 7805 [1/1] (0.99ns)   --->   "%xor_ln117_520 = xor i8 %rk_load_48, i8 %xor_ln117_508" [src/enc.c:117]   --->   Operation 7805 'xor' 'xor_ln117_520' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 7806 [1/1] (0.99ns)   --->   "%xor_ln117_521 = xor i8 %rk_load_49, i8 %xor_ln117_509" [src/enc.c:117]   --->   Operation 7806 'xor' 'xor_ln117_521' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 7807 [1/1] (0.99ns)   --->   "%xor_ln117_522 = xor i8 %rk_load_50, i8 %xor_ln117_510" [src/enc.c:117]   --->   Operation 7807 'xor' 'xor_ln117_522' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 7808 [1/1] (0.99ns)   --->   "%xor_ln117_523 = xor i8 %rk_load_51, i8 %xor_ln117_511" [src/enc.c:117]   --->   Operation 7808 'xor' 'xor_ln117_523' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 7809 [1/1] (0.00ns)   --->   "%zext_ln143_19 = zext i8 %xor_ln117_520" [src/enc.c:143->src/enc.c:187]   --->   Operation 7809 'zext' 'zext_ln143_19' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7810 [1/1] (0.00ns)   --->   "%clefia_s0_addr_76 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_19" [src/enc.c:143->src/enc.c:187]   --->   Operation 7810 'getelementptr' 'clefia_s0_addr_76' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7811 [2/2] (3.25ns)   --->   "%z_152 = load i8 %clefia_s0_addr_76" [src/enc.c:143->src/enc.c:187]   --->   Operation 7811 'load' 'z_152' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 7812 [1/1] (0.00ns)   --->   "%zext_ln144_19 = zext i8 %xor_ln117_521" [src/enc.c:144->src/enc.c:187]   --->   Operation 7812 'zext' 'zext_ln144_19' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7813 [1/1] (0.00ns)   --->   "%clefia_s1_addr_76 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_19" [src/enc.c:144->src/enc.c:187]   --->   Operation 7813 'getelementptr' 'clefia_s1_addr_76' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7814 [2/2] (3.25ns)   --->   "%z_153 = load i8 %clefia_s1_addr_76" [src/enc.c:144->src/enc.c:187]   --->   Operation 7814 'load' 'z_153' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 7815 [1/1] (0.00ns)   --->   "%zext_ln145_19 = zext i8 %xor_ln117_522" [src/enc.c:145->src/enc.c:187]   --->   Operation 7815 'zext' 'zext_ln145_19' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7816 [1/1] (0.00ns)   --->   "%clefia_s0_addr_77 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_19" [src/enc.c:145->src/enc.c:187]   --->   Operation 7816 'getelementptr' 'clefia_s0_addr_77' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7817 [2/2] (3.25ns)   --->   "%z_154 = load i8 %clefia_s0_addr_77" [src/enc.c:145->src/enc.c:187]   --->   Operation 7817 'load' 'z_154' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 7818 [1/1] (0.00ns)   --->   "%zext_ln146_19 = zext i8 %xor_ln117_523" [src/enc.c:146->src/enc.c:187]   --->   Operation 7818 'zext' 'zext_ln146_19' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7819 [1/1] (0.00ns)   --->   "%clefia_s1_addr_77 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_19" [src/enc.c:146->src/enc.c:187]   --->   Operation 7819 'getelementptr' 'clefia_s1_addr_77' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 7820 [2/2] (3.25ns)   --->   "%z_155 = load i8 %clefia_s1_addr_77" [src/enc.c:146->src/enc.c:187]   --->   Operation 7820 'load' 'z_155' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 7821 [1/2] (3.25ns)   --->   "%rk_load_52 = load i8 %rk_addr_68" [src/enc.c:117]   --->   Operation 7821 'load' 'rk_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_104 : Operation 7822 [1/2] (3.25ns)   --->   "%rk_load_53 = load i8 %rk_addr_69" [src/enc.c:117]   --->   Operation 7822 'load' 'rk_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_104 : Operation 7823 [2/2] (3.25ns)   --->   "%rk_load_54 = load i8 %rk_addr_70" [src/enc.c:117]   --->   Operation 7823 'load' 'rk_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_104 : Operation 7824 [2/2] (3.25ns)   --->   "%rk_load_55 = load i8 %rk_addr_71" [src/enc.c:117]   --->   Operation 7824 'load' 'rk_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 105 <SV = 104> <Delay = 6.74>
ST_105 : Operation 7825 [1/1] (0.00ns)   --->   "%t_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i4.i1, i3 %trunc_ln202_2, i4 %tmp_529, i1 %tmp_528" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 7825 'bitconcatenate' 't_56' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7826 [1/1] (0.00ns)   --->   "%t_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i1.i1, i1 %trunc_ln203, i5 %tmp_512, i1 %trunc_ln202, i1 %tmp_530" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 7826 'bitconcatenate' 't_57' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7827 [1/1] (0.00ns)   --->   "%rk_addr_80 = getelementptr i8 %rk, i64 0, i64 80" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7827 'getelementptr' 'rk_addr_80' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7828 [1/1] (0.99ns)   --->   "%xor_ln117_296 = xor i8 %t_56, i8 195" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7828 'xor' 'xor_ln117_296' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7829 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_296, i8 %rk_addr_80" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7829 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_105 : Operation 7830 [1/1] (0.00ns)   --->   "%rk_addr_81 = getelementptr i8 %rk, i64 0, i64 81" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7830 'getelementptr' 'rk_addr_81' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7831 [1/1] (0.99ns)   --->   "%xor_ln117_297 = xor i8 %t_57, i8 83" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7831 'xor' 'xor_ln117_297' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7832 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_297, i8 %rk_addr_81" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7832 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_105 : Operation 7833 [1/2] (3.25ns)   --->   "%z_152 = load i8 %clefia_s0_addr_76" [src/enc.c:143->src/enc.c:187]   --->   Operation 7833 'load' 'z_152' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_105 : Operation 7834 [1/2] (3.25ns)   --->   "%z_153 = load i8 %clefia_s1_addr_76" [src/enc.c:144->src/enc.c:187]   --->   Operation 7834 'load' 'z_153' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_105 : Operation 7835 [1/2] (3.25ns)   --->   "%z_154 = load i8 %clefia_s0_addr_77" [src/enc.c:145->src/enc.c:187]   --->   Operation 7835 'load' 'z_154' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_105 : Operation 7836 [1/2] (3.25ns)   --->   "%z_155 = load i8 %clefia_s1_addr_77" [src/enc.c:146->src/enc.c:187]   --->   Operation 7836 'load' 'z_155' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_105 : Operation 7837 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_380)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_153, i32 7" [src/enc.c:124]   --->   Operation 7837 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7838 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_380)   --->   "%xor_ln125_380 = xor i8 %z_153, i8 14" [src/enc.c:125]   --->   Operation 7838 'xor' 'xor_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7839 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_380 = select i1 %tmp_888, i8 %xor_ln125_380, i8 %z_153" [src/enc.c:124]   --->   Operation 7839 'select' 'select_ln124_380' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7840 [1/1] (0.00ns)   --->   "%trunc_ln127_1048 = trunc i8 %select_ln124_380" [src/enc.c:127]   --->   Operation 7840 'trunc' 'trunc_ln127_1048' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7841 [1/1] (0.00ns)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_380, i32 7" [src/enc.c:127]   --->   Operation 7841 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7842 [1/1] (0.00ns)   --->   "%x_assign_228 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1048, i1 %tmp_889" [src/enc.c:127]   --->   Operation 7842 'bitconcatenate' 'x_assign_228' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7843 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_381)   --->   "%tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_154, i32 7" [src/enc.c:124]   --->   Operation 7843 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7844 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_381)   --->   "%xor_ln125_381 = xor i8 %z_154, i8 14" [src/enc.c:125]   --->   Operation 7844 'xor' 'xor_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7845 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_381 = select i1 %tmp_890, i8 %xor_ln125_381, i8 %z_154" [src/enc.c:124]   --->   Operation 7845 'select' 'select_ln124_381' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7846 [1/1] (0.00ns)   --->   "%trunc_ln127_1049 = trunc i8 %select_ln124_381" [src/enc.c:127]   --->   Operation 7846 'trunc' 'trunc_ln127_1049' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7847 [1/1] (0.00ns)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_381, i32 7" [src/enc.c:127]   --->   Operation 7847 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7848 [1/1] (0.00ns)   --->   "%x_assign_229 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1049, i1 %tmp_891" [src/enc.c:127]   --->   Operation 7848 'bitconcatenate' 'x_assign_229' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7849 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_382)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_381, i32 6" [src/enc.c:124]   --->   Operation 7849 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7850 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_382)   --->   "%xor_ln125_382 = xor i8 %x_assign_229, i8 14" [src/enc.c:125]   --->   Operation 7850 'xor' 'xor_ln125_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7851 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_382 = select i1 %tmp_892, i8 %xor_ln125_382, i8 %x_assign_229" [src/enc.c:124]   --->   Operation 7851 'select' 'select_ln124_382' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7852 [1/1] (0.00ns)   --->   "%trunc_ln127_1050 = trunc i8 %select_ln124_382" [src/enc.c:127]   --->   Operation 7852 'trunc' 'trunc_ln127_1050' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7853 [1/1] (0.00ns)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_382, i32 7" [src/enc.c:127]   --->   Operation 7853 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7854 [1/1] (0.00ns)   --->   "%or_ln127_151 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1050, i1 %tmp_893" [src/enc.c:127]   --->   Operation 7854 'bitconcatenate' 'or_ln127_151' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7855 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_383)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_155, i32 7" [src/enc.c:124]   --->   Operation 7855 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7856 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_383)   --->   "%xor_ln125_383 = xor i8 %z_155, i8 14" [src/enc.c:125]   --->   Operation 7856 'xor' 'xor_ln125_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7857 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_383 = select i1 %tmp_894, i8 %xor_ln125_383, i8 %z_155" [src/enc.c:124]   --->   Operation 7857 'select' 'select_ln124_383' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7858 [1/1] (0.00ns)   --->   "%trunc_ln127_1051 = trunc i8 %select_ln124_383" [src/enc.c:127]   --->   Operation 7858 'trunc' 'trunc_ln127_1051' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7859 [1/1] (0.00ns)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_383, i32 7" [src/enc.c:127]   --->   Operation 7859 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7860 [1/1] (0.00ns)   --->   "%x_assign_230 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1051, i1 %tmp_895" [src/enc.c:127]   --->   Operation 7860 'bitconcatenate' 'x_assign_230' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7861 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_384)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_383, i32 6" [src/enc.c:124]   --->   Operation 7861 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7862 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_384)   --->   "%xor_ln125_384 = xor i8 %x_assign_230, i8 14" [src/enc.c:125]   --->   Operation 7862 'xor' 'xor_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7863 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_384 = select i1 %tmp_896, i8 %xor_ln125_384, i8 %x_assign_230" [src/enc.c:124]   --->   Operation 7863 'select' 'select_ln124_384' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7864 [1/1] (0.00ns)   --->   "%trunc_ln127_1052 = trunc i8 %select_ln124_384" [src/enc.c:127]   --->   Operation 7864 'trunc' 'trunc_ln127_1052' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7865 [1/1] (0.00ns)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_384, i32 7" [src/enc.c:127]   --->   Operation 7865 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7866 [1/1] (0.00ns)   --->   "%or_ln127_152 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1052, i1 %tmp_897" [src/enc.c:127]   --->   Operation 7866 'bitconcatenate' 'or_ln127_152' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7867 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_385)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_152, i32 7" [src/enc.c:124]   --->   Operation 7867 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7868 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_385)   --->   "%xor_ln125_385 = xor i8 %z_152, i8 14" [src/enc.c:125]   --->   Operation 7868 'xor' 'xor_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7869 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_385 = select i1 %tmp_898, i8 %xor_ln125_385, i8 %z_152" [src/enc.c:124]   --->   Operation 7869 'select' 'select_ln124_385' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7870 [1/1] (0.00ns)   --->   "%trunc_ln127_1053 = trunc i8 %select_ln124_385" [src/enc.c:127]   --->   Operation 7870 'trunc' 'trunc_ln127_1053' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7871 [1/1] (0.00ns)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_385, i32 7" [src/enc.c:127]   --->   Operation 7871 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7872 [1/1] (0.00ns)   --->   "%x_assign_231 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1053, i1 %tmp_899" [src/enc.c:127]   --->   Operation 7872 'bitconcatenate' 'x_assign_231' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7873 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_386)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_385, i32 6" [src/enc.c:124]   --->   Operation 7873 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7874 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_386)   --->   "%xor_ln125_386 = xor i8 %x_assign_231, i8 14" [src/enc.c:125]   --->   Operation 7874 'xor' 'xor_ln125_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7875 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_386 = select i1 %tmp_900, i8 %xor_ln125_386, i8 %x_assign_231" [src/enc.c:124]   --->   Operation 7875 'select' 'select_ln124_386' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7876 [1/1] (0.00ns)   --->   "%trunc_ln127_1054 = trunc i8 %select_ln124_386" [src/enc.c:127]   --->   Operation 7876 'trunc' 'trunc_ln127_1054' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7877 [1/1] (0.00ns)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_386, i32 7" [src/enc.c:127]   --->   Operation 7877 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7878 [1/1] (0.00ns)   --->   "%or_ln127_153 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1054, i1 %tmp_901" [src/enc.c:127]   --->   Operation 7878 'bitconcatenate' 'or_ln127_153' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7879 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_387)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_380, i32 6" [src/enc.c:124]   --->   Operation 7879 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7880 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_387)   --->   "%xor_ln125_387 = xor i8 %x_assign_228, i8 14" [src/enc.c:125]   --->   Operation 7880 'xor' 'xor_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7881 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_387 = select i1 %tmp_902, i8 %xor_ln125_387, i8 %x_assign_228" [src/enc.c:124]   --->   Operation 7881 'select' 'select_ln124_387' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 7882 [1/1] (0.00ns)   --->   "%trunc_ln127_1055 = trunc i8 %select_ln124_387" [src/enc.c:127]   --->   Operation 7882 'trunc' 'trunc_ln127_1055' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7883 [1/1] (0.00ns)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_387, i32 7" [src/enc.c:127]   --->   Operation 7883 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7884 [1/1] (0.00ns)   --->   "%or_ln127_154 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1055, i1 %tmp_903" [src/enc.c:127]   --->   Operation 7884 'bitconcatenate' 'or_ln127_154' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 7885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_524)   --->   "%xor_ln117_2653 = xor i8 %x_assign_230, i8 %or_ln127_151" [src/enc.c:117]   --->   Operation 7885 'xor' 'xor_ln117_2653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_524)   --->   "%xor_ln117_2654 = xor i8 %xor_ln117_2653, i8 %z_152" [src/enc.c:117]   --->   Operation 7886 'xor' 'xor_ln117_2654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_524)   --->   "%xor_ln117_2655 = xor i8 %xor_ln117_500, i8 %or_ln127_152" [src/enc.c:117]   --->   Operation 7887 'xor' 'xor_ln117_2655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_524)   --->   "%xor_ln117_2656 = xor i8 %xor_ln117_2655, i8 %x_assign_228" [src/enc.c:117]   --->   Operation 7888 'xor' 'xor_ln117_2656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7889 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_524 = xor i8 %xor_ln117_2656, i8 %xor_ln117_2654" [src/enc.c:117]   --->   Operation 7889 'xor' 'xor_ln117_524' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_525)   --->   "%xor_ln117_2657 = xor i8 %x_assign_229, i8 %or_ln127_151" [src/enc.c:117]   --->   Operation 7890 'xor' 'xor_ln117_2657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_525)   --->   "%xor_ln117_2658 = xor i8 %xor_ln117_2657, i8 %z_153" [src/enc.c:117]   --->   Operation 7891 'xor' 'xor_ln117_2658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_525)   --->   "%xor_ln117_2659 = xor i8 %xor_ln117_501, i8 %or_ln127_152" [src/enc.c:117]   --->   Operation 7892 'xor' 'xor_ln117_2659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_525)   --->   "%xor_ln117_2660 = xor i8 %xor_ln117_2659, i8 %x_assign_231" [src/enc.c:117]   --->   Operation 7893 'xor' 'xor_ln117_2660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7894 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_525 = xor i8 %xor_ln117_2660, i8 %xor_ln117_2658" [src/enc.c:117]   --->   Operation 7894 'xor' 'xor_ln117_525' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_526)   --->   "%xor_ln117_2661 = xor i8 %or_ln127_153, i8 %x_assign_230" [src/enc.c:117]   --->   Operation 7895 'xor' 'xor_ln117_2661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_526)   --->   "%xor_ln117_2662 = xor i8 %xor_ln117_2661, i8 %z_154" [src/enc.c:117]   --->   Operation 7896 'xor' 'xor_ln117_2662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_526)   --->   "%xor_ln117_2663 = xor i8 %xor_ln117_502, i8 %or_ln127_154" [src/enc.c:117]   --->   Operation 7897 'xor' 'xor_ln117_2663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_526)   --->   "%xor_ln117_2664 = xor i8 %xor_ln117_2663, i8 %x_assign_228" [src/enc.c:117]   --->   Operation 7898 'xor' 'xor_ln117_2664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7899 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_526 = xor i8 %xor_ln117_2664, i8 %xor_ln117_2662" [src/enc.c:117]   --->   Operation 7899 'xor' 'xor_ln117_526' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_527)   --->   "%xor_ln117_2665 = xor i8 %x_assign_229, i8 %or_ln127_153" [src/enc.c:117]   --->   Operation 7900 'xor' 'xor_ln117_2665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_527)   --->   "%xor_ln117_2666 = xor i8 %xor_ln117_2665, i8 %z_155" [src/enc.c:117]   --->   Operation 7901 'xor' 'xor_ln117_2666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_527)   --->   "%xor_ln117_2667 = xor i8 %x_assign_231, i8 %or_ln127_154" [src/enc.c:117]   --->   Operation 7902 'xor' 'xor_ln117_2667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_527)   --->   "%xor_ln117_2668 = xor i8 %xor_ln117_2667, i8 %xor_ln117_503" [src/enc.c:117]   --->   Operation 7903 'xor' 'xor_ln117_2668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7904 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_527 = xor i8 %xor_ln117_2668, i8 %xor_ln117_2666" [src/enc.c:117]   --->   Operation 7904 'xor' 'xor_ln117_527' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 7905 [1/2] (3.25ns)   --->   "%rk_load_54 = load i8 %rk_addr_70" [src/enc.c:117]   --->   Operation 7905 'load' 'rk_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_105 : Operation 7906 [1/2] (3.25ns)   --->   "%rk_load_55 = load i8 %rk_addr_71" [src/enc.c:117]   --->   Operation 7906 'load' 'rk_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 106 <SV = 105> <Delay = 4.24>
ST_106 : Operation 7907 [1/1] (0.00ns)   --->   "%t_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_532, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 7907 'bitconcatenate' 't_58' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7908 [1/1] (0.00ns)   --->   "%t_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_534, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 7908 'bitconcatenate' 't_59' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7909 [1/1] (0.00ns)   --->   "%rk_addr_82 = getelementptr i8 %rk, i64 0, i64 82" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7909 'getelementptr' 'rk_addr_82' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7910 [1/1] (0.99ns)   --->   "%xor_ln117_298 = xor i8 %t_58, i8 22" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7910 'xor' 'xor_ln117_298' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 7911 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_298, i8 %rk_addr_82" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7911 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_106 : Operation 7912 [1/1] (0.00ns)   --->   "%rk_addr_83 = getelementptr i8 %rk, i64 0, i64 83" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7912 'getelementptr' 'rk_addr_83' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7913 [1/1] (0.99ns)   --->   "%xor_ln117_299 = xor i8 %t_59, i8 155" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7913 'xor' 'xor_ln117_299' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 7914 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_299, i8 %rk_addr_83" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7914 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_106 : Operation 7915 [1/1] (0.99ns)   --->   "%xor_ln117_528 = xor i8 %rk_load_52, i8 %xor_ln117_516" [src/enc.c:117]   --->   Operation 7915 'xor' 'xor_ln117_528' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 7916 [1/1] (0.99ns)   --->   "%xor_ln117_529 = xor i8 %rk_load_53, i8 %xor_ln117_517" [src/enc.c:117]   --->   Operation 7916 'xor' 'xor_ln117_529' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 7917 [1/1] (0.99ns)   --->   "%xor_ln117_530 = xor i8 %rk_load_54, i8 %xor_ln117_518" [src/enc.c:117]   --->   Operation 7917 'xor' 'xor_ln117_530' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 7918 [1/1] (0.99ns)   --->   "%xor_ln117_531 = xor i8 %rk_load_55, i8 %xor_ln117_519" [src/enc.c:117]   --->   Operation 7918 'xor' 'xor_ln117_531' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 7919 [1/1] (0.00ns)   --->   "%zext_ln166_19 = zext i8 %xor_ln117_528" [src/enc.c:166->src/enc.c:188]   --->   Operation 7919 'zext' 'zext_ln166_19' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7920 [1/1] (0.00ns)   --->   "%clefia_s1_addr_78 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_19" [src/enc.c:166->src/enc.c:188]   --->   Operation 7920 'getelementptr' 'clefia_s1_addr_78' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7921 [2/2] (3.25ns)   --->   "%z_156 = load i8 %clefia_s1_addr_78" [src/enc.c:166->src/enc.c:188]   --->   Operation 7921 'load' 'z_156' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_106 : Operation 7922 [1/1] (0.00ns)   --->   "%zext_ln167_19 = zext i8 %xor_ln117_529" [src/enc.c:167->src/enc.c:188]   --->   Operation 7922 'zext' 'zext_ln167_19' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7923 [1/1] (0.00ns)   --->   "%clefia_s0_addr_78 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_19" [src/enc.c:167->src/enc.c:188]   --->   Operation 7923 'getelementptr' 'clefia_s0_addr_78' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7924 [2/2] (3.25ns)   --->   "%z_157 = load i8 %clefia_s0_addr_78" [src/enc.c:167->src/enc.c:188]   --->   Operation 7924 'load' 'z_157' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_106 : Operation 7925 [1/1] (0.00ns)   --->   "%zext_ln168_19 = zext i8 %xor_ln117_530" [src/enc.c:168->src/enc.c:188]   --->   Operation 7925 'zext' 'zext_ln168_19' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7926 [1/1] (0.00ns)   --->   "%clefia_s1_addr_79 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_19" [src/enc.c:168->src/enc.c:188]   --->   Operation 7926 'getelementptr' 'clefia_s1_addr_79' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7927 [2/2] (3.25ns)   --->   "%z_158 = load i8 %clefia_s1_addr_79" [src/enc.c:168->src/enc.c:188]   --->   Operation 7927 'load' 'z_158' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_106 : Operation 7928 [1/1] (0.00ns)   --->   "%zext_ln169_19 = zext i8 %xor_ln117_531" [src/enc.c:169->src/enc.c:188]   --->   Operation 7928 'zext' 'zext_ln169_19' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7929 [1/1] (0.00ns)   --->   "%clefia_s0_addr_79 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_19" [src/enc.c:169->src/enc.c:188]   --->   Operation 7929 'getelementptr' 'clefia_s0_addr_79' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 7930 [2/2] (3.25ns)   --->   "%z_159 = load i8 %clefia_s0_addr_79" [src/enc.c:169->src/enc.c:188]   --->   Operation 7930 'load' 'z_159' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 107 <SV = 106> <Delay = 6.99>
ST_107 : Operation 7931 [1/1] (0.00ns)   --->   "%t_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln215_3, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 7931 'bitconcatenate' 't_60' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7932 [1/1] (0.00ns)   --->   "%t_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln216_3, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 7932 'bitconcatenate' 't_61' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7933 [1/1] (0.00ns)   --->   "%rk_addr_84 = getelementptr i8 %rk, i64 0, i64 84" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7933 'getelementptr' 'rk_addr_84' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7934 [1/1] (0.99ns)   --->   "%xor_ln117_300 = xor i8 %t_60, i8 175" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7934 'xor' 'xor_ln117_300' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7935 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_300, i8 %rk_addr_84" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7935 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_107 : Operation 7936 [1/1] (0.00ns)   --->   "%rk_addr_85 = getelementptr i8 %rk, i64 0, i64 85" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 7936 'getelementptr' 'rk_addr_85' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7937 [1/1] (0.99ns)   --->   "%xor_ln117_301 = xor i8 %t_61, i8 114" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7937 'xor' 'xor_ln117_301' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7938 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_301, i8 %rk_addr_85" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 7938 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_107 : Operation 7939 [1/2] (3.25ns)   --->   "%z_156 = load i8 %clefia_s1_addr_78" [src/enc.c:166->src/enc.c:188]   --->   Operation 7939 'load' 'z_156' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 7940 [1/2] (3.25ns)   --->   "%z_157 = load i8 %clefia_s0_addr_78" [src/enc.c:167->src/enc.c:188]   --->   Operation 7940 'load' 'z_157' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 7941 [1/2] (3.25ns)   --->   "%z_158 = load i8 %clefia_s1_addr_79" [src/enc.c:168->src/enc.c:188]   --->   Operation 7941 'load' 'z_158' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 7942 [1/2] (3.25ns)   --->   "%z_159 = load i8 %clefia_s0_addr_79" [src/enc.c:169->src/enc.c:188]   --->   Operation 7942 'load' 'z_159' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 7943 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_388)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_157, i32 7" [src/enc.c:124]   --->   Operation 7943 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7944 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_388)   --->   "%xor_ln125_388 = xor i8 %z_157, i8 14" [src/enc.c:125]   --->   Operation 7944 'xor' 'xor_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7945 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_388 = select i1 %tmp_904, i8 %xor_ln125_388, i8 %z_157" [src/enc.c:124]   --->   Operation 7945 'select' 'select_ln124_388' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7946 [1/1] (0.00ns)   --->   "%trunc_ln127_1056 = trunc i8 %select_ln124_388" [src/enc.c:127]   --->   Operation 7946 'trunc' 'trunc_ln127_1056' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7947 [1/1] (0.00ns)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_388, i32 7" [src/enc.c:127]   --->   Operation 7947 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7948 [1/1] (0.00ns)   --->   "%x_assign_232 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1056, i1 %tmp_905" [src/enc.c:127]   --->   Operation 7948 'bitconcatenate' 'x_assign_232' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7949 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_389)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_388, i32 6" [src/enc.c:124]   --->   Operation 7949 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7950 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_389)   --->   "%xor_ln125_389 = xor i8 %x_assign_232, i8 14" [src/enc.c:125]   --->   Operation 7950 'xor' 'xor_ln125_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7951 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_389 = select i1 %tmp_906, i8 %xor_ln125_389, i8 %x_assign_232" [src/enc.c:124]   --->   Operation 7951 'select' 'select_ln124_389' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7952 [1/1] (0.00ns)   --->   "%trunc_ln127_1057 = trunc i8 %select_ln124_389" [src/enc.c:127]   --->   Operation 7952 'trunc' 'trunc_ln127_1057' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7953 [1/1] (0.00ns)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_389, i32 7" [src/enc.c:127]   --->   Operation 7953 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7954 [1/1] (0.00ns)   --->   "%x_assign_233 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1057, i1 %tmp_907" [src/enc.c:127]   --->   Operation 7954 'bitconcatenate' 'x_assign_233' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7955 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_390)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_389, i32 6" [src/enc.c:124]   --->   Operation 7955 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7956 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_390)   --->   "%xor_ln125_390 = xor i8 %x_assign_233, i8 14" [src/enc.c:125]   --->   Operation 7956 'xor' 'xor_ln125_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7957 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_390 = select i1 %tmp_908, i8 %xor_ln125_390, i8 %x_assign_233" [src/enc.c:124]   --->   Operation 7957 'select' 'select_ln124_390' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7958 [1/1] (0.00ns)   --->   "%trunc_ln127_1058 = trunc i8 %select_ln124_390" [src/enc.c:127]   --->   Operation 7958 'trunc' 'trunc_ln127_1058' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7959 [1/1] (0.00ns)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_390, i32 7" [src/enc.c:127]   --->   Operation 7959 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7960 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_391)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_158, i32 7" [src/enc.c:124]   --->   Operation 7960 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7961 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_391)   --->   "%xor_ln125_391 = xor i8 %z_158, i8 14" [src/enc.c:125]   --->   Operation 7961 'xor' 'xor_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7962 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_391 = select i1 %tmp_910, i8 %xor_ln125_391, i8 %z_158" [src/enc.c:124]   --->   Operation 7962 'select' 'select_ln124_391' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7963 [1/1] (0.00ns)   --->   "%trunc_ln127_1059 = trunc i8 %select_ln124_391" [src/enc.c:127]   --->   Operation 7963 'trunc' 'trunc_ln127_1059' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7964 [1/1] (0.00ns)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_391, i32 7" [src/enc.c:127]   --->   Operation 7964 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7965 [1/1] (0.00ns)   --->   "%x_assign_234 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1059, i1 %tmp_911" [src/enc.c:127]   --->   Operation 7965 'bitconcatenate' 'x_assign_234' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7966 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_392)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_159, i32 7" [src/enc.c:124]   --->   Operation 7966 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7967 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_392)   --->   "%xor_ln125_392 = xor i8 %z_159, i8 14" [src/enc.c:125]   --->   Operation 7967 'xor' 'xor_ln125_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7968 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_392 = select i1 %tmp_912, i8 %xor_ln125_392, i8 %z_159" [src/enc.c:124]   --->   Operation 7968 'select' 'select_ln124_392' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7969 [1/1] (0.00ns)   --->   "%trunc_ln127_1060 = trunc i8 %select_ln124_392" [src/enc.c:127]   --->   Operation 7969 'trunc' 'trunc_ln127_1060' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7970 [1/1] (0.00ns)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_392, i32 7" [src/enc.c:127]   --->   Operation 7970 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7971 [1/1] (0.00ns)   --->   "%x_assign_235 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1060, i1 %tmp_913" [src/enc.c:127]   --->   Operation 7971 'bitconcatenate' 'x_assign_235' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7972 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_393)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_392, i32 6" [src/enc.c:124]   --->   Operation 7972 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7973 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_393)   --->   "%xor_ln125_393 = xor i8 %x_assign_235, i8 14" [src/enc.c:125]   --->   Operation 7973 'xor' 'xor_ln125_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7974 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_393 = select i1 %tmp_914, i8 %xor_ln125_393, i8 %x_assign_235" [src/enc.c:124]   --->   Operation 7974 'select' 'select_ln124_393' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7975 [1/1] (0.00ns)   --->   "%trunc_ln127_1061 = trunc i8 %select_ln124_393" [src/enc.c:127]   --->   Operation 7975 'trunc' 'trunc_ln127_1061' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7976 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_393, i32 7" [src/enc.c:127]   --->   Operation 7976 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7977 [1/1] (0.00ns)   --->   "%x_assign_236 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1061, i1 %tmp_915" [src/enc.c:127]   --->   Operation 7977 'bitconcatenate' 'x_assign_236' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7978 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_394)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_393, i32 6" [src/enc.c:124]   --->   Operation 7978 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7979 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_394)   --->   "%xor_ln125_394 = xor i8 %x_assign_236, i8 14" [src/enc.c:125]   --->   Operation 7979 'xor' 'xor_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7980 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_394 = select i1 %tmp_916, i8 %xor_ln125_394, i8 %x_assign_236" [src/enc.c:124]   --->   Operation 7980 'select' 'select_ln124_394' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7981 [1/1] (0.00ns)   --->   "%trunc_ln127_1062 = trunc i8 %select_ln124_394" [src/enc.c:127]   --->   Operation 7981 'trunc' 'trunc_ln127_1062' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7982 [1/1] (0.00ns)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_394, i32 7" [src/enc.c:127]   --->   Operation 7982 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7983 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_395)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_156, i32 7" [src/enc.c:124]   --->   Operation 7983 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7984 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_395)   --->   "%xor_ln125_395 = xor i8 %z_156, i8 14" [src/enc.c:125]   --->   Operation 7984 'xor' 'xor_ln125_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7985 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_395 = select i1 %tmp_918, i8 %xor_ln125_395, i8 %z_156" [src/enc.c:124]   --->   Operation 7985 'select' 'select_ln124_395' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7986 [1/1] (0.00ns)   --->   "%trunc_ln127_1063 = trunc i8 %select_ln124_395" [src/enc.c:127]   --->   Operation 7986 'trunc' 'trunc_ln127_1063' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7987 [1/1] (0.00ns)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_395, i32 7" [src/enc.c:127]   --->   Operation 7987 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7988 [1/1] (0.00ns)   --->   "%x_assign_237 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1063, i1 %tmp_919" [src/enc.c:127]   --->   Operation 7988 'bitconcatenate' 'x_assign_237' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7989 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_396)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_395, i32 6" [src/enc.c:124]   --->   Operation 7989 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7990 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_396)   --->   "%xor_ln125_396 = xor i8 %x_assign_237, i8 14" [src/enc.c:125]   --->   Operation 7990 'xor' 'xor_ln125_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7991 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_396 = select i1 %tmp_920, i8 %xor_ln125_396, i8 %x_assign_237" [src/enc.c:124]   --->   Operation 7991 'select' 'select_ln124_396' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7992 [1/1] (0.00ns)   --->   "%trunc_ln127_1064 = trunc i8 %select_ln124_396" [src/enc.c:127]   --->   Operation 7992 'trunc' 'trunc_ln127_1064' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7993 [1/1] (0.00ns)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_396, i32 7" [src/enc.c:127]   --->   Operation 7993 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7994 [1/1] (0.00ns)   --->   "%x_assign_238 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1064, i1 %tmp_921" [src/enc.c:127]   --->   Operation 7994 'bitconcatenate' 'x_assign_238' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7995 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_397)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_396, i32 6" [src/enc.c:124]   --->   Operation 7995 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7996 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_397)   --->   "%xor_ln125_397 = xor i8 %x_assign_238, i8 14" [src/enc.c:125]   --->   Operation 7996 'xor' 'xor_ln125_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 7997 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_397 = select i1 %tmp_922, i8 %xor_ln125_397, i8 %x_assign_238" [src/enc.c:124]   --->   Operation 7997 'select' 'select_ln124_397' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 7998 [1/1] (0.00ns)   --->   "%trunc_ln127_1065 = trunc i8 %select_ln124_397" [src/enc.c:127]   --->   Operation 7998 'trunc' 'trunc_ln127_1065' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 7999 [1/1] (0.00ns)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_397, i32 7" [src/enc.c:127]   --->   Operation 7999 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 8000 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_398)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_391, i32 6" [src/enc.c:124]   --->   Operation 8000 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 8001 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_398)   --->   "%xor_ln125_398 = xor i8 %x_assign_234, i8 14" [src/enc.c:125]   --->   Operation 8001 'xor' 'xor_ln125_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 8002 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_398 = select i1 %tmp_924, i8 %xor_ln125_398, i8 %x_assign_234" [src/enc.c:124]   --->   Operation 8002 'select' 'select_ln124_398' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 8003 [1/1] (0.00ns)   --->   "%trunc_ln127_1066 = trunc i8 %select_ln124_398" [src/enc.c:127]   --->   Operation 8003 'trunc' 'trunc_ln127_1066' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 8004 [1/1] (0.00ns)   --->   "%tmp_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_398, i32 7" [src/enc.c:127]   --->   Operation 8004 'bitselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 8005 [1/1] (0.00ns)   --->   "%x_assign_239 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1066, i1 %tmp_925" [src/enc.c:127]   --->   Operation 8005 'bitconcatenate' 'x_assign_239' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 8006 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_399)   --->   "%tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_398, i32 6" [src/enc.c:124]   --->   Operation 8006 'bitselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 8007 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_399)   --->   "%xor_ln125_399 = xor i8 %x_assign_239, i8 14" [src/enc.c:125]   --->   Operation 8007 'xor' 'xor_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 8008 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_399 = select i1 %tmp_926, i8 %xor_ln125_399, i8 %x_assign_239" [src/enc.c:124]   --->   Operation 8008 'select' 'select_ln124_399' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 8009 [1/1] (0.00ns)   --->   "%trunc_ln127_1067 = trunc i8 %select_ln124_399" [src/enc.c:127]   --->   Operation 8009 'trunc' 'trunc_ln127_1067' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 8010 [1/1] (0.00ns)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_399, i32 7" [src/enc.c:127]   --->   Operation 8010 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>

State 108 <SV = 107> <Delay = 4.24>
ST_108 : Operation 8011 [1/1] (0.00ns)   --->   "%t_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln217_3, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 8011 'bitconcatenate' 't_62' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8012 [1/1] (0.00ns)   --->   "%t_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln218_4, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519, i1 %tmp_538" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 8012 'bitconcatenate' 't_63' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8013 [1/1] (0.00ns)   --->   "%rk_addr_86 = getelementptr i8 %rk, i64 0, i64 86" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8013 'getelementptr' 'rk_addr_86' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8014 [1/1] (0.99ns)   --->   "%xor_ln117_302 = xor i8 %t_62, i8 178" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8014 'xor' 'xor_ln117_302' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8015 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_302, i8 %rk_addr_86" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8015 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_108 : Operation 8016 [1/1] (0.00ns)   --->   "%rk_addr_87 = getelementptr i8 %rk, i64 0, i64 87" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8016 'getelementptr' 'rk_addr_87' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8017 [1/1] (0.99ns)   --->   "%xor_ln117_303 = xor i8 %t_63, i8 116" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8017 'xor' 'xor_ln117_303' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8018 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_303, i8 %rk_addr_87" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8018 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_108 : Operation 8019 [1/1] (0.00ns)   --->   "%or_ln127_155 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1058, i1 %tmp_909" [src/enc.c:127]   --->   Operation 8019 'bitconcatenate' 'or_ln127_155' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8020 [1/1] (0.00ns)   --->   "%or_ln127_156 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1062, i1 %tmp_917" [src/enc.c:127]   --->   Operation 8020 'bitconcatenate' 'or_ln127_156' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8021 [1/1] (0.00ns)   --->   "%or_ln127_157 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1065, i1 %tmp_923" [src/enc.c:127]   --->   Operation 8021 'bitconcatenate' 'or_ln127_157' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8022 [1/1] (0.00ns)   --->   "%or_ln127_158 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1067, i1 %tmp_927" [src/enc.c:127]   --->   Operation 8022 'bitconcatenate' 'or_ln127_158' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 8023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_532)   --->   "%xor_ln117_2669 = xor i8 %x_assign_235, i8 %or_ln127_155" [src/enc.c:117]   --->   Operation 8023 'xor' 'xor_ln117_2669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_532)   --->   "%xor_ln117_2670 = xor i8 %xor_ln117_2669, i8 %z_156" [src/enc.c:117]   --->   Operation 8024 'xor' 'xor_ln117_2670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_532)   --->   "%xor_ln117_2671 = xor i8 %xor_ln117_492, i8 %or_ln127_156" [src/enc.c:117]   --->   Operation 8025 'xor' 'xor_ln117_2671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_532)   --->   "%xor_ln117_2672 = xor i8 %xor_ln117_2671, i8 %x_assign_234" [src/enc.c:117]   --->   Operation 8026 'xor' 'xor_ln117_2672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8027 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_532 = xor i8 %xor_ln117_2672, i8 %xor_ln117_2670" [src/enc.c:117]   --->   Operation 8027 'xor' 'xor_ln117_532' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_533)   --->   "%xor_ln117_2673 = xor i8 %x_assign_235, i8 %or_ln127_157" [src/enc.c:117]   --->   Operation 8028 'xor' 'xor_ln117_2673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_533)   --->   "%xor_ln117_2674 = xor i8 %xor_ln117_2673, i8 %z_157" [src/enc.c:117]   --->   Operation 8029 'xor' 'xor_ln117_2674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_533)   --->   "%xor_ln117_2675 = xor i8 %xor_ln117_493, i8 %or_ln127_158" [src/enc.c:117]   --->   Operation 8030 'xor' 'xor_ln117_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_533)   --->   "%xor_ln117_2676 = xor i8 %xor_ln117_2675, i8 %x_assign_234" [src/enc.c:117]   --->   Operation 8031 'xor' 'xor_ln117_2676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8032 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_533 = xor i8 %xor_ln117_2676, i8 %xor_ln117_2674" [src/enc.c:117]   --->   Operation 8032 'xor' 'xor_ln117_533' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_534)   --->   "%xor_ln117_2677 = xor i8 %x_assign_232, i8 %or_ln127_155" [src/enc.c:117]   --->   Operation 8033 'xor' 'xor_ln117_2677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_534)   --->   "%xor_ln117_2678 = xor i8 %xor_ln117_2677, i8 %z_158" [src/enc.c:117]   --->   Operation 8034 'xor' 'xor_ln117_2678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_534)   --->   "%xor_ln117_2679 = xor i8 %x_assign_237, i8 %or_ln127_156" [src/enc.c:117]   --->   Operation 8035 'xor' 'xor_ln117_2679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_534)   --->   "%xor_ln117_2680 = xor i8 %xor_ln117_2679, i8 %xor_ln117_494" [src/enc.c:117]   --->   Operation 8036 'xor' 'xor_ln117_2680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8037 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_534 = xor i8 %xor_ln117_2680, i8 %xor_ln117_2678" [src/enc.c:117]   --->   Operation 8037 'xor' 'xor_ln117_534' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_535)   --->   "%xor_ln117_2681 = xor i8 %x_assign_232, i8 %or_ln127_157" [src/enc.c:117]   --->   Operation 8038 'xor' 'xor_ln117_2681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_535)   --->   "%xor_ln117_2682 = xor i8 %xor_ln117_2681, i8 %z_159" [src/enc.c:117]   --->   Operation 8039 'xor' 'xor_ln117_2682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_535)   --->   "%xor_ln117_2683 = xor i8 %x_assign_237, i8 %or_ln127_158" [src/enc.c:117]   --->   Operation 8040 'xor' 'xor_ln117_2683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_535)   --->   "%xor_ln117_2684 = xor i8 %xor_ln117_2683, i8 %xor_ln117_495" [src/enc.c:117]   --->   Operation 8041 'xor' 'xor_ln117_2684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 8042 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_535 = xor i8 %xor_ln117_2684, i8 %xor_ln117_2682" [src/enc.c:117]   --->   Operation 8042 'xor' 'xor_ln117_535' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.25>
ST_109 : Operation 8043 [2/2] (3.25ns)   --->   "%rk_load_56 = load i8 %rk_addr_72" [src/enc.c:117]   --->   Operation 8043 'load' 'rk_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_109 : Operation 8044 [2/2] (3.25ns)   --->   "%rk_load_57 = load i8 %rk_addr_73" [src/enc.c:117]   --->   Operation 8044 'load' 'rk_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 110 <SV = 109> <Delay = 3.25>
ST_110 : Operation 8045 [1/2] (3.25ns)   --->   "%rk_load_56 = load i8 %rk_addr_72" [src/enc.c:117]   --->   Operation 8045 'load' 'rk_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_110 : Operation 8046 [1/2] (3.25ns)   --->   "%rk_load_57 = load i8 %rk_addr_73" [src/enc.c:117]   --->   Operation 8046 'load' 'rk_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_110 : Operation 8047 [2/2] (3.25ns)   --->   "%rk_load_58 = load i8 %rk_addr_74" [src/enc.c:117]   --->   Operation 8047 'load' 'rk_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_110 : Operation 8048 [2/2] (3.25ns)   --->   "%rk_load_59 = load i8 %rk_addr_75" [src/enc.c:117]   --->   Operation 8048 'load' 'rk_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 111 <SV = 110> <Delay = 3.25>
ST_111 : Operation 8049 [1/2] (3.25ns)   --->   "%rk_load_58 = load i8 %rk_addr_74" [src/enc.c:117]   --->   Operation 8049 'load' 'rk_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_111 : Operation 8050 [1/2] (3.25ns)   --->   "%rk_load_59 = load i8 %rk_addr_75" [src/enc.c:117]   --->   Operation 8050 'load' 'rk_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_111 : Operation 8051 [2/2] (3.25ns)   --->   "%rk_load_60 = load i8 %rk_addr_76" [src/enc.c:117]   --->   Operation 8051 'load' 'rk_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_111 : Operation 8052 [2/2] (3.25ns)   --->   "%rk_load_61 = load i8 %rk_addr_77" [src/enc.c:117]   --->   Operation 8052 'load' 'rk_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 112 <SV = 111> <Delay = 4.24>
ST_112 : Operation 8053 [1/1] (0.99ns)   --->   "%xor_ln117_536 = xor i8 %rk_load_56, i8 %xor_ln117_524" [src/enc.c:117]   --->   Operation 8053 'xor' 'xor_ln117_536' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 8054 [1/1] (0.99ns)   --->   "%xor_ln117_537 = xor i8 %rk_load_57, i8 %xor_ln117_525" [src/enc.c:117]   --->   Operation 8054 'xor' 'xor_ln117_537' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 8055 [1/1] (0.99ns)   --->   "%xor_ln117_538 = xor i8 %rk_load_58, i8 %xor_ln117_526" [src/enc.c:117]   --->   Operation 8055 'xor' 'xor_ln117_538' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 8056 [1/1] (0.99ns)   --->   "%xor_ln117_539 = xor i8 %rk_load_59, i8 %xor_ln117_527" [src/enc.c:117]   --->   Operation 8056 'xor' 'xor_ln117_539' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 8057 [1/1] (0.00ns)   --->   "%zext_ln143_20 = zext i8 %xor_ln117_536" [src/enc.c:143->src/enc.c:187]   --->   Operation 8057 'zext' 'zext_ln143_20' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8058 [1/1] (0.00ns)   --->   "%clefia_s0_addr_80 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_20" [src/enc.c:143->src/enc.c:187]   --->   Operation 8058 'getelementptr' 'clefia_s0_addr_80' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8059 [2/2] (3.25ns)   --->   "%z_160 = load i8 %clefia_s0_addr_80" [src/enc.c:143->src/enc.c:187]   --->   Operation 8059 'load' 'z_160' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_112 : Operation 8060 [1/1] (0.00ns)   --->   "%zext_ln144_20 = zext i8 %xor_ln117_537" [src/enc.c:144->src/enc.c:187]   --->   Operation 8060 'zext' 'zext_ln144_20' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8061 [1/1] (0.00ns)   --->   "%clefia_s1_addr_80 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_20" [src/enc.c:144->src/enc.c:187]   --->   Operation 8061 'getelementptr' 'clefia_s1_addr_80' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8062 [2/2] (3.25ns)   --->   "%z_161 = load i8 %clefia_s1_addr_80" [src/enc.c:144->src/enc.c:187]   --->   Operation 8062 'load' 'z_161' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_112 : Operation 8063 [1/1] (0.00ns)   --->   "%zext_ln145_20 = zext i8 %xor_ln117_538" [src/enc.c:145->src/enc.c:187]   --->   Operation 8063 'zext' 'zext_ln145_20' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8064 [1/1] (0.00ns)   --->   "%clefia_s0_addr_81 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_20" [src/enc.c:145->src/enc.c:187]   --->   Operation 8064 'getelementptr' 'clefia_s0_addr_81' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8065 [2/2] (3.25ns)   --->   "%z_162 = load i8 %clefia_s0_addr_81" [src/enc.c:145->src/enc.c:187]   --->   Operation 8065 'load' 'z_162' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_112 : Operation 8066 [1/1] (0.00ns)   --->   "%zext_ln146_20 = zext i8 %xor_ln117_539" [src/enc.c:146->src/enc.c:187]   --->   Operation 8066 'zext' 'zext_ln146_20' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8067 [1/1] (0.00ns)   --->   "%clefia_s1_addr_81 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_20" [src/enc.c:146->src/enc.c:187]   --->   Operation 8067 'getelementptr' 'clefia_s1_addr_81' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 8068 [2/2] (3.25ns)   --->   "%z_163 = load i8 %clefia_s1_addr_81" [src/enc.c:146->src/enc.c:187]   --->   Operation 8068 'load' 'z_163' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_112 : Operation 8069 [1/2] (3.25ns)   --->   "%rk_load_60 = load i8 %rk_addr_76" [src/enc.c:117]   --->   Operation 8069 'load' 'rk_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_112 : Operation 8070 [1/2] (3.25ns)   --->   "%rk_load_61 = load i8 %rk_addr_77" [src/enc.c:117]   --->   Operation 8070 'load' 'rk_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_112 : Operation 8071 [2/2] (3.25ns)   --->   "%rk_load_62 = load i8 %rk_addr_78" [src/enc.c:117]   --->   Operation 8071 'load' 'rk_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_112 : Operation 8072 [2/2] (3.25ns)   --->   "%rk_load_63 = load i8 %rk_addr_79" [src/enc.c:117]   --->   Operation 8072 'load' 'rk_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 113 <SV = 112> <Delay = 6.74>
ST_113 : Operation 8073 [1/1] (0.00ns)   --->   "%rk_addr_88 = getelementptr i8 %rk, i64 0, i64 88" [src/enc.c:271->src/enc.c:305]   --->   Operation 8073 'getelementptr' 'rk_addr_88' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8074 [1/1] (0.00ns)   --->   "%rk_addr_89 = getelementptr i8 %rk, i64 0, i64 89" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8074 'getelementptr' 'rk_addr_89' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8075 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_320, i8 %rk_addr_88" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8075 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_113 : Operation 8076 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_321, i8 %rk_addr_89" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8076 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_113 : Operation 8077 [1/2] (3.25ns)   --->   "%z_160 = load i8 %clefia_s0_addr_80" [src/enc.c:143->src/enc.c:187]   --->   Operation 8077 'load' 'z_160' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_113 : Operation 8078 [1/2] (3.25ns)   --->   "%z_161 = load i8 %clefia_s1_addr_80" [src/enc.c:144->src/enc.c:187]   --->   Operation 8078 'load' 'z_161' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_113 : Operation 8079 [1/2] (3.25ns)   --->   "%z_162 = load i8 %clefia_s0_addr_81" [src/enc.c:145->src/enc.c:187]   --->   Operation 8079 'load' 'z_162' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_113 : Operation 8080 [1/2] (3.25ns)   --->   "%z_163 = load i8 %clefia_s1_addr_81" [src/enc.c:146->src/enc.c:187]   --->   Operation 8080 'load' 'z_163' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_113 : Operation 8081 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_400)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_161, i32 7" [src/enc.c:124]   --->   Operation 8081 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8082 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_400)   --->   "%xor_ln125_400 = xor i8 %z_161, i8 14" [src/enc.c:125]   --->   Operation 8082 'xor' 'xor_ln125_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8083 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_400 = select i1 %tmp_928, i8 %xor_ln125_400, i8 %z_161" [src/enc.c:124]   --->   Operation 8083 'select' 'select_ln124_400' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8084 [1/1] (0.00ns)   --->   "%trunc_ln127_1068 = trunc i8 %select_ln124_400" [src/enc.c:127]   --->   Operation 8084 'trunc' 'trunc_ln127_1068' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8085 [1/1] (0.00ns)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_400, i32 7" [src/enc.c:127]   --->   Operation 8085 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8086 [1/1] (0.00ns)   --->   "%x_assign_240 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1068, i1 %tmp_929" [src/enc.c:127]   --->   Operation 8086 'bitconcatenate' 'x_assign_240' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8087 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_401)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_162, i32 7" [src/enc.c:124]   --->   Operation 8087 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8088 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_401)   --->   "%xor_ln125_401 = xor i8 %z_162, i8 14" [src/enc.c:125]   --->   Operation 8088 'xor' 'xor_ln125_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8089 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_401 = select i1 %tmp_930, i8 %xor_ln125_401, i8 %z_162" [src/enc.c:124]   --->   Operation 8089 'select' 'select_ln124_401' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8090 [1/1] (0.00ns)   --->   "%trunc_ln127_1069 = trunc i8 %select_ln124_401" [src/enc.c:127]   --->   Operation 8090 'trunc' 'trunc_ln127_1069' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8091 [1/1] (0.00ns)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_401, i32 7" [src/enc.c:127]   --->   Operation 8091 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8092 [1/1] (0.00ns)   --->   "%x_assign_241 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1069, i1 %tmp_931" [src/enc.c:127]   --->   Operation 8092 'bitconcatenate' 'x_assign_241' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8093 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_402)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_401, i32 6" [src/enc.c:124]   --->   Operation 8093 'bitselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8094 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_402)   --->   "%xor_ln125_402 = xor i8 %x_assign_241, i8 14" [src/enc.c:125]   --->   Operation 8094 'xor' 'xor_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8095 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_402 = select i1 %tmp_932, i8 %xor_ln125_402, i8 %x_assign_241" [src/enc.c:124]   --->   Operation 8095 'select' 'select_ln124_402' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8096 [1/1] (0.00ns)   --->   "%trunc_ln127_1070 = trunc i8 %select_ln124_402" [src/enc.c:127]   --->   Operation 8096 'trunc' 'trunc_ln127_1070' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8097 [1/1] (0.00ns)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_402, i32 7" [src/enc.c:127]   --->   Operation 8097 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8098 [1/1] (0.00ns)   --->   "%or_ln127_159 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1070, i1 %tmp_933" [src/enc.c:127]   --->   Operation 8098 'bitconcatenate' 'or_ln127_159' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8099 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_403)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_163, i32 7" [src/enc.c:124]   --->   Operation 8099 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8100 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_403)   --->   "%xor_ln125_403 = xor i8 %z_163, i8 14" [src/enc.c:125]   --->   Operation 8100 'xor' 'xor_ln125_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_403 = select i1 %tmp_934, i8 %xor_ln125_403, i8 %z_163" [src/enc.c:124]   --->   Operation 8101 'select' 'select_ln124_403' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8102 [1/1] (0.00ns)   --->   "%trunc_ln127_1071 = trunc i8 %select_ln124_403" [src/enc.c:127]   --->   Operation 8102 'trunc' 'trunc_ln127_1071' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8103 [1/1] (0.00ns)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_403, i32 7" [src/enc.c:127]   --->   Operation 8103 'bitselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8104 [1/1] (0.00ns)   --->   "%x_assign_242 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1071, i1 %tmp_935" [src/enc.c:127]   --->   Operation 8104 'bitconcatenate' 'x_assign_242' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8105 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_404)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_403, i32 6" [src/enc.c:124]   --->   Operation 8105 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8106 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_404)   --->   "%xor_ln125_404 = xor i8 %x_assign_242, i8 14" [src/enc.c:125]   --->   Operation 8106 'xor' 'xor_ln125_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_404 = select i1 %tmp_936, i8 %xor_ln125_404, i8 %x_assign_242" [src/enc.c:124]   --->   Operation 8107 'select' 'select_ln124_404' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8108 [1/1] (0.00ns)   --->   "%trunc_ln127_1072 = trunc i8 %select_ln124_404" [src/enc.c:127]   --->   Operation 8108 'trunc' 'trunc_ln127_1072' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8109 [1/1] (0.00ns)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_404, i32 7" [src/enc.c:127]   --->   Operation 8109 'bitselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8110 [1/1] (0.00ns)   --->   "%or_ln127_160 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1072, i1 %tmp_937" [src/enc.c:127]   --->   Operation 8110 'bitconcatenate' 'or_ln127_160' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8111 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_405)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_160, i32 7" [src/enc.c:124]   --->   Operation 8111 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8112 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_405)   --->   "%xor_ln125_405 = xor i8 %z_160, i8 14" [src/enc.c:125]   --->   Operation 8112 'xor' 'xor_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_405 = select i1 %tmp_938, i8 %xor_ln125_405, i8 %z_160" [src/enc.c:124]   --->   Operation 8113 'select' 'select_ln124_405' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8114 [1/1] (0.00ns)   --->   "%trunc_ln127_1073 = trunc i8 %select_ln124_405" [src/enc.c:127]   --->   Operation 8114 'trunc' 'trunc_ln127_1073' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8115 [1/1] (0.00ns)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_405, i32 7" [src/enc.c:127]   --->   Operation 8115 'bitselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8116 [1/1] (0.00ns)   --->   "%x_assign_243 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1073, i1 %tmp_939" [src/enc.c:127]   --->   Operation 8116 'bitconcatenate' 'x_assign_243' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8117 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_406)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_405, i32 6" [src/enc.c:124]   --->   Operation 8117 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8118 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_406)   --->   "%xor_ln125_406 = xor i8 %x_assign_243, i8 14" [src/enc.c:125]   --->   Operation 8118 'xor' 'xor_ln125_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_406 = select i1 %tmp_940, i8 %xor_ln125_406, i8 %x_assign_243" [src/enc.c:124]   --->   Operation 8119 'select' 'select_ln124_406' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8120 [1/1] (0.00ns)   --->   "%trunc_ln127_1074 = trunc i8 %select_ln124_406" [src/enc.c:127]   --->   Operation 8120 'trunc' 'trunc_ln127_1074' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8121 [1/1] (0.00ns)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_406, i32 7" [src/enc.c:127]   --->   Operation 8121 'bitselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8122 [1/1] (0.00ns)   --->   "%or_ln127_161 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1074, i1 %tmp_941" [src/enc.c:127]   --->   Operation 8122 'bitconcatenate' 'or_ln127_161' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8123 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_407)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_400, i32 6" [src/enc.c:124]   --->   Operation 8123 'bitselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8124 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_407)   --->   "%xor_ln125_407 = xor i8 %x_assign_240, i8 14" [src/enc.c:125]   --->   Operation 8124 'xor' 'xor_ln125_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8125 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_407 = select i1 %tmp_942, i8 %xor_ln125_407, i8 %x_assign_240" [src/enc.c:124]   --->   Operation 8125 'select' 'select_ln124_407' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 8126 [1/1] (0.00ns)   --->   "%trunc_ln127_1075 = trunc i8 %select_ln124_407" [src/enc.c:127]   --->   Operation 8126 'trunc' 'trunc_ln127_1075' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8127 [1/1] (0.00ns)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_407, i32 7" [src/enc.c:127]   --->   Operation 8127 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8128 [1/1] (0.00ns)   --->   "%or_ln127_162 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1075, i1 %tmp_943" [src/enc.c:127]   --->   Operation 8128 'bitconcatenate' 'or_ln127_162' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 8129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_540)   --->   "%xor_ln117_2685 = xor i8 %x_assign_242, i8 %or_ln127_159" [src/enc.c:117]   --->   Operation 8129 'xor' 'xor_ln117_2685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_540)   --->   "%xor_ln117_2686 = xor i8 %xor_ln117_2685, i8 %z_160" [src/enc.c:117]   --->   Operation 8130 'xor' 'xor_ln117_2686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_540)   --->   "%xor_ln117_2687 = xor i8 %xor_ln117_516, i8 %or_ln127_160" [src/enc.c:117]   --->   Operation 8131 'xor' 'xor_ln117_2687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_540)   --->   "%xor_ln117_2688 = xor i8 %xor_ln117_2687, i8 %x_assign_240" [src/enc.c:117]   --->   Operation 8132 'xor' 'xor_ln117_2688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8133 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_540 = xor i8 %xor_ln117_2688, i8 %xor_ln117_2686" [src/enc.c:117]   --->   Operation 8133 'xor' 'xor_ln117_540' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_541)   --->   "%xor_ln117_2689 = xor i8 %x_assign_241, i8 %or_ln127_159" [src/enc.c:117]   --->   Operation 8134 'xor' 'xor_ln117_2689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_541)   --->   "%xor_ln117_2690 = xor i8 %xor_ln117_2689, i8 %z_161" [src/enc.c:117]   --->   Operation 8135 'xor' 'xor_ln117_2690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_541)   --->   "%xor_ln117_2691 = xor i8 %xor_ln117_517, i8 %or_ln127_160" [src/enc.c:117]   --->   Operation 8136 'xor' 'xor_ln117_2691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_541)   --->   "%xor_ln117_2692 = xor i8 %xor_ln117_2691, i8 %x_assign_243" [src/enc.c:117]   --->   Operation 8137 'xor' 'xor_ln117_2692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8138 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_541 = xor i8 %xor_ln117_2692, i8 %xor_ln117_2690" [src/enc.c:117]   --->   Operation 8138 'xor' 'xor_ln117_541' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_542)   --->   "%xor_ln117_2693 = xor i8 %or_ln127_161, i8 %x_assign_242" [src/enc.c:117]   --->   Operation 8139 'xor' 'xor_ln117_2693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_542)   --->   "%xor_ln117_2694 = xor i8 %xor_ln117_2693, i8 %z_162" [src/enc.c:117]   --->   Operation 8140 'xor' 'xor_ln117_2694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_542)   --->   "%xor_ln117_2695 = xor i8 %xor_ln117_518, i8 %or_ln127_162" [src/enc.c:117]   --->   Operation 8141 'xor' 'xor_ln117_2695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_542)   --->   "%xor_ln117_2696 = xor i8 %xor_ln117_2695, i8 %x_assign_240" [src/enc.c:117]   --->   Operation 8142 'xor' 'xor_ln117_2696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8143 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_542 = xor i8 %xor_ln117_2696, i8 %xor_ln117_2694" [src/enc.c:117]   --->   Operation 8143 'xor' 'xor_ln117_542' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_543)   --->   "%xor_ln117_2697 = xor i8 %x_assign_241, i8 %or_ln127_161" [src/enc.c:117]   --->   Operation 8144 'xor' 'xor_ln117_2697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_543)   --->   "%xor_ln117_2698 = xor i8 %xor_ln117_2697, i8 %z_163" [src/enc.c:117]   --->   Operation 8145 'xor' 'xor_ln117_2698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_543)   --->   "%xor_ln117_2699 = xor i8 %x_assign_243, i8 %or_ln127_162" [src/enc.c:117]   --->   Operation 8146 'xor' 'xor_ln117_2699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_543)   --->   "%xor_ln117_2700 = xor i8 %xor_ln117_2699, i8 %xor_ln117_519" [src/enc.c:117]   --->   Operation 8147 'xor' 'xor_ln117_2700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8148 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_543 = xor i8 %xor_ln117_2700, i8 %xor_ln117_2698" [src/enc.c:117]   --->   Operation 8148 'xor' 'xor_ln117_543' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 8149 [1/2] (3.25ns)   --->   "%rk_load_62 = load i8 %rk_addr_78" [src/enc.c:117]   --->   Operation 8149 'load' 'rk_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_113 : Operation 8150 [1/2] (3.25ns)   --->   "%rk_load_63 = load i8 %rk_addr_79" [src/enc.c:117]   --->   Operation 8150 'load' 'rk_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 114 <SV = 113> <Delay = 4.24>
ST_114 : Operation 8151 [1/1] (0.00ns)   --->   "%rk_addr_90 = getelementptr i8 %rk, i64 0, i64 90" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8151 'getelementptr' 'rk_addr_90' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8152 [1/1] (0.00ns)   --->   "%rk_addr_91 = getelementptr i8 %rk, i64 0, i64 91" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8152 'getelementptr' 'rk_addr_91' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8153 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_322, i8 %rk_addr_90" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8153 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_114 : Operation 8154 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_323, i8 %rk_addr_91" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8154 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_114 : Operation 8155 [1/1] (0.99ns)   --->   "%xor_ln117_544 = xor i8 %rk_load_60, i8 %xor_ln117_532" [src/enc.c:117]   --->   Operation 8155 'xor' 'xor_ln117_544' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 8156 [1/1] (0.99ns)   --->   "%xor_ln117_545 = xor i8 %rk_load_61, i8 %xor_ln117_533" [src/enc.c:117]   --->   Operation 8156 'xor' 'xor_ln117_545' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 8157 [1/1] (0.99ns)   --->   "%xor_ln117_546 = xor i8 %rk_load_62, i8 %xor_ln117_534" [src/enc.c:117]   --->   Operation 8157 'xor' 'xor_ln117_546' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 8158 [1/1] (0.99ns)   --->   "%xor_ln117_547 = xor i8 %rk_load_63, i8 %xor_ln117_535" [src/enc.c:117]   --->   Operation 8158 'xor' 'xor_ln117_547' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 8159 [1/1] (0.00ns)   --->   "%zext_ln166_20 = zext i8 %xor_ln117_544" [src/enc.c:166->src/enc.c:188]   --->   Operation 8159 'zext' 'zext_ln166_20' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8160 [1/1] (0.00ns)   --->   "%clefia_s1_addr_82 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_20" [src/enc.c:166->src/enc.c:188]   --->   Operation 8160 'getelementptr' 'clefia_s1_addr_82' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8161 [2/2] (3.25ns)   --->   "%z_164 = load i8 %clefia_s1_addr_82" [src/enc.c:166->src/enc.c:188]   --->   Operation 8161 'load' 'z_164' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_114 : Operation 8162 [1/1] (0.00ns)   --->   "%zext_ln167_20 = zext i8 %xor_ln117_545" [src/enc.c:167->src/enc.c:188]   --->   Operation 8162 'zext' 'zext_ln167_20' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8163 [1/1] (0.00ns)   --->   "%clefia_s0_addr_82 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_20" [src/enc.c:167->src/enc.c:188]   --->   Operation 8163 'getelementptr' 'clefia_s0_addr_82' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8164 [2/2] (3.25ns)   --->   "%z_165 = load i8 %clefia_s0_addr_82" [src/enc.c:167->src/enc.c:188]   --->   Operation 8164 'load' 'z_165' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_114 : Operation 8165 [1/1] (0.00ns)   --->   "%zext_ln168_20 = zext i8 %xor_ln117_546" [src/enc.c:168->src/enc.c:188]   --->   Operation 8165 'zext' 'zext_ln168_20' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8166 [1/1] (0.00ns)   --->   "%clefia_s1_addr_83 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_20" [src/enc.c:168->src/enc.c:188]   --->   Operation 8166 'getelementptr' 'clefia_s1_addr_83' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8167 [2/2] (3.25ns)   --->   "%z_166 = load i8 %clefia_s1_addr_83" [src/enc.c:168->src/enc.c:188]   --->   Operation 8167 'load' 'z_166' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_114 : Operation 8168 [1/1] (0.00ns)   --->   "%zext_ln169_20 = zext i8 %xor_ln117_547" [src/enc.c:169->src/enc.c:188]   --->   Operation 8168 'zext' 'zext_ln169_20' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8169 [1/1] (0.00ns)   --->   "%clefia_s0_addr_83 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_20" [src/enc.c:169->src/enc.c:188]   --->   Operation 8169 'getelementptr' 'clefia_s0_addr_83' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 8170 [2/2] (3.25ns)   --->   "%z_167 = load i8 %clefia_s0_addr_83" [src/enc.c:169->src/enc.c:188]   --->   Operation 8170 'load' 'z_167' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 115 <SV = 114> <Delay = 6.99>
ST_115 : Operation 8171 [1/1] (0.00ns)   --->   "%rk_addr_92 = getelementptr i8 %rk, i64 0, i64 92" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8171 'getelementptr' 'rk_addr_92' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8172 [1/1] (0.00ns)   --->   "%rk_addr_93 = getelementptr i8 %rk, i64 0, i64 93" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8172 'getelementptr' 'rk_addr_93' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8173 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_324, i8 %rk_addr_92" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8173 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_115 : Operation 8174 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_325, i8 %rk_addr_93" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8174 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_115 : Operation 8175 [1/2] (3.25ns)   --->   "%z_164 = load i8 %clefia_s1_addr_82" [src/enc.c:166->src/enc.c:188]   --->   Operation 8175 'load' 'z_164' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_115 : Operation 8176 [1/2] (3.25ns)   --->   "%z_165 = load i8 %clefia_s0_addr_82" [src/enc.c:167->src/enc.c:188]   --->   Operation 8176 'load' 'z_165' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_115 : Operation 8177 [1/2] (3.25ns)   --->   "%z_166 = load i8 %clefia_s1_addr_83" [src/enc.c:168->src/enc.c:188]   --->   Operation 8177 'load' 'z_166' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_115 : Operation 8178 [1/2] (3.25ns)   --->   "%z_167 = load i8 %clefia_s0_addr_83" [src/enc.c:169->src/enc.c:188]   --->   Operation 8178 'load' 'z_167' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_115 : Operation 8179 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_408)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_165, i32 7" [src/enc.c:124]   --->   Operation 8179 'bitselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8180 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_408)   --->   "%xor_ln125_408 = xor i8 %z_165, i8 14" [src/enc.c:125]   --->   Operation 8180 'xor' 'xor_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8181 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_408 = select i1 %tmp_944, i8 %xor_ln125_408, i8 %z_165" [src/enc.c:124]   --->   Operation 8181 'select' 'select_ln124_408' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8182 [1/1] (0.00ns)   --->   "%trunc_ln127_1076 = trunc i8 %select_ln124_408" [src/enc.c:127]   --->   Operation 8182 'trunc' 'trunc_ln127_1076' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8183 [1/1] (0.00ns)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_408, i32 7" [src/enc.c:127]   --->   Operation 8183 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8184 [1/1] (0.00ns)   --->   "%x_assign_244 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1076, i1 %tmp_945" [src/enc.c:127]   --->   Operation 8184 'bitconcatenate' 'x_assign_244' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8185 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_409)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_408, i32 6" [src/enc.c:124]   --->   Operation 8185 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8186 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_409)   --->   "%xor_ln125_409 = xor i8 %x_assign_244, i8 14" [src/enc.c:125]   --->   Operation 8186 'xor' 'xor_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8187 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_409 = select i1 %tmp_946, i8 %xor_ln125_409, i8 %x_assign_244" [src/enc.c:124]   --->   Operation 8187 'select' 'select_ln124_409' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8188 [1/1] (0.00ns)   --->   "%trunc_ln127_1077 = trunc i8 %select_ln124_409" [src/enc.c:127]   --->   Operation 8188 'trunc' 'trunc_ln127_1077' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8189 [1/1] (0.00ns)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_409, i32 7" [src/enc.c:127]   --->   Operation 8189 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8190 [1/1] (0.00ns)   --->   "%x_assign_245 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1077, i1 %tmp_947" [src/enc.c:127]   --->   Operation 8190 'bitconcatenate' 'x_assign_245' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8191 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_410)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_409, i32 6" [src/enc.c:124]   --->   Operation 8191 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8192 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_410)   --->   "%xor_ln125_410 = xor i8 %x_assign_245, i8 14" [src/enc.c:125]   --->   Operation 8192 'xor' 'xor_ln125_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8193 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_410 = select i1 %tmp_948, i8 %xor_ln125_410, i8 %x_assign_245" [src/enc.c:124]   --->   Operation 8193 'select' 'select_ln124_410' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8194 [1/1] (0.00ns)   --->   "%trunc_ln127_1078 = trunc i8 %select_ln124_410" [src/enc.c:127]   --->   Operation 8194 'trunc' 'trunc_ln127_1078' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8195 [1/1] (0.00ns)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_410, i32 7" [src/enc.c:127]   --->   Operation 8195 'bitselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8196 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_411)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_166, i32 7" [src/enc.c:124]   --->   Operation 8196 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8197 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_411)   --->   "%xor_ln125_411 = xor i8 %z_166, i8 14" [src/enc.c:125]   --->   Operation 8197 'xor' 'xor_ln125_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8198 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_411 = select i1 %tmp_950, i8 %xor_ln125_411, i8 %z_166" [src/enc.c:124]   --->   Operation 8198 'select' 'select_ln124_411' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8199 [1/1] (0.00ns)   --->   "%trunc_ln127_1079 = trunc i8 %select_ln124_411" [src/enc.c:127]   --->   Operation 8199 'trunc' 'trunc_ln127_1079' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8200 [1/1] (0.00ns)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_411, i32 7" [src/enc.c:127]   --->   Operation 8200 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8201 [1/1] (0.00ns)   --->   "%x_assign_246 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1079, i1 %tmp_951" [src/enc.c:127]   --->   Operation 8201 'bitconcatenate' 'x_assign_246' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8202 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_412)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_167, i32 7" [src/enc.c:124]   --->   Operation 8202 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8203 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_412)   --->   "%xor_ln125_412 = xor i8 %z_167, i8 14" [src/enc.c:125]   --->   Operation 8203 'xor' 'xor_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8204 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_412 = select i1 %tmp_952, i8 %xor_ln125_412, i8 %z_167" [src/enc.c:124]   --->   Operation 8204 'select' 'select_ln124_412' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8205 [1/1] (0.00ns)   --->   "%trunc_ln127_1080 = trunc i8 %select_ln124_412" [src/enc.c:127]   --->   Operation 8205 'trunc' 'trunc_ln127_1080' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8206 [1/1] (0.00ns)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_412, i32 7" [src/enc.c:127]   --->   Operation 8206 'bitselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8207 [1/1] (0.00ns)   --->   "%x_assign_247 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1080, i1 %tmp_953" [src/enc.c:127]   --->   Operation 8207 'bitconcatenate' 'x_assign_247' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8208 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_413)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_412, i32 6" [src/enc.c:124]   --->   Operation 8208 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8209 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_413)   --->   "%xor_ln125_413 = xor i8 %x_assign_247, i8 14" [src/enc.c:125]   --->   Operation 8209 'xor' 'xor_ln125_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8210 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_413 = select i1 %tmp_954, i8 %xor_ln125_413, i8 %x_assign_247" [src/enc.c:124]   --->   Operation 8210 'select' 'select_ln124_413' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8211 [1/1] (0.00ns)   --->   "%trunc_ln127_1081 = trunc i8 %select_ln124_413" [src/enc.c:127]   --->   Operation 8211 'trunc' 'trunc_ln127_1081' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8212 [1/1] (0.00ns)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_413, i32 7" [src/enc.c:127]   --->   Operation 8212 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8213 [1/1] (0.00ns)   --->   "%x_assign_248 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1081, i1 %tmp_955" [src/enc.c:127]   --->   Operation 8213 'bitconcatenate' 'x_assign_248' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8214 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_414)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_413, i32 6" [src/enc.c:124]   --->   Operation 8214 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8215 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_414)   --->   "%xor_ln125_414 = xor i8 %x_assign_248, i8 14" [src/enc.c:125]   --->   Operation 8215 'xor' 'xor_ln125_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8216 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_414 = select i1 %tmp_956, i8 %xor_ln125_414, i8 %x_assign_248" [src/enc.c:124]   --->   Operation 8216 'select' 'select_ln124_414' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8217 [1/1] (0.00ns)   --->   "%trunc_ln127_1082 = trunc i8 %select_ln124_414" [src/enc.c:127]   --->   Operation 8217 'trunc' 'trunc_ln127_1082' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8218 [1/1] (0.00ns)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_414, i32 7" [src/enc.c:127]   --->   Operation 8218 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8219 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_415)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_164, i32 7" [src/enc.c:124]   --->   Operation 8219 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8220 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_415)   --->   "%xor_ln125_415 = xor i8 %z_164, i8 14" [src/enc.c:125]   --->   Operation 8220 'xor' 'xor_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8221 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_415 = select i1 %tmp_958, i8 %xor_ln125_415, i8 %z_164" [src/enc.c:124]   --->   Operation 8221 'select' 'select_ln124_415' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8222 [1/1] (0.00ns)   --->   "%trunc_ln127_1083 = trunc i8 %select_ln124_415" [src/enc.c:127]   --->   Operation 8222 'trunc' 'trunc_ln127_1083' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8223 [1/1] (0.00ns)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_415, i32 7" [src/enc.c:127]   --->   Operation 8223 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8224 [1/1] (0.00ns)   --->   "%x_assign_249 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1083, i1 %tmp_959" [src/enc.c:127]   --->   Operation 8224 'bitconcatenate' 'x_assign_249' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8225 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_416)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_415, i32 6" [src/enc.c:124]   --->   Operation 8225 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8226 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_416)   --->   "%xor_ln125_416 = xor i8 %x_assign_249, i8 14" [src/enc.c:125]   --->   Operation 8226 'xor' 'xor_ln125_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8227 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_416 = select i1 %tmp_960, i8 %xor_ln125_416, i8 %x_assign_249" [src/enc.c:124]   --->   Operation 8227 'select' 'select_ln124_416' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8228 [1/1] (0.00ns)   --->   "%trunc_ln127_1084 = trunc i8 %select_ln124_416" [src/enc.c:127]   --->   Operation 8228 'trunc' 'trunc_ln127_1084' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8229 [1/1] (0.00ns)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_416, i32 7" [src/enc.c:127]   --->   Operation 8229 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8230 [1/1] (0.00ns)   --->   "%x_assign_250 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1084, i1 %tmp_961" [src/enc.c:127]   --->   Operation 8230 'bitconcatenate' 'x_assign_250' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8231 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_417)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_416, i32 6" [src/enc.c:124]   --->   Operation 8231 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8232 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_417)   --->   "%xor_ln125_417 = xor i8 %x_assign_250, i8 14" [src/enc.c:125]   --->   Operation 8232 'xor' 'xor_ln125_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8233 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_417 = select i1 %tmp_962, i8 %xor_ln125_417, i8 %x_assign_250" [src/enc.c:124]   --->   Operation 8233 'select' 'select_ln124_417' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8234 [1/1] (0.00ns)   --->   "%trunc_ln127_1085 = trunc i8 %select_ln124_417" [src/enc.c:127]   --->   Operation 8234 'trunc' 'trunc_ln127_1085' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8235 [1/1] (0.00ns)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_417, i32 7" [src/enc.c:127]   --->   Operation 8235 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8236 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_418)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_411, i32 6" [src/enc.c:124]   --->   Operation 8236 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8237 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_418)   --->   "%xor_ln125_418 = xor i8 %x_assign_246, i8 14" [src/enc.c:125]   --->   Operation 8237 'xor' 'xor_ln125_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8238 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_418 = select i1 %tmp_964, i8 %xor_ln125_418, i8 %x_assign_246" [src/enc.c:124]   --->   Operation 8238 'select' 'select_ln124_418' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8239 [1/1] (0.00ns)   --->   "%trunc_ln127_1086 = trunc i8 %select_ln124_418" [src/enc.c:127]   --->   Operation 8239 'trunc' 'trunc_ln127_1086' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8240 [1/1] (0.00ns)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_418, i32 7" [src/enc.c:127]   --->   Operation 8240 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8241 [1/1] (0.00ns)   --->   "%x_assign_251 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1086, i1 %tmp_965" [src/enc.c:127]   --->   Operation 8241 'bitconcatenate' 'x_assign_251' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8242 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_419)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_418, i32 6" [src/enc.c:124]   --->   Operation 8242 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8243 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_419)   --->   "%xor_ln125_419 = xor i8 %x_assign_251, i8 14" [src/enc.c:125]   --->   Operation 8243 'xor' 'xor_ln125_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 8244 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_419 = select i1 %tmp_966, i8 %xor_ln125_419, i8 %x_assign_251" [src/enc.c:124]   --->   Operation 8244 'select' 'select_ln124_419' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 8245 [1/1] (0.00ns)   --->   "%trunc_ln127_1087 = trunc i8 %select_ln124_419" [src/enc.c:127]   --->   Operation 8245 'trunc' 'trunc_ln127_1087' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 8246 [1/1] (0.00ns)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_419, i32 7" [src/enc.c:127]   --->   Operation 8246 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>

State 116 <SV = 115> <Delay = 3.25>
ST_116 : Operation 8247 [1/1] (0.00ns)   --->   "%rk_addr_94 = getelementptr i8 %rk, i64 0, i64 94" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8247 'getelementptr' 'rk_addr_94' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 8248 [1/1] (0.00ns)   --->   "%rk_addr_95 = getelementptr i8 %rk, i64 0, i64 95" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8248 'getelementptr' 'rk_addr_95' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 8249 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_326, i8 %rk_addr_94" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8249 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_116 : Operation 8250 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_327, i8 %rk_addr_95" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8250 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_116 : Operation 8251 [1/1] (0.00ns)   --->   "%or_ln127_163 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1078, i1 %tmp_949" [src/enc.c:127]   --->   Operation 8251 'bitconcatenate' 'or_ln127_163' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 8252 [1/1] (0.00ns)   --->   "%or_ln127_164 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1082, i1 %tmp_957" [src/enc.c:127]   --->   Operation 8252 'bitconcatenate' 'or_ln127_164' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 8253 [1/1] (0.00ns)   --->   "%or_ln127_165 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1085, i1 %tmp_963" [src/enc.c:127]   --->   Operation 8253 'bitconcatenate' 'or_ln127_165' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 8254 [1/1] (0.00ns)   --->   "%or_ln127_166 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1087, i1 %tmp_967" [src/enc.c:127]   --->   Operation 8254 'bitconcatenate' 'or_ln127_166' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 8255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_548)   --->   "%xor_ln117_2701 = xor i8 %x_assign_247, i8 %or_ln127_163" [src/enc.c:117]   --->   Operation 8255 'xor' 'xor_ln117_2701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_548)   --->   "%xor_ln117_2702 = xor i8 %xor_ln117_2701, i8 %z_164" [src/enc.c:117]   --->   Operation 8256 'xor' 'xor_ln117_2702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_548)   --->   "%xor_ln117_2703 = xor i8 %xor_ln117_508, i8 %or_ln127_164" [src/enc.c:117]   --->   Operation 8257 'xor' 'xor_ln117_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_548)   --->   "%xor_ln117_2704 = xor i8 %xor_ln117_2703, i8 %x_assign_246" [src/enc.c:117]   --->   Operation 8258 'xor' 'xor_ln117_2704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8259 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_548 = xor i8 %xor_ln117_2704, i8 %xor_ln117_2702" [src/enc.c:117]   --->   Operation 8259 'xor' 'xor_ln117_548' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_549)   --->   "%xor_ln117_2705 = xor i8 %x_assign_247, i8 %or_ln127_165" [src/enc.c:117]   --->   Operation 8260 'xor' 'xor_ln117_2705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_549)   --->   "%xor_ln117_2706 = xor i8 %xor_ln117_2705, i8 %z_165" [src/enc.c:117]   --->   Operation 8261 'xor' 'xor_ln117_2706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_549)   --->   "%xor_ln117_2707 = xor i8 %xor_ln117_509, i8 %or_ln127_166" [src/enc.c:117]   --->   Operation 8262 'xor' 'xor_ln117_2707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_549)   --->   "%xor_ln117_2708 = xor i8 %xor_ln117_2707, i8 %x_assign_246" [src/enc.c:117]   --->   Operation 8263 'xor' 'xor_ln117_2708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8264 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_549 = xor i8 %xor_ln117_2708, i8 %xor_ln117_2706" [src/enc.c:117]   --->   Operation 8264 'xor' 'xor_ln117_549' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_550)   --->   "%xor_ln117_2709 = xor i8 %x_assign_244, i8 %or_ln127_163" [src/enc.c:117]   --->   Operation 8265 'xor' 'xor_ln117_2709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_550)   --->   "%xor_ln117_2710 = xor i8 %xor_ln117_2709, i8 %z_166" [src/enc.c:117]   --->   Operation 8266 'xor' 'xor_ln117_2710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_550)   --->   "%xor_ln117_2711 = xor i8 %x_assign_249, i8 %or_ln127_164" [src/enc.c:117]   --->   Operation 8267 'xor' 'xor_ln117_2711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_550)   --->   "%xor_ln117_2712 = xor i8 %xor_ln117_2711, i8 %xor_ln117_510" [src/enc.c:117]   --->   Operation 8268 'xor' 'xor_ln117_2712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8269 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_550 = xor i8 %xor_ln117_2712, i8 %xor_ln117_2710" [src/enc.c:117]   --->   Operation 8269 'xor' 'xor_ln117_550' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_551)   --->   "%xor_ln117_2713 = xor i8 %x_assign_244, i8 %or_ln127_165" [src/enc.c:117]   --->   Operation 8270 'xor' 'xor_ln117_2713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_551)   --->   "%xor_ln117_2714 = xor i8 %xor_ln117_2713, i8 %z_167" [src/enc.c:117]   --->   Operation 8271 'xor' 'xor_ln117_2714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_551)   --->   "%xor_ln117_2715 = xor i8 %x_assign_249, i8 %or_ln127_166" [src/enc.c:117]   --->   Operation 8272 'xor' 'xor_ln117_2715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_551)   --->   "%xor_ln117_2716 = xor i8 %xor_ln117_2715, i8 %xor_ln117_511" [src/enc.c:117]   --->   Operation 8273 'xor' 'xor_ln117_2716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 8274 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_551 = xor i8 %xor_ln117_2716, i8 %xor_ln117_2714" [src/enc.c:117]   --->   Operation 8274 'xor' 'xor_ln117_551' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 3.25>
ST_117 : Operation 8275 [2/2] (3.25ns)   --->   "%rk_load_64 = load i8 %rk_addr_80" [src/enc.c:117]   --->   Operation 8275 'load' 'rk_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_117 : Operation 8276 [2/2] (3.25ns)   --->   "%rk_load_65 = load i8 %rk_addr_81" [src/enc.c:117]   --->   Operation 8276 'load' 'rk_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 118 <SV = 117> <Delay = 3.25>
ST_118 : Operation 8277 [1/2] (3.25ns)   --->   "%rk_load_64 = load i8 %rk_addr_80" [src/enc.c:117]   --->   Operation 8277 'load' 'rk_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_118 : Operation 8278 [1/2] (3.25ns)   --->   "%rk_load_65 = load i8 %rk_addr_81" [src/enc.c:117]   --->   Operation 8278 'load' 'rk_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_118 : Operation 8279 [2/2] (3.25ns)   --->   "%rk_load_66 = load i8 %rk_addr_82" [src/enc.c:117]   --->   Operation 8279 'load' 'rk_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_118 : Operation 8280 [2/2] (3.25ns)   --->   "%rk_load_67 = load i8 %rk_addr_83" [src/enc.c:117]   --->   Operation 8280 'load' 'rk_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 119 <SV = 118> <Delay = 3.25>
ST_119 : Operation 8281 [1/2] (3.25ns)   --->   "%rk_load_66 = load i8 %rk_addr_82" [src/enc.c:117]   --->   Operation 8281 'load' 'rk_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_119 : Operation 8282 [1/2] (3.25ns)   --->   "%rk_load_67 = load i8 %rk_addr_83" [src/enc.c:117]   --->   Operation 8282 'load' 'rk_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_119 : Operation 8283 [2/2] (3.25ns)   --->   "%rk_load_68 = load i8 %rk_addr_84" [src/enc.c:117]   --->   Operation 8283 'load' 'rk_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_119 : Operation 8284 [2/2] (3.25ns)   --->   "%rk_load_69 = load i8 %rk_addr_85" [src/enc.c:117]   --->   Operation 8284 'load' 'rk_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 120 <SV = 119> <Delay = 4.24>
ST_120 : Operation 8285 [1/1] (0.99ns)   --->   "%xor_ln117_552 = xor i8 %rk_load_64, i8 %xor_ln117_540" [src/enc.c:117]   --->   Operation 8285 'xor' 'xor_ln117_552' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 8286 [1/1] (0.99ns)   --->   "%xor_ln117_553 = xor i8 %rk_load_65, i8 %xor_ln117_541" [src/enc.c:117]   --->   Operation 8286 'xor' 'xor_ln117_553' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 8287 [1/1] (0.99ns)   --->   "%xor_ln117_554 = xor i8 %rk_load_66, i8 %xor_ln117_542" [src/enc.c:117]   --->   Operation 8287 'xor' 'xor_ln117_554' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 8288 [1/1] (0.99ns)   --->   "%xor_ln117_555 = xor i8 %rk_load_67, i8 %xor_ln117_543" [src/enc.c:117]   --->   Operation 8288 'xor' 'xor_ln117_555' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 8289 [1/1] (0.00ns)   --->   "%zext_ln143_21 = zext i8 %xor_ln117_552" [src/enc.c:143->src/enc.c:187]   --->   Operation 8289 'zext' 'zext_ln143_21' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8290 [1/1] (0.00ns)   --->   "%clefia_s0_addr_84 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_21" [src/enc.c:143->src/enc.c:187]   --->   Operation 8290 'getelementptr' 'clefia_s0_addr_84' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8291 [2/2] (3.25ns)   --->   "%z_168 = load i8 %clefia_s0_addr_84" [src/enc.c:143->src/enc.c:187]   --->   Operation 8291 'load' 'z_168' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_120 : Operation 8292 [1/1] (0.00ns)   --->   "%zext_ln144_21 = zext i8 %xor_ln117_553" [src/enc.c:144->src/enc.c:187]   --->   Operation 8292 'zext' 'zext_ln144_21' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8293 [1/1] (0.00ns)   --->   "%clefia_s1_addr_84 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_21" [src/enc.c:144->src/enc.c:187]   --->   Operation 8293 'getelementptr' 'clefia_s1_addr_84' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8294 [2/2] (3.25ns)   --->   "%z_169 = load i8 %clefia_s1_addr_84" [src/enc.c:144->src/enc.c:187]   --->   Operation 8294 'load' 'z_169' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_120 : Operation 8295 [1/1] (0.00ns)   --->   "%zext_ln145_21 = zext i8 %xor_ln117_554" [src/enc.c:145->src/enc.c:187]   --->   Operation 8295 'zext' 'zext_ln145_21' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8296 [1/1] (0.00ns)   --->   "%clefia_s0_addr_85 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_21" [src/enc.c:145->src/enc.c:187]   --->   Operation 8296 'getelementptr' 'clefia_s0_addr_85' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8297 [2/2] (3.25ns)   --->   "%z_170 = load i8 %clefia_s0_addr_85" [src/enc.c:145->src/enc.c:187]   --->   Operation 8297 'load' 'z_170' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_120 : Operation 8298 [1/1] (0.00ns)   --->   "%zext_ln146_21 = zext i8 %xor_ln117_555" [src/enc.c:146->src/enc.c:187]   --->   Operation 8298 'zext' 'zext_ln146_21' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8299 [1/1] (0.00ns)   --->   "%clefia_s1_addr_85 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_21" [src/enc.c:146->src/enc.c:187]   --->   Operation 8299 'getelementptr' 'clefia_s1_addr_85' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 8300 [2/2] (3.25ns)   --->   "%z_171 = load i8 %clefia_s1_addr_85" [src/enc.c:146->src/enc.c:187]   --->   Operation 8300 'load' 'z_171' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_120 : Operation 8301 [1/2] (3.25ns)   --->   "%rk_load_68 = load i8 %rk_addr_84" [src/enc.c:117]   --->   Operation 8301 'load' 'rk_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_120 : Operation 8302 [1/2] (3.25ns)   --->   "%rk_load_69 = load i8 %rk_addr_85" [src/enc.c:117]   --->   Operation 8302 'load' 'rk_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_120 : Operation 8303 [2/2] (3.25ns)   --->   "%rk_load_70 = load i8 %rk_addr_86" [src/enc.c:117]   --->   Operation 8303 'load' 'rk_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_120 : Operation 8304 [2/2] (3.25ns)   --->   "%rk_load_71 = load i8 %rk_addr_87" [src/enc.c:117]   --->   Operation 8304 'load' 'rk_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 121 <SV = 120> <Delay = 6.74>
ST_121 : Operation 8305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_329)   --->   "%t_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i1.i1, i2 %trunc_ln203_1, i4 %tmp_529, i1 %tmp_528, i1 %xor_ln117_2096" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 8305 'bitconcatenate' 't_73' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_330)   --->   "%t_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_512, i1 %trunc_ln202, i1 %tmp_530, i1 %tmp_548" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 8306 'bitconcatenate' 't_74' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8307 [1/1] (0.00ns)   --->   "%rk_addr_97 = getelementptr i8 %rk, i64 0, i64 97" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8307 'getelementptr' 'rk_addr_97' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8308 [1/1] (0.00ns)   --->   "%rk_addr_98 = getelementptr i8 %rk, i64 0, i64 98" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8308 'getelementptr' 'rk_addr_98' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_329)   --->   "%xor_ln117_2398 = xor i8 %t_73, i8 213" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8309 'xor' 'xor_ln117_2398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8310 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_329 = xor i8 %xor_ln117_2398, i8 %skey_load_25" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8310 'xor' 'xor_ln117_329' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8311 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_329, i8 %rk_addr_97" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8311 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_121 : Operation 8312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_330)   --->   "%xor_ln117_2399 = xor i8 %t_74, i8 109" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8312 'xor' 'xor_ln117_2399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8313 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_330 = xor i8 %xor_ln117_2399, i8 %skey_load_26" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8313 'xor' 'xor_ln117_330' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8314 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_330, i8 %rk_addr_98" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8314 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_121 : Operation 8315 [1/2] (3.25ns)   --->   "%z_168 = load i8 %clefia_s0_addr_84" [src/enc.c:143->src/enc.c:187]   --->   Operation 8315 'load' 'z_168' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_121 : Operation 8316 [1/2] (3.25ns)   --->   "%z_169 = load i8 %clefia_s1_addr_84" [src/enc.c:144->src/enc.c:187]   --->   Operation 8316 'load' 'z_169' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_121 : Operation 8317 [1/2] (3.25ns)   --->   "%z_170 = load i8 %clefia_s0_addr_85" [src/enc.c:145->src/enc.c:187]   --->   Operation 8317 'load' 'z_170' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_121 : Operation 8318 [1/2] (3.25ns)   --->   "%z_171 = load i8 %clefia_s1_addr_85" [src/enc.c:146->src/enc.c:187]   --->   Operation 8318 'load' 'z_171' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_121 : Operation 8319 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_420)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_169, i32 7" [src/enc.c:124]   --->   Operation 8319 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8320 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_420)   --->   "%xor_ln125_420 = xor i8 %z_169, i8 14" [src/enc.c:125]   --->   Operation 8320 'xor' 'xor_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8321 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_420 = select i1 %tmp_968, i8 %xor_ln125_420, i8 %z_169" [src/enc.c:124]   --->   Operation 8321 'select' 'select_ln124_420' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8322 [1/1] (0.00ns)   --->   "%trunc_ln127_1088 = trunc i8 %select_ln124_420" [src/enc.c:127]   --->   Operation 8322 'trunc' 'trunc_ln127_1088' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8323 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_420, i32 7" [src/enc.c:127]   --->   Operation 8323 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8324 [1/1] (0.00ns)   --->   "%x_assign_252 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1088, i1 %tmp_969" [src/enc.c:127]   --->   Operation 8324 'bitconcatenate' 'x_assign_252' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8325 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_421)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_170, i32 7" [src/enc.c:124]   --->   Operation 8325 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8326 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_421)   --->   "%xor_ln125_421 = xor i8 %z_170, i8 14" [src/enc.c:125]   --->   Operation 8326 'xor' 'xor_ln125_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8327 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_421 = select i1 %tmp_970, i8 %xor_ln125_421, i8 %z_170" [src/enc.c:124]   --->   Operation 8327 'select' 'select_ln124_421' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8328 [1/1] (0.00ns)   --->   "%trunc_ln127_1089 = trunc i8 %select_ln124_421" [src/enc.c:127]   --->   Operation 8328 'trunc' 'trunc_ln127_1089' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8329 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_421, i32 7" [src/enc.c:127]   --->   Operation 8329 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8330 [1/1] (0.00ns)   --->   "%x_assign_253 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1089, i1 %tmp_971" [src/enc.c:127]   --->   Operation 8330 'bitconcatenate' 'x_assign_253' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8331 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_422)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_421, i32 6" [src/enc.c:124]   --->   Operation 8331 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8332 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_422)   --->   "%xor_ln125_422 = xor i8 %x_assign_253, i8 14" [src/enc.c:125]   --->   Operation 8332 'xor' 'xor_ln125_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8333 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_422 = select i1 %tmp_972, i8 %xor_ln125_422, i8 %x_assign_253" [src/enc.c:124]   --->   Operation 8333 'select' 'select_ln124_422' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8334 [1/1] (0.00ns)   --->   "%trunc_ln127_1090 = trunc i8 %select_ln124_422" [src/enc.c:127]   --->   Operation 8334 'trunc' 'trunc_ln127_1090' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8335 [1/1] (0.00ns)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_422, i32 7" [src/enc.c:127]   --->   Operation 8335 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8336 [1/1] (0.00ns)   --->   "%or_ln127_167 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1090, i1 %tmp_973" [src/enc.c:127]   --->   Operation 8336 'bitconcatenate' 'or_ln127_167' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8337 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_423)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_171, i32 7" [src/enc.c:124]   --->   Operation 8337 'bitselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8338 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_423)   --->   "%xor_ln125_423 = xor i8 %z_171, i8 14" [src/enc.c:125]   --->   Operation 8338 'xor' 'xor_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8339 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_423 = select i1 %tmp_974, i8 %xor_ln125_423, i8 %z_171" [src/enc.c:124]   --->   Operation 8339 'select' 'select_ln124_423' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8340 [1/1] (0.00ns)   --->   "%trunc_ln127_1091 = trunc i8 %select_ln124_423" [src/enc.c:127]   --->   Operation 8340 'trunc' 'trunc_ln127_1091' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8341 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_423, i32 7" [src/enc.c:127]   --->   Operation 8341 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8342 [1/1] (0.00ns)   --->   "%x_assign_254 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1091, i1 %tmp_975" [src/enc.c:127]   --->   Operation 8342 'bitconcatenate' 'x_assign_254' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8343 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_424)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_423, i32 6" [src/enc.c:124]   --->   Operation 8343 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8344 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_424)   --->   "%xor_ln125_424 = xor i8 %x_assign_254, i8 14" [src/enc.c:125]   --->   Operation 8344 'xor' 'xor_ln125_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8345 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_424 = select i1 %tmp_976, i8 %xor_ln125_424, i8 %x_assign_254" [src/enc.c:124]   --->   Operation 8345 'select' 'select_ln124_424' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8346 [1/1] (0.00ns)   --->   "%trunc_ln127_1092 = trunc i8 %select_ln124_424" [src/enc.c:127]   --->   Operation 8346 'trunc' 'trunc_ln127_1092' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8347 [1/1] (0.00ns)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_424, i32 7" [src/enc.c:127]   --->   Operation 8347 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8348 [1/1] (0.00ns)   --->   "%or_ln127_168 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1092, i1 %tmp_977" [src/enc.c:127]   --->   Operation 8348 'bitconcatenate' 'or_ln127_168' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8349 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_425)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_168, i32 7" [src/enc.c:124]   --->   Operation 8349 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8350 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_425)   --->   "%xor_ln125_425 = xor i8 %z_168, i8 14" [src/enc.c:125]   --->   Operation 8350 'xor' 'xor_ln125_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8351 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_425 = select i1 %tmp_978, i8 %xor_ln125_425, i8 %z_168" [src/enc.c:124]   --->   Operation 8351 'select' 'select_ln124_425' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8352 [1/1] (0.00ns)   --->   "%trunc_ln127_1093 = trunc i8 %select_ln124_425" [src/enc.c:127]   --->   Operation 8352 'trunc' 'trunc_ln127_1093' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8353 [1/1] (0.00ns)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_425, i32 7" [src/enc.c:127]   --->   Operation 8353 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8354 [1/1] (0.00ns)   --->   "%x_assign_255 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1093, i1 %tmp_979" [src/enc.c:127]   --->   Operation 8354 'bitconcatenate' 'x_assign_255' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8355 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_426)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_425, i32 6" [src/enc.c:124]   --->   Operation 8355 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8356 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_426)   --->   "%xor_ln125_426 = xor i8 %x_assign_255, i8 14" [src/enc.c:125]   --->   Operation 8356 'xor' 'xor_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8357 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_426 = select i1 %tmp_980, i8 %xor_ln125_426, i8 %x_assign_255" [src/enc.c:124]   --->   Operation 8357 'select' 'select_ln124_426' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8358 [1/1] (0.00ns)   --->   "%trunc_ln127_1094 = trunc i8 %select_ln124_426" [src/enc.c:127]   --->   Operation 8358 'trunc' 'trunc_ln127_1094' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8359 [1/1] (0.00ns)   --->   "%tmp_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_426, i32 7" [src/enc.c:127]   --->   Operation 8359 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8360 [1/1] (0.00ns)   --->   "%or_ln127_169 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1094, i1 %tmp_981" [src/enc.c:127]   --->   Operation 8360 'bitconcatenate' 'or_ln127_169' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8361 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_427)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_420, i32 6" [src/enc.c:124]   --->   Operation 8361 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8362 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_427)   --->   "%xor_ln125_427 = xor i8 %x_assign_252, i8 14" [src/enc.c:125]   --->   Operation 8362 'xor' 'xor_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8363 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_427 = select i1 %tmp_982, i8 %xor_ln125_427, i8 %x_assign_252" [src/enc.c:124]   --->   Operation 8363 'select' 'select_ln124_427' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 8364 [1/1] (0.00ns)   --->   "%trunc_ln127_1095 = trunc i8 %select_ln124_427" [src/enc.c:127]   --->   Operation 8364 'trunc' 'trunc_ln127_1095' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8365 [1/1] (0.00ns)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_427, i32 7" [src/enc.c:127]   --->   Operation 8365 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8366 [1/1] (0.00ns)   --->   "%or_ln127_170 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1095, i1 %tmp_983" [src/enc.c:127]   --->   Operation 8366 'bitconcatenate' 'or_ln127_170' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 8367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_556)   --->   "%xor_ln117_2717 = xor i8 %x_assign_254, i8 %or_ln127_167" [src/enc.c:117]   --->   Operation 8367 'xor' 'xor_ln117_2717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_556)   --->   "%xor_ln117_2718 = xor i8 %xor_ln117_2717, i8 %z_168" [src/enc.c:117]   --->   Operation 8368 'xor' 'xor_ln117_2718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_556)   --->   "%xor_ln117_2719 = xor i8 %xor_ln117_532, i8 %or_ln127_168" [src/enc.c:117]   --->   Operation 8369 'xor' 'xor_ln117_2719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_556)   --->   "%xor_ln117_2720 = xor i8 %xor_ln117_2719, i8 %x_assign_252" [src/enc.c:117]   --->   Operation 8370 'xor' 'xor_ln117_2720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8371 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_556 = xor i8 %xor_ln117_2720, i8 %xor_ln117_2718" [src/enc.c:117]   --->   Operation 8371 'xor' 'xor_ln117_556' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_557)   --->   "%xor_ln117_2721 = xor i8 %x_assign_253, i8 %or_ln127_167" [src/enc.c:117]   --->   Operation 8372 'xor' 'xor_ln117_2721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_557)   --->   "%xor_ln117_2722 = xor i8 %xor_ln117_2721, i8 %z_169" [src/enc.c:117]   --->   Operation 8373 'xor' 'xor_ln117_2722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_557)   --->   "%xor_ln117_2723 = xor i8 %xor_ln117_533, i8 %or_ln127_168" [src/enc.c:117]   --->   Operation 8374 'xor' 'xor_ln117_2723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_557)   --->   "%xor_ln117_2724 = xor i8 %xor_ln117_2723, i8 %x_assign_255" [src/enc.c:117]   --->   Operation 8375 'xor' 'xor_ln117_2724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8376 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_557 = xor i8 %xor_ln117_2724, i8 %xor_ln117_2722" [src/enc.c:117]   --->   Operation 8376 'xor' 'xor_ln117_557' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_558)   --->   "%xor_ln117_2725 = xor i8 %or_ln127_169, i8 %x_assign_254" [src/enc.c:117]   --->   Operation 8377 'xor' 'xor_ln117_2725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_558)   --->   "%xor_ln117_2726 = xor i8 %xor_ln117_2725, i8 %z_170" [src/enc.c:117]   --->   Operation 8378 'xor' 'xor_ln117_2726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_558)   --->   "%xor_ln117_2727 = xor i8 %xor_ln117_534, i8 %or_ln127_170" [src/enc.c:117]   --->   Operation 8379 'xor' 'xor_ln117_2727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_558)   --->   "%xor_ln117_2728 = xor i8 %xor_ln117_2727, i8 %x_assign_252" [src/enc.c:117]   --->   Operation 8380 'xor' 'xor_ln117_2728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8381 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_558 = xor i8 %xor_ln117_2728, i8 %xor_ln117_2726" [src/enc.c:117]   --->   Operation 8381 'xor' 'xor_ln117_558' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_559)   --->   "%xor_ln117_2729 = xor i8 %x_assign_253, i8 %or_ln127_169" [src/enc.c:117]   --->   Operation 8382 'xor' 'xor_ln117_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_559)   --->   "%xor_ln117_2730 = xor i8 %xor_ln117_2729, i8 %z_171" [src/enc.c:117]   --->   Operation 8383 'xor' 'xor_ln117_2730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_559)   --->   "%xor_ln117_2731 = xor i8 %x_assign_255, i8 %or_ln127_170" [src/enc.c:117]   --->   Operation 8384 'xor' 'xor_ln117_2731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_559)   --->   "%xor_ln117_2732 = xor i8 %xor_ln117_2731, i8 %xor_ln117_535" [src/enc.c:117]   --->   Operation 8385 'xor' 'xor_ln117_2732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8386 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_559 = xor i8 %xor_ln117_2732, i8 %xor_ln117_2730" [src/enc.c:117]   --->   Operation 8386 'xor' 'xor_ln117_559' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 8387 [1/2] (3.25ns)   --->   "%rk_load_70 = load i8 %rk_addr_86" [src/enc.c:117]   --->   Operation 8387 'load' 'rk_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_121 : Operation 8388 [1/2] (3.25ns)   --->   "%rk_load_71 = load i8 %rk_addr_87" [src/enc.c:117]   --->   Operation 8388 'load' 'rk_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 122 <SV = 121> <Delay = 4.24>
ST_122 : Operation 8389 [1/1] (0.00ns)   --->   "%rk_addr_99 = getelementptr i8 %rk, i64 0, i64 99" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8389 'getelementptr' 'rk_addr_99' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8390 [1/1] (0.00ns)   --->   "%rk_addr_100 = getelementptr i8 %rk, i64 0, i64 100" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8390 'getelementptr' 'rk_addr_100' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8391 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_331, i8 %rk_addr_99" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8391 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_122 : Operation 8392 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_332, i8 %rk_addr_100" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8392 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_122 : Operation 8393 [1/1] (0.99ns)   --->   "%xor_ln117_560 = xor i8 %rk_load_68, i8 %xor_ln117_548" [src/enc.c:117]   --->   Operation 8393 'xor' 'xor_ln117_560' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 8394 [1/1] (0.99ns)   --->   "%xor_ln117_561 = xor i8 %rk_load_69, i8 %xor_ln117_549" [src/enc.c:117]   --->   Operation 8394 'xor' 'xor_ln117_561' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 8395 [1/1] (0.99ns)   --->   "%xor_ln117_562 = xor i8 %rk_load_70, i8 %xor_ln117_550" [src/enc.c:117]   --->   Operation 8395 'xor' 'xor_ln117_562' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 8396 [1/1] (0.99ns)   --->   "%xor_ln117_563 = xor i8 %rk_load_71, i8 %xor_ln117_551" [src/enc.c:117]   --->   Operation 8396 'xor' 'xor_ln117_563' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 8397 [1/1] (0.00ns)   --->   "%zext_ln166_21 = zext i8 %xor_ln117_560" [src/enc.c:166->src/enc.c:188]   --->   Operation 8397 'zext' 'zext_ln166_21' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8398 [1/1] (0.00ns)   --->   "%clefia_s1_addr_86 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_21" [src/enc.c:166->src/enc.c:188]   --->   Operation 8398 'getelementptr' 'clefia_s1_addr_86' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8399 [2/2] (3.25ns)   --->   "%z_172 = load i8 %clefia_s1_addr_86" [src/enc.c:166->src/enc.c:188]   --->   Operation 8399 'load' 'z_172' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_122 : Operation 8400 [1/1] (0.00ns)   --->   "%zext_ln167_21 = zext i8 %xor_ln117_561" [src/enc.c:167->src/enc.c:188]   --->   Operation 8400 'zext' 'zext_ln167_21' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8401 [1/1] (0.00ns)   --->   "%clefia_s0_addr_86 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_21" [src/enc.c:167->src/enc.c:188]   --->   Operation 8401 'getelementptr' 'clefia_s0_addr_86' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8402 [2/2] (3.25ns)   --->   "%z_173 = load i8 %clefia_s0_addr_86" [src/enc.c:167->src/enc.c:188]   --->   Operation 8402 'load' 'z_173' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_122 : Operation 8403 [1/1] (0.00ns)   --->   "%zext_ln168_21 = zext i8 %xor_ln117_562" [src/enc.c:168->src/enc.c:188]   --->   Operation 8403 'zext' 'zext_ln168_21' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8404 [1/1] (0.00ns)   --->   "%clefia_s1_addr_87 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_21" [src/enc.c:168->src/enc.c:188]   --->   Operation 8404 'getelementptr' 'clefia_s1_addr_87' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8405 [2/2] (3.25ns)   --->   "%z_174 = load i8 %clefia_s1_addr_87" [src/enc.c:168->src/enc.c:188]   --->   Operation 8405 'load' 'z_174' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_122 : Operation 8406 [1/1] (0.00ns)   --->   "%zext_ln169_21 = zext i8 %xor_ln117_563" [src/enc.c:169->src/enc.c:188]   --->   Operation 8406 'zext' 'zext_ln169_21' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8407 [1/1] (0.00ns)   --->   "%clefia_s0_addr_87 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_21" [src/enc.c:169->src/enc.c:188]   --->   Operation 8407 'getelementptr' 'clefia_s0_addr_87' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 8408 [2/2] (3.25ns)   --->   "%z_175 = load i8 %clefia_s0_addr_87" [src/enc.c:169->src/enc.c:188]   --->   Operation 8408 'load' 'z_175' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 123 <SV = 122> <Delay = 6.99>
ST_123 : Operation 8409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_333)   --->   "%trunc_ln216_4 = trunc i8 %xor_ln117_172" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 8409 'trunc' 'trunc_ln216_4' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_333)   --->   "%t_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %trunc_ln216_4, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 8410 'bitconcatenate' 't_77' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8411 [1/1] (0.00ns)   --->   "%rk_addr_101 = getelementptr i8 %rk, i64 0, i64 101" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8411 'getelementptr' 'rk_addr_101' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8412 [1/1] (0.00ns)   --->   "%rk_addr_102 = getelementptr i8 %rk, i64 0, i64 102" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8412 'getelementptr' 'rk_addr_102' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_333)   --->   "%xor_ln117_2402 = xor i8 %t_77, i8 244" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8413 'xor' 'xor_ln117_2402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8414 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_333 = xor i8 %xor_ln117_2402, i8 %skey_load_29" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8414 'xor' 'xor_ln117_333' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8415 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_333, i8 %rk_addr_101" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8415 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_123 : Operation 8416 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_334, i8 %rk_addr_102" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8416 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_123 : Operation 8417 [1/2] (3.25ns)   --->   "%z_172 = load i8 %clefia_s1_addr_86" [src/enc.c:166->src/enc.c:188]   --->   Operation 8417 'load' 'z_172' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_123 : Operation 8418 [1/2] (3.25ns)   --->   "%z_173 = load i8 %clefia_s0_addr_86" [src/enc.c:167->src/enc.c:188]   --->   Operation 8418 'load' 'z_173' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_123 : Operation 8419 [1/2] (3.25ns)   --->   "%z_174 = load i8 %clefia_s1_addr_87" [src/enc.c:168->src/enc.c:188]   --->   Operation 8419 'load' 'z_174' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_123 : Operation 8420 [1/2] (3.25ns)   --->   "%z_175 = load i8 %clefia_s0_addr_87" [src/enc.c:169->src/enc.c:188]   --->   Operation 8420 'load' 'z_175' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_123 : Operation 8421 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_428)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_173, i32 7" [src/enc.c:124]   --->   Operation 8421 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8422 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_428)   --->   "%xor_ln125_428 = xor i8 %z_173, i8 14" [src/enc.c:125]   --->   Operation 8422 'xor' 'xor_ln125_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8423 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_428 = select i1 %tmp_984, i8 %xor_ln125_428, i8 %z_173" [src/enc.c:124]   --->   Operation 8423 'select' 'select_ln124_428' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8424 [1/1] (0.00ns)   --->   "%trunc_ln127_1096 = trunc i8 %select_ln124_428" [src/enc.c:127]   --->   Operation 8424 'trunc' 'trunc_ln127_1096' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8425 [1/1] (0.00ns)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_428, i32 7" [src/enc.c:127]   --->   Operation 8425 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8426 [1/1] (0.00ns)   --->   "%x_assign_256 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1096, i1 %tmp_985" [src/enc.c:127]   --->   Operation 8426 'bitconcatenate' 'x_assign_256' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8427 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_429)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_428, i32 6" [src/enc.c:124]   --->   Operation 8427 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8428 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_429)   --->   "%xor_ln125_429 = xor i8 %x_assign_256, i8 14" [src/enc.c:125]   --->   Operation 8428 'xor' 'xor_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8429 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_429 = select i1 %tmp_986, i8 %xor_ln125_429, i8 %x_assign_256" [src/enc.c:124]   --->   Operation 8429 'select' 'select_ln124_429' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8430 [1/1] (0.00ns)   --->   "%trunc_ln127_1097 = trunc i8 %select_ln124_429" [src/enc.c:127]   --->   Operation 8430 'trunc' 'trunc_ln127_1097' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8431 [1/1] (0.00ns)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_429, i32 7" [src/enc.c:127]   --->   Operation 8431 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8432 [1/1] (0.00ns)   --->   "%x_assign_257 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1097, i1 %tmp_987" [src/enc.c:127]   --->   Operation 8432 'bitconcatenate' 'x_assign_257' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8433 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_430)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_429, i32 6" [src/enc.c:124]   --->   Operation 8433 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8434 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_430)   --->   "%xor_ln125_430 = xor i8 %x_assign_257, i8 14" [src/enc.c:125]   --->   Operation 8434 'xor' 'xor_ln125_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8435 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_430 = select i1 %tmp_988, i8 %xor_ln125_430, i8 %x_assign_257" [src/enc.c:124]   --->   Operation 8435 'select' 'select_ln124_430' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8436 [1/1] (0.00ns)   --->   "%trunc_ln127_1098 = trunc i8 %select_ln124_430" [src/enc.c:127]   --->   Operation 8436 'trunc' 'trunc_ln127_1098' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8437 [1/1] (0.00ns)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_430, i32 7" [src/enc.c:127]   --->   Operation 8437 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8438 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_431)   --->   "%tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_174, i32 7" [src/enc.c:124]   --->   Operation 8438 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8439 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_431)   --->   "%xor_ln125_431 = xor i8 %z_174, i8 14" [src/enc.c:125]   --->   Operation 8439 'xor' 'xor_ln125_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8440 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_431 = select i1 %tmp_990, i8 %xor_ln125_431, i8 %z_174" [src/enc.c:124]   --->   Operation 8440 'select' 'select_ln124_431' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8441 [1/1] (0.00ns)   --->   "%trunc_ln127_1099 = trunc i8 %select_ln124_431" [src/enc.c:127]   --->   Operation 8441 'trunc' 'trunc_ln127_1099' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8442 [1/1] (0.00ns)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_431, i32 7" [src/enc.c:127]   --->   Operation 8442 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8443 [1/1] (0.00ns)   --->   "%x_assign_258 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1099, i1 %tmp_991" [src/enc.c:127]   --->   Operation 8443 'bitconcatenate' 'x_assign_258' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8444 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_432)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_175, i32 7" [src/enc.c:124]   --->   Operation 8444 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8445 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_432)   --->   "%xor_ln125_432 = xor i8 %z_175, i8 14" [src/enc.c:125]   --->   Operation 8445 'xor' 'xor_ln125_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8446 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_432 = select i1 %tmp_992, i8 %xor_ln125_432, i8 %z_175" [src/enc.c:124]   --->   Operation 8446 'select' 'select_ln124_432' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8447 [1/1] (0.00ns)   --->   "%trunc_ln127_1100 = trunc i8 %select_ln124_432" [src/enc.c:127]   --->   Operation 8447 'trunc' 'trunc_ln127_1100' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8448 [1/1] (0.00ns)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_432, i32 7" [src/enc.c:127]   --->   Operation 8448 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8449 [1/1] (0.00ns)   --->   "%x_assign_259 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1100, i1 %tmp_993" [src/enc.c:127]   --->   Operation 8449 'bitconcatenate' 'x_assign_259' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8450 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_433)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_432, i32 6" [src/enc.c:124]   --->   Operation 8450 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8451 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_433)   --->   "%xor_ln125_433 = xor i8 %x_assign_259, i8 14" [src/enc.c:125]   --->   Operation 8451 'xor' 'xor_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8452 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_433 = select i1 %tmp_994, i8 %xor_ln125_433, i8 %x_assign_259" [src/enc.c:124]   --->   Operation 8452 'select' 'select_ln124_433' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8453 [1/1] (0.00ns)   --->   "%trunc_ln127_1101 = trunc i8 %select_ln124_433" [src/enc.c:127]   --->   Operation 8453 'trunc' 'trunc_ln127_1101' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8454 [1/1] (0.00ns)   --->   "%tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_433, i32 7" [src/enc.c:127]   --->   Operation 8454 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8455 [1/1] (0.00ns)   --->   "%x_assign_260 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1101, i1 %tmp_995" [src/enc.c:127]   --->   Operation 8455 'bitconcatenate' 'x_assign_260' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8456 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_434)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_433, i32 6" [src/enc.c:124]   --->   Operation 8456 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8457 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_434)   --->   "%xor_ln125_434 = xor i8 %x_assign_260, i8 14" [src/enc.c:125]   --->   Operation 8457 'xor' 'xor_ln125_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8458 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_434 = select i1 %tmp_996, i8 %xor_ln125_434, i8 %x_assign_260" [src/enc.c:124]   --->   Operation 8458 'select' 'select_ln124_434' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8459 [1/1] (0.00ns)   --->   "%trunc_ln127_1102 = trunc i8 %select_ln124_434" [src/enc.c:127]   --->   Operation 8459 'trunc' 'trunc_ln127_1102' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8460 [1/1] (0.00ns)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_434, i32 7" [src/enc.c:127]   --->   Operation 8460 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8461 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_435)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_172, i32 7" [src/enc.c:124]   --->   Operation 8461 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8462 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_435)   --->   "%xor_ln125_435 = xor i8 %z_172, i8 14" [src/enc.c:125]   --->   Operation 8462 'xor' 'xor_ln125_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8463 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_435 = select i1 %tmp_998, i8 %xor_ln125_435, i8 %z_172" [src/enc.c:124]   --->   Operation 8463 'select' 'select_ln124_435' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8464 [1/1] (0.00ns)   --->   "%trunc_ln127_1103 = trunc i8 %select_ln124_435" [src/enc.c:127]   --->   Operation 8464 'trunc' 'trunc_ln127_1103' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8465 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_435, i32 7" [src/enc.c:127]   --->   Operation 8465 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8466 [1/1] (0.00ns)   --->   "%x_assign_261 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1103, i1 %tmp_999" [src/enc.c:127]   --->   Operation 8466 'bitconcatenate' 'x_assign_261' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8467 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_436)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_435, i32 6" [src/enc.c:124]   --->   Operation 8467 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8468 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_436)   --->   "%xor_ln125_436 = xor i8 %x_assign_261, i8 14" [src/enc.c:125]   --->   Operation 8468 'xor' 'xor_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8469 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_436 = select i1 %tmp_1000, i8 %xor_ln125_436, i8 %x_assign_261" [src/enc.c:124]   --->   Operation 8469 'select' 'select_ln124_436' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8470 [1/1] (0.00ns)   --->   "%trunc_ln127_1104 = trunc i8 %select_ln124_436" [src/enc.c:127]   --->   Operation 8470 'trunc' 'trunc_ln127_1104' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8471 [1/1] (0.00ns)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_436, i32 7" [src/enc.c:127]   --->   Operation 8471 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8472 [1/1] (0.00ns)   --->   "%x_assign_262 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1104, i1 %tmp_1001" [src/enc.c:127]   --->   Operation 8472 'bitconcatenate' 'x_assign_262' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8473 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_437)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_436, i32 6" [src/enc.c:124]   --->   Operation 8473 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8474 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_437)   --->   "%xor_ln125_437 = xor i8 %x_assign_262, i8 14" [src/enc.c:125]   --->   Operation 8474 'xor' 'xor_ln125_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8475 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_437 = select i1 %tmp_1002, i8 %xor_ln125_437, i8 %x_assign_262" [src/enc.c:124]   --->   Operation 8475 'select' 'select_ln124_437' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8476 [1/1] (0.00ns)   --->   "%trunc_ln127_1105 = trunc i8 %select_ln124_437" [src/enc.c:127]   --->   Operation 8476 'trunc' 'trunc_ln127_1105' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8477 [1/1] (0.00ns)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_437, i32 7" [src/enc.c:127]   --->   Operation 8477 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8478 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_438)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_431, i32 6" [src/enc.c:124]   --->   Operation 8478 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8479 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_438)   --->   "%xor_ln125_438 = xor i8 %x_assign_258, i8 14" [src/enc.c:125]   --->   Operation 8479 'xor' 'xor_ln125_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8480 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_438 = select i1 %tmp_1004, i8 %xor_ln125_438, i8 %x_assign_258" [src/enc.c:124]   --->   Operation 8480 'select' 'select_ln124_438' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8481 [1/1] (0.00ns)   --->   "%trunc_ln127_1106 = trunc i8 %select_ln124_438" [src/enc.c:127]   --->   Operation 8481 'trunc' 'trunc_ln127_1106' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8482 [1/1] (0.00ns)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_438, i32 7" [src/enc.c:127]   --->   Operation 8482 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8483 [1/1] (0.00ns)   --->   "%x_assign_263 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1106, i1 %tmp_1005" [src/enc.c:127]   --->   Operation 8483 'bitconcatenate' 'x_assign_263' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8484 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_439)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_438, i32 6" [src/enc.c:124]   --->   Operation 8484 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8485 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_439)   --->   "%xor_ln125_439 = xor i8 %x_assign_263, i8 14" [src/enc.c:125]   --->   Operation 8485 'xor' 'xor_ln125_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 8486 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_439 = select i1 %tmp_1006, i8 %xor_ln125_439, i8 %x_assign_263" [src/enc.c:124]   --->   Operation 8486 'select' 'select_ln124_439' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 8487 [1/1] (0.00ns)   --->   "%trunc_ln127_1107 = trunc i8 %select_ln124_439" [src/enc.c:127]   --->   Operation 8487 'trunc' 'trunc_ln127_1107' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 8488 [1/1] (0.00ns)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_439, i32 7" [src/enc.c:127]   --->   Operation 8488 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>

State 124 <SV = 123> <Delay = 3.25>
ST_124 : Operation 8489 [1/1] (0.00ns)   --->   "%rk_addr_96 = getelementptr i8 %rk, i64 0, i64 96" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8489 'getelementptr' 'rk_addr_96' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 8490 [1/1] (0.00ns)   --->   "%rk_addr_103 = getelementptr i8 %rk, i64 0, i64 103" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8490 'getelementptr' 'rk_addr_103' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 8491 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_328, i8 %rk_addr_96" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8491 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_124 : Operation 8492 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_335, i8 %rk_addr_103" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 8492 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_124 : Operation 8493 [1/1] (0.00ns)   --->   "%or_ln127_171 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1098, i1 %tmp_989" [src/enc.c:127]   --->   Operation 8493 'bitconcatenate' 'or_ln127_171' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 8494 [1/1] (0.00ns)   --->   "%or_ln127_172 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1102, i1 %tmp_997" [src/enc.c:127]   --->   Operation 8494 'bitconcatenate' 'or_ln127_172' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 8495 [1/1] (0.00ns)   --->   "%or_ln127_173 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1105, i1 %tmp_1003" [src/enc.c:127]   --->   Operation 8495 'bitconcatenate' 'or_ln127_173' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 8496 [1/1] (0.00ns)   --->   "%or_ln127_174 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1107, i1 %tmp_1007" [src/enc.c:127]   --->   Operation 8496 'bitconcatenate' 'or_ln127_174' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 8497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_564)   --->   "%xor_ln117_2733 = xor i8 %x_assign_259, i8 %or_ln127_171" [src/enc.c:117]   --->   Operation 8497 'xor' 'xor_ln117_2733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_564)   --->   "%xor_ln117_2734 = xor i8 %xor_ln117_2733, i8 %z_172" [src/enc.c:117]   --->   Operation 8498 'xor' 'xor_ln117_2734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_564)   --->   "%xor_ln117_2735 = xor i8 %xor_ln117_524, i8 %or_ln127_172" [src/enc.c:117]   --->   Operation 8499 'xor' 'xor_ln117_2735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_564)   --->   "%xor_ln117_2736 = xor i8 %xor_ln117_2735, i8 %x_assign_258" [src/enc.c:117]   --->   Operation 8500 'xor' 'xor_ln117_2736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8501 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_564 = xor i8 %xor_ln117_2736, i8 %xor_ln117_2734" [src/enc.c:117]   --->   Operation 8501 'xor' 'xor_ln117_564' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_565)   --->   "%xor_ln117_2737 = xor i8 %x_assign_259, i8 %or_ln127_173" [src/enc.c:117]   --->   Operation 8502 'xor' 'xor_ln117_2737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_565)   --->   "%xor_ln117_2738 = xor i8 %xor_ln117_2737, i8 %z_173" [src/enc.c:117]   --->   Operation 8503 'xor' 'xor_ln117_2738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_565)   --->   "%xor_ln117_2739 = xor i8 %xor_ln117_525, i8 %or_ln127_174" [src/enc.c:117]   --->   Operation 8504 'xor' 'xor_ln117_2739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_565)   --->   "%xor_ln117_2740 = xor i8 %xor_ln117_2739, i8 %x_assign_258" [src/enc.c:117]   --->   Operation 8505 'xor' 'xor_ln117_2740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8506 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_565 = xor i8 %xor_ln117_2740, i8 %xor_ln117_2738" [src/enc.c:117]   --->   Operation 8506 'xor' 'xor_ln117_565' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_566)   --->   "%xor_ln117_2741 = xor i8 %x_assign_256, i8 %or_ln127_171" [src/enc.c:117]   --->   Operation 8507 'xor' 'xor_ln117_2741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_566)   --->   "%xor_ln117_2742 = xor i8 %xor_ln117_2741, i8 %z_174" [src/enc.c:117]   --->   Operation 8508 'xor' 'xor_ln117_2742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_566)   --->   "%xor_ln117_2743 = xor i8 %x_assign_261, i8 %or_ln127_172" [src/enc.c:117]   --->   Operation 8509 'xor' 'xor_ln117_2743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_566)   --->   "%xor_ln117_2744 = xor i8 %xor_ln117_2743, i8 %xor_ln117_526" [src/enc.c:117]   --->   Operation 8510 'xor' 'xor_ln117_2744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8511 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_566 = xor i8 %xor_ln117_2744, i8 %xor_ln117_2742" [src/enc.c:117]   --->   Operation 8511 'xor' 'xor_ln117_566' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_567)   --->   "%xor_ln117_2745 = xor i8 %x_assign_256, i8 %or_ln127_173" [src/enc.c:117]   --->   Operation 8512 'xor' 'xor_ln117_2745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_567)   --->   "%xor_ln117_2746 = xor i8 %xor_ln117_2745, i8 %z_175" [src/enc.c:117]   --->   Operation 8513 'xor' 'xor_ln117_2746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_567)   --->   "%xor_ln117_2747 = xor i8 %x_assign_261, i8 %or_ln127_174" [src/enc.c:117]   --->   Operation 8514 'xor' 'xor_ln117_2747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_567)   --->   "%xor_ln117_2748 = xor i8 %xor_ln117_2747, i8 %xor_ln117_527" [src/enc.c:117]   --->   Operation 8515 'xor' 'xor_ln117_2748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 8516 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_567 = xor i8 %xor_ln117_2748, i8 %xor_ln117_2746" [src/enc.c:117]   --->   Operation 8516 'xor' 'xor_ln117_567' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.25>
ST_125 : Operation 8517 [2/2] (3.25ns)   --->   "%rk_load_72 = load i8 %rk_addr_88" [src/enc.c:117]   --->   Operation 8517 'load' 'rk_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_125 : Operation 8518 [2/2] (3.25ns)   --->   "%rk_load_73 = load i8 %rk_addr_89" [src/enc.c:117]   --->   Operation 8518 'load' 'rk_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 126 <SV = 125> <Delay = 3.25>
ST_126 : Operation 8519 [1/2] (3.25ns)   --->   "%rk_load_72 = load i8 %rk_addr_88" [src/enc.c:117]   --->   Operation 8519 'load' 'rk_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_126 : Operation 8520 [1/2] (3.25ns)   --->   "%rk_load_73 = load i8 %rk_addr_89" [src/enc.c:117]   --->   Operation 8520 'load' 'rk_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_126 : Operation 8521 [2/2] (3.25ns)   --->   "%rk_load_74 = load i8 %rk_addr_90" [src/enc.c:117]   --->   Operation 8521 'load' 'rk_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_126 : Operation 8522 [2/2] (3.25ns)   --->   "%rk_load_75 = load i8 %rk_addr_91" [src/enc.c:117]   --->   Operation 8522 'load' 'rk_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 127 <SV = 126> <Delay = 3.25>
ST_127 : Operation 8523 [1/2] (3.25ns)   --->   "%rk_load_74 = load i8 %rk_addr_90" [src/enc.c:117]   --->   Operation 8523 'load' 'rk_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_127 : Operation 8524 [1/2] (3.25ns)   --->   "%rk_load_75 = load i8 %rk_addr_91" [src/enc.c:117]   --->   Operation 8524 'load' 'rk_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_127 : Operation 8525 [2/2] (3.25ns)   --->   "%rk_load_76 = load i8 %rk_addr_92" [src/enc.c:117]   --->   Operation 8525 'load' 'rk_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_127 : Operation 8526 [2/2] (3.25ns)   --->   "%rk_load_77 = load i8 %rk_addr_93" [src/enc.c:117]   --->   Operation 8526 'load' 'rk_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 128 <SV = 127> <Delay = 4.24>
ST_128 : Operation 8527 [1/1] (0.99ns)   --->   "%xor_ln117_568 = xor i8 %rk_load_72, i8 %xor_ln117_556" [src/enc.c:117]   --->   Operation 8527 'xor' 'xor_ln117_568' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 8528 [1/1] (0.99ns)   --->   "%xor_ln117_569 = xor i8 %rk_load_73, i8 %xor_ln117_557" [src/enc.c:117]   --->   Operation 8528 'xor' 'xor_ln117_569' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 8529 [1/1] (0.99ns)   --->   "%xor_ln117_570 = xor i8 %rk_load_74, i8 %xor_ln117_558" [src/enc.c:117]   --->   Operation 8529 'xor' 'xor_ln117_570' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 8530 [1/1] (0.99ns)   --->   "%xor_ln117_571 = xor i8 %rk_load_75, i8 %xor_ln117_559" [src/enc.c:117]   --->   Operation 8530 'xor' 'xor_ln117_571' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 8531 [1/1] (0.00ns)   --->   "%zext_ln143_22 = zext i8 %xor_ln117_568" [src/enc.c:143->src/enc.c:187]   --->   Operation 8531 'zext' 'zext_ln143_22' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8532 [1/1] (0.00ns)   --->   "%clefia_s0_addr_88 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_22" [src/enc.c:143->src/enc.c:187]   --->   Operation 8532 'getelementptr' 'clefia_s0_addr_88' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8533 [2/2] (3.25ns)   --->   "%z_176 = load i8 %clefia_s0_addr_88" [src/enc.c:143->src/enc.c:187]   --->   Operation 8533 'load' 'z_176' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_128 : Operation 8534 [1/1] (0.00ns)   --->   "%zext_ln144_22 = zext i8 %xor_ln117_569" [src/enc.c:144->src/enc.c:187]   --->   Operation 8534 'zext' 'zext_ln144_22' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8535 [1/1] (0.00ns)   --->   "%clefia_s1_addr_88 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_22" [src/enc.c:144->src/enc.c:187]   --->   Operation 8535 'getelementptr' 'clefia_s1_addr_88' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8536 [2/2] (3.25ns)   --->   "%z_177 = load i8 %clefia_s1_addr_88" [src/enc.c:144->src/enc.c:187]   --->   Operation 8536 'load' 'z_177' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_128 : Operation 8537 [1/1] (0.00ns)   --->   "%zext_ln145_22 = zext i8 %xor_ln117_570" [src/enc.c:145->src/enc.c:187]   --->   Operation 8537 'zext' 'zext_ln145_22' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8538 [1/1] (0.00ns)   --->   "%clefia_s0_addr_89 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_22" [src/enc.c:145->src/enc.c:187]   --->   Operation 8538 'getelementptr' 'clefia_s0_addr_89' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8539 [2/2] (3.25ns)   --->   "%z_178 = load i8 %clefia_s0_addr_89" [src/enc.c:145->src/enc.c:187]   --->   Operation 8539 'load' 'z_178' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_128 : Operation 8540 [1/1] (0.00ns)   --->   "%zext_ln146_22 = zext i8 %xor_ln117_571" [src/enc.c:146->src/enc.c:187]   --->   Operation 8540 'zext' 'zext_ln146_22' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8541 [1/1] (0.00ns)   --->   "%clefia_s1_addr_89 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_22" [src/enc.c:146->src/enc.c:187]   --->   Operation 8541 'getelementptr' 'clefia_s1_addr_89' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 8542 [2/2] (3.25ns)   --->   "%z_179 = load i8 %clefia_s1_addr_89" [src/enc.c:146->src/enc.c:187]   --->   Operation 8542 'load' 'z_179' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_128 : Operation 8543 [1/2] (3.25ns)   --->   "%rk_load_76 = load i8 %rk_addr_92" [src/enc.c:117]   --->   Operation 8543 'load' 'rk_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_128 : Operation 8544 [1/2] (3.25ns)   --->   "%rk_load_77 = load i8 %rk_addr_93" [src/enc.c:117]   --->   Operation 8544 'load' 'rk_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_128 : Operation 8545 [2/2] (3.25ns)   --->   "%rk_load_78 = load i8 %rk_addr_94" [src/enc.c:117]   --->   Operation 8545 'load' 'rk_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_128 : Operation 8546 [2/2] (3.25ns)   --->   "%rk_load_79 = load i8 %rk_addr_95" [src/enc.c:117]   --->   Operation 8546 'load' 'rk_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 129 <SV = 128> <Delay = 6.74>
ST_129 : Operation 8547 [1/1] (0.00ns)   --->   "%t_80 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln202_5, i2 %tmp_556" [src/enc.c:202->src/enc.c:270->src/enc.c:305]   --->   Operation 8547 'bitconcatenate' 't_80' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8548 [1/1] (0.00ns)   --->   "%t_81 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln203_5, i2 %tmp_557" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 8548 'bitconcatenate' 't_81' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8549 [1/1] (0.00ns)   --->   "%rk_addr_104 = getelementptr i8 %rk, i64 0, i64 104" [src/enc.c:271->src/enc.c:305]   --->   Operation 8549 'getelementptr' 'rk_addr_104' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8550 [1/1] (0.99ns)   --->   "%xor_ln117_336 = xor i8 %t_80, i8 211" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8550 'xor' 'xor_ln117_336' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8551 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_336, i8 %rk_addr_104" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8551 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_129 : Operation 8552 [1/1] (0.00ns)   --->   "%rk_addr_105 = getelementptr i8 %rk, i64 0, i64 105" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8552 'getelementptr' 'rk_addr_105' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8553 [1/1] (0.99ns)   --->   "%xor_ln117_337 = xor i8 %t_81, i8 123" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8553 'xor' 'xor_ln117_337' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8554 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_337, i8 %rk_addr_105" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8554 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_129 : Operation 8555 [1/2] (3.25ns)   --->   "%z_176 = load i8 %clefia_s0_addr_88" [src/enc.c:143->src/enc.c:187]   --->   Operation 8555 'load' 'z_176' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_129 : Operation 8556 [1/2] (3.25ns)   --->   "%z_177 = load i8 %clefia_s1_addr_88" [src/enc.c:144->src/enc.c:187]   --->   Operation 8556 'load' 'z_177' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_129 : Operation 8557 [1/2] (3.25ns)   --->   "%z_178 = load i8 %clefia_s0_addr_89" [src/enc.c:145->src/enc.c:187]   --->   Operation 8557 'load' 'z_178' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_129 : Operation 8558 [1/2] (3.25ns)   --->   "%z_179 = load i8 %clefia_s1_addr_89" [src/enc.c:146->src/enc.c:187]   --->   Operation 8558 'load' 'z_179' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_129 : Operation 8559 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_440)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_177, i32 7" [src/enc.c:124]   --->   Operation 8559 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8560 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_440)   --->   "%xor_ln125_440 = xor i8 %z_177, i8 14" [src/enc.c:125]   --->   Operation 8560 'xor' 'xor_ln125_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8561 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_440 = select i1 %tmp_1008, i8 %xor_ln125_440, i8 %z_177" [src/enc.c:124]   --->   Operation 8561 'select' 'select_ln124_440' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8562 [1/1] (0.00ns)   --->   "%trunc_ln127_1108 = trunc i8 %select_ln124_440" [src/enc.c:127]   --->   Operation 8562 'trunc' 'trunc_ln127_1108' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8563 [1/1] (0.00ns)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_440, i32 7" [src/enc.c:127]   --->   Operation 8563 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8564 [1/1] (0.00ns)   --->   "%x_assign_264 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1108, i1 %tmp_1009" [src/enc.c:127]   --->   Operation 8564 'bitconcatenate' 'x_assign_264' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8565 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_441)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_178, i32 7" [src/enc.c:124]   --->   Operation 8565 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8566 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_441)   --->   "%xor_ln125_441 = xor i8 %z_178, i8 14" [src/enc.c:125]   --->   Operation 8566 'xor' 'xor_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8567 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_441 = select i1 %tmp_1010, i8 %xor_ln125_441, i8 %z_178" [src/enc.c:124]   --->   Operation 8567 'select' 'select_ln124_441' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8568 [1/1] (0.00ns)   --->   "%trunc_ln127_1109 = trunc i8 %select_ln124_441" [src/enc.c:127]   --->   Operation 8568 'trunc' 'trunc_ln127_1109' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8569 [1/1] (0.00ns)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_441, i32 7" [src/enc.c:127]   --->   Operation 8569 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8570 [1/1] (0.00ns)   --->   "%x_assign_265 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1109, i1 %tmp_1011" [src/enc.c:127]   --->   Operation 8570 'bitconcatenate' 'x_assign_265' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8571 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_442)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_441, i32 6" [src/enc.c:124]   --->   Operation 8571 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8572 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_442)   --->   "%xor_ln125_442 = xor i8 %x_assign_265, i8 14" [src/enc.c:125]   --->   Operation 8572 'xor' 'xor_ln125_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8573 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_442 = select i1 %tmp_1012, i8 %xor_ln125_442, i8 %x_assign_265" [src/enc.c:124]   --->   Operation 8573 'select' 'select_ln124_442' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8574 [1/1] (0.00ns)   --->   "%trunc_ln127_1110 = trunc i8 %select_ln124_442" [src/enc.c:127]   --->   Operation 8574 'trunc' 'trunc_ln127_1110' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8575 [1/1] (0.00ns)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_442, i32 7" [src/enc.c:127]   --->   Operation 8575 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8576 [1/1] (0.00ns)   --->   "%or_ln127_175 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1110, i1 %tmp_1013" [src/enc.c:127]   --->   Operation 8576 'bitconcatenate' 'or_ln127_175' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8577 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_443)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_179, i32 7" [src/enc.c:124]   --->   Operation 8577 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8578 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_443)   --->   "%xor_ln125_443 = xor i8 %z_179, i8 14" [src/enc.c:125]   --->   Operation 8578 'xor' 'xor_ln125_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8579 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_443 = select i1 %tmp_1014, i8 %xor_ln125_443, i8 %z_179" [src/enc.c:124]   --->   Operation 8579 'select' 'select_ln124_443' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8580 [1/1] (0.00ns)   --->   "%trunc_ln127_1111 = trunc i8 %select_ln124_443" [src/enc.c:127]   --->   Operation 8580 'trunc' 'trunc_ln127_1111' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8581 [1/1] (0.00ns)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_443, i32 7" [src/enc.c:127]   --->   Operation 8581 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8582 [1/1] (0.00ns)   --->   "%x_assign_266 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1111, i1 %tmp_1015" [src/enc.c:127]   --->   Operation 8582 'bitconcatenate' 'x_assign_266' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8583 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_444)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_443, i32 6" [src/enc.c:124]   --->   Operation 8583 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8584 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_444)   --->   "%xor_ln125_444 = xor i8 %x_assign_266, i8 14" [src/enc.c:125]   --->   Operation 8584 'xor' 'xor_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8585 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_444 = select i1 %tmp_1016, i8 %xor_ln125_444, i8 %x_assign_266" [src/enc.c:124]   --->   Operation 8585 'select' 'select_ln124_444' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8586 [1/1] (0.00ns)   --->   "%trunc_ln127_1112 = trunc i8 %select_ln124_444" [src/enc.c:127]   --->   Operation 8586 'trunc' 'trunc_ln127_1112' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8587 [1/1] (0.00ns)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_444, i32 7" [src/enc.c:127]   --->   Operation 8587 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8588 [1/1] (0.00ns)   --->   "%or_ln127_176 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1112, i1 %tmp_1017" [src/enc.c:127]   --->   Operation 8588 'bitconcatenate' 'or_ln127_176' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8589 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_445)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_176, i32 7" [src/enc.c:124]   --->   Operation 8589 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8590 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_445)   --->   "%xor_ln125_445 = xor i8 %z_176, i8 14" [src/enc.c:125]   --->   Operation 8590 'xor' 'xor_ln125_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8591 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_445 = select i1 %tmp_1018, i8 %xor_ln125_445, i8 %z_176" [src/enc.c:124]   --->   Operation 8591 'select' 'select_ln124_445' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8592 [1/1] (0.00ns)   --->   "%trunc_ln127_1113 = trunc i8 %select_ln124_445" [src/enc.c:127]   --->   Operation 8592 'trunc' 'trunc_ln127_1113' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8593 [1/1] (0.00ns)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_445, i32 7" [src/enc.c:127]   --->   Operation 8593 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8594 [1/1] (0.00ns)   --->   "%x_assign_267 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1113, i1 %tmp_1019" [src/enc.c:127]   --->   Operation 8594 'bitconcatenate' 'x_assign_267' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8595 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_446)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_445, i32 6" [src/enc.c:124]   --->   Operation 8595 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8596 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_446)   --->   "%xor_ln125_446 = xor i8 %x_assign_267, i8 14" [src/enc.c:125]   --->   Operation 8596 'xor' 'xor_ln125_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8597 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_446 = select i1 %tmp_1020, i8 %xor_ln125_446, i8 %x_assign_267" [src/enc.c:124]   --->   Operation 8597 'select' 'select_ln124_446' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8598 [1/1] (0.00ns)   --->   "%trunc_ln127_1114 = trunc i8 %select_ln124_446" [src/enc.c:127]   --->   Operation 8598 'trunc' 'trunc_ln127_1114' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8599 [1/1] (0.00ns)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_446, i32 7" [src/enc.c:127]   --->   Operation 8599 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8600 [1/1] (0.00ns)   --->   "%or_ln127_177 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1114, i1 %tmp_1021" [src/enc.c:127]   --->   Operation 8600 'bitconcatenate' 'or_ln127_177' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8601 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_447)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_440, i32 6" [src/enc.c:124]   --->   Operation 8601 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8602 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_447)   --->   "%xor_ln125_447 = xor i8 %x_assign_264, i8 14" [src/enc.c:125]   --->   Operation 8602 'xor' 'xor_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8603 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_447 = select i1 %tmp_1022, i8 %xor_ln125_447, i8 %x_assign_264" [src/enc.c:124]   --->   Operation 8603 'select' 'select_ln124_447' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 8604 [1/1] (0.00ns)   --->   "%trunc_ln127_1115 = trunc i8 %select_ln124_447" [src/enc.c:127]   --->   Operation 8604 'trunc' 'trunc_ln127_1115' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8605 [1/1] (0.00ns)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_447, i32 7" [src/enc.c:127]   --->   Operation 8605 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8606 [1/1] (0.00ns)   --->   "%or_ln127_178 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1115, i1 %tmp_1023" [src/enc.c:127]   --->   Operation 8606 'bitconcatenate' 'or_ln127_178' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 8607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_572)   --->   "%xor_ln117_2749 = xor i8 %x_assign_266, i8 %or_ln127_175" [src/enc.c:117]   --->   Operation 8607 'xor' 'xor_ln117_2749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_572)   --->   "%xor_ln117_2750 = xor i8 %xor_ln117_2749, i8 %z_176" [src/enc.c:117]   --->   Operation 8608 'xor' 'xor_ln117_2750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_572)   --->   "%xor_ln117_2751 = xor i8 %xor_ln117_548, i8 %or_ln127_176" [src/enc.c:117]   --->   Operation 8609 'xor' 'xor_ln117_2751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_572)   --->   "%xor_ln117_2752 = xor i8 %xor_ln117_2751, i8 %x_assign_264" [src/enc.c:117]   --->   Operation 8610 'xor' 'xor_ln117_2752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8611 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_572 = xor i8 %xor_ln117_2752, i8 %xor_ln117_2750" [src/enc.c:117]   --->   Operation 8611 'xor' 'xor_ln117_572' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_573)   --->   "%xor_ln117_2753 = xor i8 %x_assign_265, i8 %or_ln127_175" [src/enc.c:117]   --->   Operation 8612 'xor' 'xor_ln117_2753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_573)   --->   "%xor_ln117_2754 = xor i8 %xor_ln117_2753, i8 %z_177" [src/enc.c:117]   --->   Operation 8613 'xor' 'xor_ln117_2754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_573)   --->   "%xor_ln117_2755 = xor i8 %xor_ln117_549, i8 %or_ln127_176" [src/enc.c:117]   --->   Operation 8614 'xor' 'xor_ln117_2755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_573)   --->   "%xor_ln117_2756 = xor i8 %xor_ln117_2755, i8 %x_assign_267" [src/enc.c:117]   --->   Operation 8615 'xor' 'xor_ln117_2756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8616 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_573 = xor i8 %xor_ln117_2756, i8 %xor_ln117_2754" [src/enc.c:117]   --->   Operation 8616 'xor' 'xor_ln117_573' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_574)   --->   "%xor_ln117_2757 = xor i8 %or_ln127_177, i8 %x_assign_266" [src/enc.c:117]   --->   Operation 8617 'xor' 'xor_ln117_2757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_574)   --->   "%xor_ln117_2758 = xor i8 %xor_ln117_2757, i8 %z_178" [src/enc.c:117]   --->   Operation 8618 'xor' 'xor_ln117_2758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_574)   --->   "%xor_ln117_2759 = xor i8 %xor_ln117_550, i8 %or_ln127_178" [src/enc.c:117]   --->   Operation 8619 'xor' 'xor_ln117_2759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_574)   --->   "%xor_ln117_2760 = xor i8 %xor_ln117_2759, i8 %x_assign_264" [src/enc.c:117]   --->   Operation 8620 'xor' 'xor_ln117_2760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8621 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_574 = xor i8 %xor_ln117_2760, i8 %xor_ln117_2758" [src/enc.c:117]   --->   Operation 8621 'xor' 'xor_ln117_574' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_575)   --->   "%xor_ln117_2761 = xor i8 %x_assign_265, i8 %or_ln127_177" [src/enc.c:117]   --->   Operation 8622 'xor' 'xor_ln117_2761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_575)   --->   "%xor_ln117_2762 = xor i8 %xor_ln117_2761, i8 %z_179" [src/enc.c:117]   --->   Operation 8623 'xor' 'xor_ln117_2762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_575)   --->   "%xor_ln117_2763 = xor i8 %x_assign_267, i8 %or_ln127_178" [src/enc.c:117]   --->   Operation 8624 'xor' 'xor_ln117_2763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_575)   --->   "%xor_ln117_2764 = xor i8 %xor_ln117_2763, i8 %xor_ln117_551" [src/enc.c:117]   --->   Operation 8625 'xor' 'xor_ln117_2764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8626 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_575 = xor i8 %xor_ln117_2764, i8 %xor_ln117_2762" [src/enc.c:117]   --->   Operation 8626 'xor' 'xor_ln117_575' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 8627 [1/2] (3.25ns)   --->   "%rk_load_78 = load i8 %rk_addr_94" [src/enc.c:117]   --->   Operation 8627 'load' 'rk_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_129 : Operation 8628 [1/2] (3.25ns)   --->   "%rk_load_79 = load i8 %rk_addr_95" [src/enc.c:117]   --->   Operation 8628 'load' 'rk_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 130 <SV = 129> <Delay = 4.24>
ST_130 : Operation 8629 [1/1] (0.00ns)   --->   "%t_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln204_5, i2 %tmp_558" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 8629 'bitconcatenate' 't_82' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8630 [1/1] (0.00ns)   --->   "%t_83 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln205_5, i3 %tmp_559" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 8630 'bitconcatenate' 't_83' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8631 [1/1] (0.00ns)   --->   "%rk_addr_106 = getelementptr i8 %rk, i64 0, i64 106" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8631 'getelementptr' 'rk_addr_106' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8632 [1/1] (0.99ns)   --->   "%xor_ln117_338 = xor i8 %t_82, i8 54" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8632 'xor' 'xor_ln117_338' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 8633 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_338, i8 %rk_addr_106" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8633 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_130 : Operation 8634 [1/1] (0.00ns)   --->   "%rk_addr_107 = getelementptr i8 %rk, i64 0, i64 107" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8634 'getelementptr' 'rk_addr_107' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8635 [1/1] (0.99ns)   --->   "%xor_ln117_339 = xor i8 %t_83, i8 203" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8635 'xor' 'xor_ln117_339' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 8636 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_339, i8 %rk_addr_107" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8636 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_130 : Operation 8637 [1/1] (0.99ns)   --->   "%xor_ln117_576 = xor i8 %rk_load_76, i8 %xor_ln117_564" [src/enc.c:117]   --->   Operation 8637 'xor' 'xor_ln117_576' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 8638 [1/1] (0.99ns)   --->   "%xor_ln117_577 = xor i8 %rk_load_77, i8 %xor_ln117_565" [src/enc.c:117]   --->   Operation 8638 'xor' 'xor_ln117_577' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 8639 [1/1] (0.99ns)   --->   "%xor_ln117_578 = xor i8 %rk_load_78, i8 %xor_ln117_566" [src/enc.c:117]   --->   Operation 8639 'xor' 'xor_ln117_578' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 8640 [1/1] (0.99ns)   --->   "%xor_ln117_579 = xor i8 %rk_load_79, i8 %xor_ln117_567" [src/enc.c:117]   --->   Operation 8640 'xor' 'xor_ln117_579' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 8641 [1/1] (0.00ns)   --->   "%zext_ln166_22 = zext i8 %xor_ln117_576" [src/enc.c:166->src/enc.c:188]   --->   Operation 8641 'zext' 'zext_ln166_22' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8642 [1/1] (0.00ns)   --->   "%clefia_s1_addr_90 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_22" [src/enc.c:166->src/enc.c:188]   --->   Operation 8642 'getelementptr' 'clefia_s1_addr_90' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8643 [2/2] (3.25ns)   --->   "%z_180 = load i8 %clefia_s1_addr_90" [src/enc.c:166->src/enc.c:188]   --->   Operation 8643 'load' 'z_180' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_130 : Operation 8644 [1/1] (0.00ns)   --->   "%zext_ln167_22 = zext i8 %xor_ln117_577" [src/enc.c:167->src/enc.c:188]   --->   Operation 8644 'zext' 'zext_ln167_22' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8645 [1/1] (0.00ns)   --->   "%clefia_s0_addr_90 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_22" [src/enc.c:167->src/enc.c:188]   --->   Operation 8645 'getelementptr' 'clefia_s0_addr_90' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8646 [2/2] (3.25ns)   --->   "%z_181 = load i8 %clefia_s0_addr_90" [src/enc.c:167->src/enc.c:188]   --->   Operation 8646 'load' 'z_181' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_130 : Operation 8647 [1/1] (0.00ns)   --->   "%zext_ln168_22 = zext i8 %xor_ln117_578" [src/enc.c:168->src/enc.c:188]   --->   Operation 8647 'zext' 'zext_ln168_22' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8648 [1/1] (0.00ns)   --->   "%clefia_s1_addr_91 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_22" [src/enc.c:168->src/enc.c:188]   --->   Operation 8648 'getelementptr' 'clefia_s1_addr_91' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8649 [2/2] (3.25ns)   --->   "%z_182 = load i8 %clefia_s1_addr_91" [src/enc.c:168->src/enc.c:188]   --->   Operation 8649 'load' 'z_182' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_130 : Operation 8650 [1/1] (0.00ns)   --->   "%zext_ln169_22 = zext i8 %xor_ln117_579" [src/enc.c:169->src/enc.c:188]   --->   Operation 8650 'zext' 'zext_ln169_22' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8651 [1/1] (0.00ns)   --->   "%clefia_s0_addr_91 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_22" [src/enc.c:169->src/enc.c:188]   --->   Operation 8651 'getelementptr' 'clefia_s0_addr_91' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 8652 [2/2] (3.25ns)   --->   "%z_183 = load i8 %clefia_s0_addr_91" [src/enc.c:169->src/enc.c:188]   --->   Operation 8652 'load' 'z_183' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 131 <SV = 130> <Delay = 6.99>
ST_131 : Operation 8653 [1/1] (0.00ns)   --->   "%t_84 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4, i3 %trunc_ln206_5, i1 %tmp_488, i4 %tmp_560" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 8653 'bitconcatenate' 't_84' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8654 [1/1] (0.00ns)   --->   "%t_85 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i4.i1, i1 %trunc_ln207_5, i2 %tmp_544, i4 %trunc_ln209_3, i1 %tmp_486" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 8654 'bitconcatenate' 't_85' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8655 [1/1] (0.00ns)   --->   "%rk_addr_108 = getelementptr i8 %rk, i64 0, i64 108" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8655 'getelementptr' 'rk_addr_108' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8656 [1/1] (0.99ns)   --->   "%xor_ln117_340 = xor i8 %t_84, i8 191" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8656 'xor' 'xor_ln117_340' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8657 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_340, i8 %rk_addr_108" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8657 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_131 : Operation 8658 [1/1] (0.00ns)   --->   "%rk_addr_109 = getelementptr i8 %rk, i64 0, i64 109" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8658 'getelementptr' 'rk_addr_109' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8659 [1/1] (0.99ns)   --->   "%xor_ln117_341 = xor i8 %t_85, i8 90" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8659 'xor' 'xor_ln117_341' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8660 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_341, i8 %rk_addr_109" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8660 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_131 : Operation 8661 [1/2] (3.25ns)   --->   "%z_180 = load i8 %clefia_s1_addr_90" [src/enc.c:166->src/enc.c:188]   --->   Operation 8661 'load' 'z_180' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_131 : Operation 8662 [1/2] (3.25ns)   --->   "%z_181 = load i8 %clefia_s0_addr_90" [src/enc.c:167->src/enc.c:188]   --->   Operation 8662 'load' 'z_181' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_131 : Operation 8663 [1/2] (3.25ns)   --->   "%z_182 = load i8 %clefia_s1_addr_91" [src/enc.c:168->src/enc.c:188]   --->   Operation 8663 'load' 'z_182' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_131 : Operation 8664 [1/2] (3.25ns)   --->   "%z_183 = load i8 %clefia_s0_addr_91" [src/enc.c:169->src/enc.c:188]   --->   Operation 8664 'load' 'z_183' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_131 : Operation 8665 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_448)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_181, i32 7" [src/enc.c:124]   --->   Operation 8665 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8666 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_448)   --->   "%xor_ln125_448 = xor i8 %z_181, i8 14" [src/enc.c:125]   --->   Operation 8666 'xor' 'xor_ln125_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8667 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_448 = select i1 %tmp_1024, i8 %xor_ln125_448, i8 %z_181" [src/enc.c:124]   --->   Operation 8667 'select' 'select_ln124_448' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8668 [1/1] (0.00ns)   --->   "%trunc_ln127_1116 = trunc i8 %select_ln124_448" [src/enc.c:127]   --->   Operation 8668 'trunc' 'trunc_ln127_1116' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8669 [1/1] (0.00ns)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_448, i32 7" [src/enc.c:127]   --->   Operation 8669 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8670 [1/1] (0.00ns)   --->   "%x_assign_268 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1116, i1 %tmp_1025" [src/enc.c:127]   --->   Operation 8670 'bitconcatenate' 'x_assign_268' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8671 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_449)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_448, i32 6" [src/enc.c:124]   --->   Operation 8671 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8672 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_449)   --->   "%xor_ln125_449 = xor i8 %x_assign_268, i8 14" [src/enc.c:125]   --->   Operation 8672 'xor' 'xor_ln125_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8673 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_449 = select i1 %tmp_1026, i8 %xor_ln125_449, i8 %x_assign_268" [src/enc.c:124]   --->   Operation 8673 'select' 'select_ln124_449' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8674 [1/1] (0.00ns)   --->   "%trunc_ln127_1117 = trunc i8 %select_ln124_449" [src/enc.c:127]   --->   Operation 8674 'trunc' 'trunc_ln127_1117' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8675 [1/1] (0.00ns)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_449, i32 7" [src/enc.c:127]   --->   Operation 8675 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8676 [1/1] (0.00ns)   --->   "%x_assign_269 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1117, i1 %tmp_1027" [src/enc.c:127]   --->   Operation 8676 'bitconcatenate' 'x_assign_269' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8677 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_450)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_449, i32 6" [src/enc.c:124]   --->   Operation 8677 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8678 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_450)   --->   "%xor_ln125_450 = xor i8 %x_assign_269, i8 14" [src/enc.c:125]   --->   Operation 8678 'xor' 'xor_ln125_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8679 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_450 = select i1 %tmp_1028, i8 %xor_ln125_450, i8 %x_assign_269" [src/enc.c:124]   --->   Operation 8679 'select' 'select_ln124_450' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8680 [1/1] (0.00ns)   --->   "%trunc_ln127_1118 = trunc i8 %select_ln124_450" [src/enc.c:127]   --->   Operation 8680 'trunc' 'trunc_ln127_1118' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8681 [1/1] (0.00ns)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_450, i32 7" [src/enc.c:127]   --->   Operation 8681 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8682 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_451)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_182, i32 7" [src/enc.c:124]   --->   Operation 8682 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8683 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_451)   --->   "%xor_ln125_451 = xor i8 %z_182, i8 14" [src/enc.c:125]   --->   Operation 8683 'xor' 'xor_ln125_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8684 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_451 = select i1 %tmp_1030, i8 %xor_ln125_451, i8 %z_182" [src/enc.c:124]   --->   Operation 8684 'select' 'select_ln124_451' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8685 [1/1] (0.00ns)   --->   "%trunc_ln127_1119 = trunc i8 %select_ln124_451" [src/enc.c:127]   --->   Operation 8685 'trunc' 'trunc_ln127_1119' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8686 [1/1] (0.00ns)   --->   "%tmp_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_451, i32 7" [src/enc.c:127]   --->   Operation 8686 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8687 [1/1] (0.00ns)   --->   "%x_assign_270 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1119, i1 %tmp_1031" [src/enc.c:127]   --->   Operation 8687 'bitconcatenate' 'x_assign_270' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8688 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_452)   --->   "%tmp_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_183, i32 7" [src/enc.c:124]   --->   Operation 8688 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8689 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_452)   --->   "%xor_ln125_452 = xor i8 %z_183, i8 14" [src/enc.c:125]   --->   Operation 8689 'xor' 'xor_ln125_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8690 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_452 = select i1 %tmp_1032, i8 %xor_ln125_452, i8 %z_183" [src/enc.c:124]   --->   Operation 8690 'select' 'select_ln124_452' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8691 [1/1] (0.00ns)   --->   "%trunc_ln127_1120 = trunc i8 %select_ln124_452" [src/enc.c:127]   --->   Operation 8691 'trunc' 'trunc_ln127_1120' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8692 [1/1] (0.00ns)   --->   "%tmp_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_452, i32 7" [src/enc.c:127]   --->   Operation 8692 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8693 [1/1] (0.00ns)   --->   "%x_assign_271 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1120, i1 %tmp_1033" [src/enc.c:127]   --->   Operation 8693 'bitconcatenate' 'x_assign_271' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8694 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_453)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_452, i32 6" [src/enc.c:124]   --->   Operation 8694 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8695 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_453)   --->   "%xor_ln125_453 = xor i8 %x_assign_271, i8 14" [src/enc.c:125]   --->   Operation 8695 'xor' 'xor_ln125_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8696 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_453 = select i1 %tmp_1034, i8 %xor_ln125_453, i8 %x_assign_271" [src/enc.c:124]   --->   Operation 8696 'select' 'select_ln124_453' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8697 [1/1] (0.00ns)   --->   "%trunc_ln127_1121 = trunc i8 %select_ln124_453" [src/enc.c:127]   --->   Operation 8697 'trunc' 'trunc_ln127_1121' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8698 [1/1] (0.00ns)   --->   "%tmp_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_453, i32 7" [src/enc.c:127]   --->   Operation 8698 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8699 [1/1] (0.00ns)   --->   "%x_assign_272 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1121, i1 %tmp_1035" [src/enc.c:127]   --->   Operation 8699 'bitconcatenate' 'x_assign_272' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8700 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_454)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_453, i32 6" [src/enc.c:124]   --->   Operation 8700 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8701 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_454)   --->   "%xor_ln125_454 = xor i8 %x_assign_272, i8 14" [src/enc.c:125]   --->   Operation 8701 'xor' 'xor_ln125_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8702 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_454 = select i1 %tmp_1036, i8 %xor_ln125_454, i8 %x_assign_272" [src/enc.c:124]   --->   Operation 8702 'select' 'select_ln124_454' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8703 [1/1] (0.00ns)   --->   "%trunc_ln127_1122 = trunc i8 %select_ln124_454" [src/enc.c:127]   --->   Operation 8703 'trunc' 'trunc_ln127_1122' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8704 [1/1] (0.00ns)   --->   "%tmp_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_454, i32 7" [src/enc.c:127]   --->   Operation 8704 'bitselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8705 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_455)   --->   "%tmp_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_180, i32 7" [src/enc.c:124]   --->   Operation 8705 'bitselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8706 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_455)   --->   "%xor_ln125_455 = xor i8 %z_180, i8 14" [src/enc.c:125]   --->   Operation 8706 'xor' 'xor_ln125_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8707 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_455 = select i1 %tmp_1038, i8 %xor_ln125_455, i8 %z_180" [src/enc.c:124]   --->   Operation 8707 'select' 'select_ln124_455' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8708 [1/1] (0.00ns)   --->   "%trunc_ln127_1123 = trunc i8 %select_ln124_455" [src/enc.c:127]   --->   Operation 8708 'trunc' 'trunc_ln127_1123' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8709 [1/1] (0.00ns)   --->   "%tmp_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_455, i32 7" [src/enc.c:127]   --->   Operation 8709 'bitselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8710 [1/1] (0.00ns)   --->   "%x_assign_273 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1123, i1 %tmp_1039" [src/enc.c:127]   --->   Operation 8710 'bitconcatenate' 'x_assign_273' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8711 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_456)   --->   "%tmp_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_455, i32 6" [src/enc.c:124]   --->   Operation 8711 'bitselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8712 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_456)   --->   "%xor_ln125_456 = xor i8 %x_assign_273, i8 14" [src/enc.c:125]   --->   Operation 8712 'xor' 'xor_ln125_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8713 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_456 = select i1 %tmp_1040, i8 %xor_ln125_456, i8 %x_assign_273" [src/enc.c:124]   --->   Operation 8713 'select' 'select_ln124_456' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8714 [1/1] (0.00ns)   --->   "%trunc_ln127_1124 = trunc i8 %select_ln124_456" [src/enc.c:127]   --->   Operation 8714 'trunc' 'trunc_ln127_1124' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8715 [1/1] (0.00ns)   --->   "%tmp_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_456, i32 7" [src/enc.c:127]   --->   Operation 8715 'bitselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8716 [1/1] (0.00ns)   --->   "%x_assign_274 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1124, i1 %tmp_1041" [src/enc.c:127]   --->   Operation 8716 'bitconcatenate' 'x_assign_274' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8717 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_457)   --->   "%tmp_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_456, i32 6" [src/enc.c:124]   --->   Operation 8717 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8718 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_457)   --->   "%xor_ln125_457 = xor i8 %x_assign_274, i8 14" [src/enc.c:125]   --->   Operation 8718 'xor' 'xor_ln125_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8719 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_457 = select i1 %tmp_1042, i8 %xor_ln125_457, i8 %x_assign_274" [src/enc.c:124]   --->   Operation 8719 'select' 'select_ln124_457' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8720 [1/1] (0.00ns)   --->   "%trunc_ln127_1125 = trunc i8 %select_ln124_457" [src/enc.c:127]   --->   Operation 8720 'trunc' 'trunc_ln127_1125' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8721 [1/1] (0.00ns)   --->   "%tmp_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_457, i32 7" [src/enc.c:127]   --->   Operation 8721 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8722 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_458)   --->   "%tmp_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_451, i32 6" [src/enc.c:124]   --->   Operation 8722 'bitselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8723 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_458)   --->   "%xor_ln125_458 = xor i8 %x_assign_270, i8 14" [src/enc.c:125]   --->   Operation 8723 'xor' 'xor_ln125_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8724 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_458 = select i1 %tmp_1044, i8 %xor_ln125_458, i8 %x_assign_270" [src/enc.c:124]   --->   Operation 8724 'select' 'select_ln124_458' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8725 [1/1] (0.00ns)   --->   "%trunc_ln127_1126 = trunc i8 %select_ln124_458" [src/enc.c:127]   --->   Operation 8725 'trunc' 'trunc_ln127_1126' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8726 [1/1] (0.00ns)   --->   "%tmp_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_458, i32 7" [src/enc.c:127]   --->   Operation 8726 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8727 [1/1] (0.00ns)   --->   "%x_assign_275 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1126, i1 %tmp_1045" [src/enc.c:127]   --->   Operation 8727 'bitconcatenate' 'x_assign_275' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8728 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_459)   --->   "%tmp_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_458, i32 6" [src/enc.c:124]   --->   Operation 8728 'bitselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8729 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_459)   --->   "%xor_ln125_459 = xor i8 %x_assign_275, i8 14" [src/enc.c:125]   --->   Operation 8729 'xor' 'xor_ln125_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 8730 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_459 = select i1 %tmp_1046, i8 %xor_ln125_459, i8 %x_assign_275" [src/enc.c:124]   --->   Operation 8730 'select' 'select_ln124_459' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 8731 [1/1] (0.00ns)   --->   "%trunc_ln127_1127 = trunc i8 %select_ln124_459" [src/enc.c:127]   --->   Operation 8731 'trunc' 'trunc_ln127_1127' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 8732 [1/1] (0.00ns)   --->   "%tmp_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_459, i32 7" [src/enc.c:127]   --->   Operation 8732 'bitselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>

State 132 <SV = 131> <Delay = 4.24>
ST_132 : Operation 8733 [1/1] (0.00ns)   --->   "%t_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i3.i1.i1.i1, i2 %tmp_561, i3 %trunc_ln209_4, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 8733 'bitconcatenate' 't_86' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8734 [1/1] (0.00ns)   --->   "%t_87 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i1.i1.i1.i1.i1, i1 %tmp_562, i2 %trunc_ln209_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537, i1 %tmp_555" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 8734 'bitconcatenate' 't_87' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8735 [1/1] (0.00ns)   --->   "%rk_addr_110 = getelementptr i8 %rk, i64 0, i64 110" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8735 'getelementptr' 'rk_addr_110' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8736 [1/1] (0.99ns)   --->   "%xor_ln117_342 = xor i8 %t_86, i8 154" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8736 'xor' 'xor_ln117_342' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8737 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_342, i8 %rk_addr_110" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8737 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_132 : Operation 8738 [1/1] (0.00ns)   --->   "%rk_addr_111 = getelementptr i8 %rk, i64 0, i64 111" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8738 'getelementptr' 'rk_addr_111' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8739 [1/1] (0.99ns)   --->   "%xor_ln117_343 = xor i8 %t_87, i8 100" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8739 'xor' 'xor_ln117_343' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8740 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_343, i8 %rk_addr_111" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8740 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_132 : Operation 8741 [1/1] (0.00ns)   --->   "%or_ln127_179 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1118, i1 %tmp_1029" [src/enc.c:127]   --->   Operation 8741 'bitconcatenate' 'or_ln127_179' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8742 [1/1] (0.00ns)   --->   "%or_ln127_180 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1122, i1 %tmp_1037" [src/enc.c:127]   --->   Operation 8742 'bitconcatenate' 'or_ln127_180' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8743 [1/1] (0.00ns)   --->   "%or_ln127_181 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1125, i1 %tmp_1043" [src/enc.c:127]   --->   Operation 8743 'bitconcatenate' 'or_ln127_181' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8744 [1/1] (0.00ns)   --->   "%or_ln127_182 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1127, i1 %tmp_1047" [src/enc.c:127]   --->   Operation 8744 'bitconcatenate' 'or_ln127_182' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 8745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_580)   --->   "%xor_ln117_2765 = xor i8 %x_assign_271, i8 %or_ln127_179" [src/enc.c:117]   --->   Operation 8745 'xor' 'xor_ln117_2765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_580)   --->   "%xor_ln117_2766 = xor i8 %xor_ln117_2765, i8 %z_180" [src/enc.c:117]   --->   Operation 8746 'xor' 'xor_ln117_2766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_580)   --->   "%xor_ln117_2767 = xor i8 %xor_ln117_540, i8 %or_ln127_180" [src/enc.c:117]   --->   Operation 8747 'xor' 'xor_ln117_2767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_580)   --->   "%xor_ln117_2768 = xor i8 %xor_ln117_2767, i8 %x_assign_270" [src/enc.c:117]   --->   Operation 8748 'xor' 'xor_ln117_2768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8749 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_580 = xor i8 %xor_ln117_2768, i8 %xor_ln117_2766" [src/enc.c:117]   --->   Operation 8749 'xor' 'xor_ln117_580' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_581)   --->   "%xor_ln117_2769 = xor i8 %x_assign_271, i8 %or_ln127_181" [src/enc.c:117]   --->   Operation 8750 'xor' 'xor_ln117_2769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_581)   --->   "%xor_ln117_2770 = xor i8 %xor_ln117_2769, i8 %z_181" [src/enc.c:117]   --->   Operation 8751 'xor' 'xor_ln117_2770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_581)   --->   "%xor_ln117_2771 = xor i8 %xor_ln117_541, i8 %or_ln127_182" [src/enc.c:117]   --->   Operation 8752 'xor' 'xor_ln117_2771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_581)   --->   "%xor_ln117_2772 = xor i8 %xor_ln117_2771, i8 %x_assign_270" [src/enc.c:117]   --->   Operation 8753 'xor' 'xor_ln117_2772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8754 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_581 = xor i8 %xor_ln117_2772, i8 %xor_ln117_2770" [src/enc.c:117]   --->   Operation 8754 'xor' 'xor_ln117_581' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_582)   --->   "%xor_ln117_2773 = xor i8 %x_assign_268, i8 %or_ln127_179" [src/enc.c:117]   --->   Operation 8755 'xor' 'xor_ln117_2773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_582)   --->   "%xor_ln117_2774 = xor i8 %xor_ln117_2773, i8 %z_182" [src/enc.c:117]   --->   Operation 8756 'xor' 'xor_ln117_2774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_582)   --->   "%xor_ln117_2775 = xor i8 %x_assign_273, i8 %or_ln127_180" [src/enc.c:117]   --->   Operation 8757 'xor' 'xor_ln117_2775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_582)   --->   "%xor_ln117_2776 = xor i8 %xor_ln117_2775, i8 %xor_ln117_542" [src/enc.c:117]   --->   Operation 8758 'xor' 'xor_ln117_2776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8759 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_582 = xor i8 %xor_ln117_2776, i8 %xor_ln117_2774" [src/enc.c:117]   --->   Operation 8759 'xor' 'xor_ln117_582' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_583)   --->   "%xor_ln117_2777 = xor i8 %x_assign_268, i8 %or_ln127_181" [src/enc.c:117]   --->   Operation 8760 'xor' 'xor_ln117_2777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_583)   --->   "%xor_ln117_2778 = xor i8 %xor_ln117_2777, i8 %z_183" [src/enc.c:117]   --->   Operation 8761 'xor' 'xor_ln117_2778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_583)   --->   "%xor_ln117_2779 = xor i8 %x_assign_273, i8 %or_ln127_182" [src/enc.c:117]   --->   Operation 8762 'xor' 'xor_ln117_2779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_583)   --->   "%xor_ln117_2780 = xor i8 %xor_ln117_2779, i8 %xor_ln117_543" [src/enc.c:117]   --->   Operation 8763 'xor' 'xor_ln117_2780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 8764 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_583 = xor i8 %xor_ln117_2780, i8 %xor_ln117_2778" [src/enc.c:117]   --->   Operation 8764 'xor' 'xor_ln117_583' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.25>
ST_133 : Operation 8765 [2/2] (3.25ns)   --->   "%rk_load_81 = load i8 %rk_addr_97" [src/enc.c:117]   --->   Operation 8765 'load' 'rk_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_133 : Operation 8766 [2/2] (3.25ns)   --->   "%rk_load_82 = load i8 %rk_addr_98" [src/enc.c:117]   --->   Operation 8766 'load' 'rk_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 134 <SV = 133> <Delay = 3.25>
ST_134 : Operation 8767 [1/2] (3.25ns)   --->   "%rk_load_81 = load i8 %rk_addr_97" [src/enc.c:117]   --->   Operation 8767 'load' 'rk_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_134 : Operation 8768 [1/2] (3.25ns)   --->   "%rk_load_82 = load i8 %rk_addr_98" [src/enc.c:117]   --->   Operation 8768 'load' 'rk_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_134 : Operation 8769 [2/2] (3.25ns)   --->   "%rk_load_83 = load i8 %rk_addr_99" [src/enc.c:117]   --->   Operation 8769 'load' 'rk_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_134 : Operation 8770 [2/2] (3.25ns)   --->   "%rk_load_84 = load i8 %rk_addr_100" [src/enc.c:117]   --->   Operation 8770 'load' 'rk_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 135 <SV = 134> <Delay = 3.25>
ST_135 : Operation 8771 [1/2] (3.25ns)   --->   "%rk_load_83 = load i8 %rk_addr_99" [src/enc.c:117]   --->   Operation 8771 'load' 'rk_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_135 : Operation 8772 [1/2] (3.25ns)   --->   "%rk_load_84 = load i8 %rk_addr_100" [src/enc.c:117]   --->   Operation 8772 'load' 'rk_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_135 : Operation 8773 [2/2] (3.25ns)   --->   "%rk_load_85 = load i8 %rk_addr_101" [src/enc.c:117]   --->   Operation 8773 'load' 'rk_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_135 : Operation 8774 [2/2] (3.25ns)   --->   "%rk_load_86 = load i8 %rk_addr_102" [src/enc.c:117]   --->   Operation 8774 'load' 'rk_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 136 <SV = 135> <Delay = 3.25>
ST_136 : Operation 8775 [2/2] (3.25ns)   --->   "%rk_load_80 = load i8 %rk_addr_96" [src/enc.c:117]   --->   Operation 8775 'load' 'rk_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_136 : Operation 8776 [1/2] (3.25ns)   --->   "%rk_load_85 = load i8 %rk_addr_101" [src/enc.c:117]   --->   Operation 8776 'load' 'rk_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_136 : Operation 8777 [1/2] (3.25ns)   --->   "%rk_load_86 = load i8 %rk_addr_102" [src/enc.c:117]   --->   Operation 8777 'load' 'rk_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_136 : Operation 8778 [2/2] (3.25ns)   --->   "%rk_load_87 = load i8 %rk_addr_103" [src/enc.c:117]   --->   Operation 8778 'load' 'rk_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 137 <SV = 136> <Delay = 4.24>
ST_137 : Operation 8779 [1/1] (0.00ns)   --->   "%t_90 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i1.i1.i1, i1 %trunc_ln204, i4 %tmp_529, i1 %tmp_528, i1 %xor_ln117_2096, i1 %tmp_566" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 8779 'bitconcatenate' 't_90' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8780 [1/1] (0.00ns)   --->   "%t_91 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_568, i1 %trunc_ln202, i1 %tmp_530, i1 %tmp_548, i1 %tmp_567" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 8780 'bitconcatenate' 't_91' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8781 [1/1] (0.00ns)   --->   "%rk_addr_114 = getelementptr i8 %rk, i64 0, i64 114" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8781 'getelementptr' 'rk_addr_114' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8782 [1/1] (0.99ns)   --->   "%xor_ln117_346 = xor i8 %t_90, i8 155" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8782 'xor' 'xor_ln117_346' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 8783 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_346, i8 %rk_addr_114" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8783 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_137 : Operation 8784 [1/1] (0.00ns)   --->   "%rk_addr_115 = getelementptr i8 %rk, i64 0, i64 115" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8784 'getelementptr' 'rk_addr_115' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8785 [1/1] (0.99ns)   --->   "%xor_ln117_347 = xor i8 %t_91, i8 101" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8785 'xor' 'xor_ln117_347' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 8786 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_347, i8 %rk_addr_115" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8786 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_137 : Operation 8787 [1/2] (3.25ns)   --->   "%rk_load_80 = load i8 %rk_addr_96" [src/enc.c:117]   --->   Operation 8787 'load' 'rk_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_137 : Operation 8788 [1/1] (0.99ns)   --->   "%xor_ln117_592 = xor i8 %rk_load_84, i8 %xor_ln117_580" [src/enc.c:117]   --->   Operation 8788 'xor' 'xor_ln117_592' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 8789 [1/1] (0.99ns)   --->   "%xor_ln117_594 = xor i8 %rk_load_86, i8 %xor_ln117_582" [src/enc.c:117]   --->   Operation 8789 'xor' 'xor_ln117_594' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 8790 [1/2] (3.25ns)   --->   "%rk_load_87 = load i8 %rk_addr_103" [src/enc.c:117]   --->   Operation 8790 'load' 'rk_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_137 : Operation 8791 [1/1] (0.00ns)   --->   "%zext_ln166_23 = zext i8 %xor_ln117_592" [src/enc.c:166->src/enc.c:188]   --->   Operation 8791 'zext' 'zext_ln166_23' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8792 [1/1] (0.00ns)   --->   "%clefia_s1_addr_94 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_23" [src/enc.c:166->src/enc.c:188]   --->   Operation 8792 'getelementptr' 'clefia_s1_addr_94' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8793 [2/2] (3.25ns)   --->   "%z_188 = load i8 %clefia_s1_addr_94" [src/enc.c:166->src/enc.c:188]   --->   Operation 8793 'load' 'z_188' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_137 : Operation 8794 [1/1] (0.00ns)   --->   "%zext_ln168_23 = zext i8 %xor_ln117_594" [src/enc.c:168->src/enc.c:188]   --->   Operation 8794 'zext' 'zext_ln168_23' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8795 [1/1] (0.00ns)   --->   "%clefia_s1_addr_95 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_23" [src/enc.c:168->src/enc.c:188]   --->   Operation 8795 'getelementptr' 'clefia_s1_addr_95' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 8796 [2/2] (3.25ns)   --->   "%z_190 = load i8 %clefia_s1_addr_95" [src/enc.c:168->src/enc.c:188]   --->   Operation 8796 'load' 'z_190' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 138 <SV = 137> <Delay = 6.99>
ST_138 : Operation 8797 [1/1] (0.00ns)   --->   "%t_92 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_570, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549, i1 %tmp_569" [src/enc.c:215->src/enc.c:270->src/enc.c:305]   --->   Operation 8797 'bitconcatenate' 't_92' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8798 [1/1] (0.00ns)   --->   "%t_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_572, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551, i1 %tmp_571" [src/enc.c:216->src/enc.c:270->src/enc.c:305]   --->   Operation 8798 'bitconcatenate' 't_93' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8799 [1/1] (0.00ns)   --->   "%rk_addr_116 = getelementptr i8 %rk, i64 0, i64 116" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8799 'getelementptr' 'rk_addr_116' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8800 [1/1] (0.99ns)   --->   "%xor_ln117_348 = xor i8 %t_92, i8 233" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8800 'xor' 'xor_ln117_348' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8801 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_348, i8 %rk_addr_116" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8801 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_138 : Operation 8802 [1/1] (0.00ns)   --->   "%rk_addr_117 = getelementptr i8 %rk, i64 0, i64 117" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8802 'getelementptr' 'rk_addr_117' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8803 [1/1] (0.99ns)   --->   "%xor_ln117_349 = xor i8 %t_93, i8 141" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8803 'xor' 'xor_ln117_349' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8804 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_349, i8 %rk_addr_117" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8804 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_138 : Operation 8805 [1/1] (0.99ns)   --->   "%xor_ln117_584 = xor i8 %rk_load_80, i8 %xor_ln117_572" [src/enc.c:117]   --->   Operation 8805 'xor' 'xor_ln117_584' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8806 [1/1] (0.99ns)   --->   "%xor_ln117_585 = xor i8 %rk_load_81, i8 %xor_ln117_573" [src/enc.c:117]   --->   Operation 8806 'xor' 'xor_ln117_585' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8807 [1/1] (0.99ns)   --->   "%xor_ln117_586 = xor i8 %rk_load_82, i8 %xor_ln117_574" [src/enc.c:117]   --->   Operation 8807 'xor' 'xor_ln117_586' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8808 [1/1] (0.99ns)   --->   "%xor_ln117_587 = xor i8 %rk_load_83, i8 %xor_ln117_575" [src/enc.c:117]   --->   Operation 8808 'xor' 'xor_ln117_587' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8809 [1/1] (0.00ns)   --->   "%zext_ln143_23 = zext i8 %xor_ln117_584" [src/enc.c:143->src/enc.c:187]   --->   Operation 8809 'zext' 'zext_ln143_23' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8810 [1/1] (0.00ns)   --->   "%clefia_s0_addr_92 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_23" [src/enc.c:143->src/enc.c:187]   --->   Operation 8810 'getelementptr' 'clefia_s0_addr_92' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8811 [2/2] (3.25ns)   --->   "%z_184 = load i8 %clefia_s0_addr_92" [src/enc.c:143->src/enc.c:187]   --->   Operation 8811 'load' 'z_184' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8812 [1/1] (0.00ns)   --->   "%zext_ln144_23 = zext i8 %xor_ln117_585" [src/enc.c:144->src/enc.c:187]   --->   Operation 8812 'zext' 'zext_ln144_23' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8813 [1/1] (0.00ns)   --->   "%clefia_s1_addr_92 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_23" [src/enc.c:144->src/enc.c:187]   --->   Operation 8813 'getelementptr' 'clefia_s1_addr_92' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8814 [2/2] (3.25ns)   --->   "%z_185 = load i8 %clefia_s1_addr_92" [src/enc.c:144->src/enc.c:187]   --->   Operation 8814 'load' 'z_185' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8815 [1/1] (0.00ns)   --->   "%zext_ln145_23 = zext i8 %xor_ln117_586" [src/enc.c:145->src/enc.c:187]   --->   Operation 8815 'zext' 'zext_ln145_23' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8816 [1/1] (0.00ns)   --->   "%clefia_s0_addr_93 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_23" [src/enc.c:145->src/enc.c:187]   --->   Operation 8816 'getelementptr' 'clefia_s0_addr_93' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8817 [2/2] (3.25ns)   --->   "%z_186 = load i8 %clefia_s0_addr_93" [src/enc.c:145->src/enc.c:187]   --->   Operation 8817 'load' 'z_186' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8818 [1/1] (0.00ns)   --->   "%zext_ln146_23 = zext i8 %xor_ln117_587" [src/enc.c:146->src/enc.c:187]   --->   Operation 8818 'zext' 'zext_ln146_23' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8819 [1/1] (0.00ns)   --->   "%clefia_s1_addr_93 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_23" [src/enc.c:146->src/enc.c:187]   --->   Operation 8819 'getelementptr' 'clefia_s1_addr_93' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8820 [2/2] (3.25ns)   --->   "%z_187 = load i8 %clefia_s1_addr_93" [src/enc.c:146->src/enc.c:187]   --->   Operation 8820 'load' 'z_187' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8821 [1/1] (0.99ns)   --->   "%xor_ln117_593 = xor i8 %rk_load_85, i8 %xor_ln117_581" [src/enc.c:117]   --->   Operation 8821 'xor' 'xor_ln117_593' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8822 [1/1] (0.99ns)   --->   "%xor_ln117_595 = xor i8 %rk_load_87, i8 %xor_ln117_583" [src/enc.c:117]   --->   Operation 8822 'xor' 'xor_ln117_595' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8823 [1/2] (3.25ns)   --->   "%z_188 = load i8 %clefia_s1_addr_94" [src/enc.c:166->src/enc.c:188]   --->   Operation 8823 'load' 'z_188' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8824 [1/1] (0.00ns)   --->   "%zext_ln167_23 = zext i8 %xor_ln117_593" [src/enc.c:167->src/enc.c:188]   --->   Operation 8824 'zext' 'zext_ln167_23' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8825 [1/1] (0.00ns)   --->   "%clefia_s0_addr_94 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_23" [src/enc.c:167->src/enc.c:188]   --->   Operation 8825 'getelementptr' 'clefia_s0_addr_94' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8826 [2/2] (3.25ns)   --->   "%z_189 = load i8 %clefia_s0_addr_94" [src/enc.c:167->src/enc.c:188]   --->   Operation 8826 'load' 'z_189' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8827 [1/2] (3.25ns)   --->   "%z_190 = load i8 %clefia_s1_addr_95" [src/enc.c:168->src/enc.c:188]   --->   Operation 8827 'load' 'z_190' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8828 [1/1] (0.00ns)   --->   "%zext_ln169_23 = zext i8 %xor_ln117_595" [src/enc.c:169->src/enc.c:188]   --->   Operation 8828 'zext' 'zext_ln169_23' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8829 [1/1] (0.00ns)   --->   "%clefia_s0_addr_95 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_23" [src/enc.c:169->src/enc.c:188]   --->   Operation 8829 'getelementptr' 'clefia_s0_addr_95' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8830 [2/2] (3.25ns)   --->   "%z_191 = load i8 %clefia_s0_addr_95" [src/enc.c:169->src/enc.c:188]   --->   Operation 8830 'load' 'z_191' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_138 : Operation 8831 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_471)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_190, i32 7" [src/enc.c:124]   --->   Operation 8831 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8832 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_471)   --->   "%xor_ln125_471 = xor i8 %z_190, i8 14" [src/enc.c:125]   --->   Operation 8832 'xor' 'xor_ln125_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8833 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_471 = select i1 %tmp_1070, i8 %xor_ln125_471, i8 %z_190" [src/enc.c:124]   --->   Operation 8833 'select' 'select_ln124_471' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 8834 [1/1] (0.00ns)   --->   "%trunc_ln127_1139 = trunc i8 %select_ln124_471" [src/enc.c:127]   --->   Operation 8834 'trunc' 'trunc_ln127_1139' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8835 [1/1] (0.00ns)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_471, i32 7" [src/enc.c:127]   --->   Operation 8835 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8836 [1/1] (0.00ns)   --->   "%x_assign_282 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1139, i1 %tmp_1071" [src/enc.c:127]   --->   Operation 8836 'bitconcatenate' 'x_assign_282' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8837 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_475)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_188, i32 7" [src/enc.c:124]   --->   Operation 8837 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8838 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_475)   --->   "%xor_ln125_475 = xor i8 %z_188, i8 14" [src/enc.c:125]   --->   Operation 8838 'xor' 'xor_ln125_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8839 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_475 = select i1 %tmp_1078, i8 %xor_ln125_475, i8 %z_188" [src/enc.c:124]   --->   Operation 8839 'select' 'select_ln124_475' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 8840 [1/1] (0.00ns)   --->   "%trunc_ln127_1143 = trunc i8 %select_ln124_475" [src/enc.c:127]   --->   Operation 8840 'trunc' 'trunc_ln127_1143' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8841 [1/1] (0.00ns)   --->   "%tmp_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_475, i32 7" [src/enc.c:127]   --->   Operation 8841 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8842 [1/1] (0.00ns)   --->   "%x_assign_285 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1143, i1 %tmp_1079" [src/enc.c:127]   --->   Operation 8842 'bitconcatenate' 'x_assign_285' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8843 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_476)   --->   "%tmp_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_475, i32 6" [src/enc.c:124]   --->   Operation 8843 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8844 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_476)   --->   "%xor_ln125_476 = xor i8 %x_assign_285, i8 14" [src/enc.c:125]   --->   Operation 8844 'xor' 'xor_ln125_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8845 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_476 = select i1 %tmp_1080, i8 %xor_ln125_476, i8 %x_assign_285" [src/enc.c:124]   --->   Operation 8845 'select' 'select_ln124_476' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 8846 [1/1] (0.00ns)   --->   "%trunc_ln127_1144 = trunc i8 %select_ln124_476" [src/enc.c:127]   --->   Operation 8846 'trunc' 'trunc_ln127_1144' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8847 [1/1] (0.00ns)   --->   "%tmp_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_476, i32 7" [src/enc.c:127]   --->   Operation 8847 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8848 [1/1] (0.00ns)   --->   "%x_assign_286 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1144, i1 %tmp_1081" [src/enc.c:127]   --->   Operation 8848 'bitconcatenate' 'x_assign_286' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8849 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_477)   --->   "%tmp_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_476, i32 6" [src/enc.c:124]   --->   Operation 8849 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8850 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_477)   --->   "%xor_ln125_477 = xor i8 %x_assign_286, i8 14" [src/enc.c:125]   --->   Operation 8850 'xor' 'xor_ln125_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8851 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_477 = select i1 %tmp_1082, i8 %xor_ln125_477, i8 %x_assign_286" [src/enc.c:124]   --->   Operation 8851 'select' 'select_ln124_477' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 8852 [1/1] (0.00ns)   --->   "%trunc_ln127_1145 = trunc i8 %select_ln124_477" [src/enc.c:127]   --->   Operation 8852 'trunc' 'trunc_ln127_1145' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8853 [1/1] (0.00ns)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_477, i32 7" [src/enc.c:127]   --->   Operation 8853 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8854 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_478)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_471, i32 6" [src/enc.c:124]   --->   Operation 8854 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8855 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_478)   --->   "%xor_ln125_478 = xor i8 %x_assign_282, i8 14" [src/enc.c:125]   --->   Operation 8855 'xor' 'xor_ln125_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8856 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_478 = select i1 %tmp_1084, i8 %xor_ln125_478, i8 %x_assign_282" [src/enc.c:124]   --->   Operation 8856 'select' 'select_ln124_478' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 8857 [1/1] (0.00ns)   --->   "%trunc_ln127_1146 = trunc i8 %select_ln124_478" [src/enc.c:127]   --->   Operation 8857 'trunc' 'trunc_ln127_1146' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8858 [1/1] (0.00ns)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_478, i32 7" [src/enc.c:127]   --->   Operation 8858 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8859 [1/1] (0.00ns)   --->   "%x_assign_287 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1146, i1 %tmp_1085" [src/enc.c:127]   --->   Operation 8859 'bitconcatenate' 'x_assign_287' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8860 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_479)   --->   "%tmp_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_478, i32 6" [src/enc.c:124]   --->   Operation 8860 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8861 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_479)   --->   "%xor_ln125_479 = xor i8 %x_assign_287, i8 14" [src/enc.c:125]   --->   Operation 8861 'xor' 'xor_ln125_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 8862 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_479 = select i1 %tmp_1086, i8 %xor_ln125_479, i8 %x_assign_287" [src/enc.c:124]   --->   Operation 8862 'select' 'select_ln124_479' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 8863 [1/1] (0.00ns)   --->   "%trunc_ln127_1147 = trunc i8 %select_ln124_479" [src/enc.c:127]   --->   Operation 8863 'trunc' 'trunc_ln127_1147' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 8864 [1/1] (0.00ns)   --->   "%tmp_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_479, i32 7" [src/enc.c:127]   --->   Operation 8864 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>

State 139 <SV = 138> <Delay = 6.99>
ST_139 : Operation 8865 [1/1] (0.00ns)   --->   "%t_94 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %trunc_ln217_5, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553, i1 %tmp_573" [src/enc.c:217->src/enc.c:270->src/enc.c:305]   --->   Operation 8865 'bitconcatenate' 't_94' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8866 [1/1] (0.00ns)   --->   "%t_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %trunc_ln218_6, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554, i1 %tmp_574" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 8866 'bitconcatenate' 't_95' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8867 [1/1] (0.00ns)   --->   "%rk_addr_118 = getelementptr i8 %rk, i64 0, i64 118" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8867 'getelementptr' 'rk_addr_118' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8868 [1/1] (0.99ns)   --->   "%xor_ln117_350 = xor i8 %t_94, i8 77" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8868 'xor' 'xor_ln117_350' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8869 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_350, i8 %rk_addr_118" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8869 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_139 : Operation 8870 [1/1] (0.00ns)   --->   "%rk_addr_119 = getelementptr i8 %rk, i64 0, i64 119" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8870 'getelementptr' 'rk_addr_119' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8871 [1/1] (0.99ns)   --->   "%xor_ln117_351 = xor i8 %t_95, i8 50" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8871 'xor' 'xor_ln117_351' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8872 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_351, i8 %rk_addr_119" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8872 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_139 : Operation 8873 [1/2] (3.25ns)   --->   "%z_184 = load i8 %clefia_s0_addr_92" [src/enc.c:143->src/enc.c:187]   --->   Operation 8873 'load' 'z_184' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_139 : Operation 8874 [1/2] (3.25ns)   --->   "%z_185 = load i8 %clefia_s1_addr_92" [src/enc.c:144->src/enc.c:187]   --->   Operation 8874 'load' 'z_185' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_139 : Operation 8875 [1/2] (3.25ns)   --->   "%z_186 = load i8 %clefia_s0_addr_93" [src/enc.c:145->src/enc.c:187]   --->   Operation 8875 'load' 'z_186' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_139 : Operation 8876 [1/2] (3.25ns)   --->   "%z_187 = load i8 %clefia_s1_addr_93" [src/enc.c:146->src/enc.c:187]   --->   Operation 8876 'load' 'z_187' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_139 : Operation 8877 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_460)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_185, i32 7" [src/enc.c:124]   --->   Operation 8877 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8878 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_460)   --->   "%xor_ln125_460 = xor i8 %z_185, i8 14" [src/enc.c:125]   --->   Operation 8878 'xor' 'xor_ln125_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8879 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_460 = select i1 %tmp_1048, i8 %xor_ln125_460, i8 %z_185" [src/enc.c:124]   --->   Operation 8879 'select' 'select_ln124_460' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8880 [1/1] (0.00ns)   --->   "%trunc_ln127_1128 = trunc i8 %select_ln124_460" [src/enc.c:127]   --->   Operation 8880 'trunc' 'trunc_ln127_1128' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8881 [1/1] (0.00ns)   --->   "%tmp_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_460, i32 7" [src/enc.c:127]   --->   Operation 8881 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8882 [1/1] (0.00ns)   --->   "%x_assign_276 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1128, i1 %tmp_1049" [src/enc.c:127]   --->   Operation 8882 'bitconcatenate' 'x_assign_276' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8883 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_461)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_186, i32 7" [src/enc.c:124]   --->   Operation 8883 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8884 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_461)   --->   "%xor_ln125_461 = xor i8 %z_186, i8 14" [src/enc.c:125]   --->   Operation 8884 'xor' 'xor_ln125_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8885 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_461 = select i1 %tmp_1050, i8 %xor_ln125_461, i8 %z_186" [src/enc.c:124]   --->   Operation 8885 'select' 'select_ln124_461' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8886 [1/1] (0.00ns)   --->   "%trunc_ln127_1129 = trunc i8 %select_ln124_461" [src/enc.c:127]   --->   Operation 8886 'trunc' 'trunc_ln127_1129' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8887 [1/1] (0.00ns)   --->   "%tmp_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_461, i32 7" [src/enc.c:127]   --->   Operation 8887 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8888 [1/1] (0.00ns)   --->   "%x_assign_277 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1129, i1 %tmp_1051" [src/enc.c:127]   --->   Operation 8888 'bitconcatenate' 'x_assign_277' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8889 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_462)   --->   "%tmp_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_461, i32 6" [src/enc.c:124]   --->   Operation 8889 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8890 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_462)   --->   "%xor_ln125_462 = xor i8 %x_assign_277, i8 14" [src/enc.c:125]   --->   Operation 8890 'xor' 'xor_ln125_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8891 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_462 = select i1 %tmp_1052, i8 %xor_ln125_462, i8 %x_assign_277" [src/enc.c:124]   --->   Operation 8891 'select' 'select_ln124_462' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8892 [1/1] (0.00ns)   --->   "%trunc_ln127_1130 = trunc i8 %select_ln124_462" [src/enc.c:127]   --->   Operation 8892 'trunc' 'trunc_ln127_1130' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8893 [1/1] (0.00ns)   --->   "%tmp_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_462, i32 7" [src/enc.c:127]   --->   Operation 8893 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8894 [1/1] (0.00ns)   --->   "%or_ln127_183 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1130, i1 %tmp_1053" [src/enc.c:127]   --->   Operation 8894 'bitconcatenate' 'or_ln127_183' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8895 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_463)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_187, i32 7" [src/enc.c:124]   --->   Operation 8895 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8896 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_463)   --->   "%xor_ln125_463 = xor i8 %z_187, i8 14" [src/enc.c:125]   --->   Operation 8896 'xor' 'xor_ln125_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8897 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_463 = select i1 %tmp_1054, i8 %xor_ln125_463, i8 %z_187" [src/enc.c:124]   --->   Operation 8897 'select' 'select_ln124_463' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8898 [1/1] (0.00ns)   --->   "%trunc_ln127_1131 = trunc i8 %select_ln124_463" [src/enc.c:127]   --->   Operation 8898 'trunc' 'trunc_ln127_1131' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8899 [1/1] (0.00ns)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_463, i32 7" [src/enc.c:127]   --->   Operation 8899 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8900 [1/1] (0.00ns)   --->   "%x_assign_278 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1131, i1 %tmp_1055" [src/enc.c:127]   --->   Operation 8900 'bitconcatenate' 'x_assign_278' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8901 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_464)   --->   "%tmp_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_463, i32 6" [src/enc.c:124]   --->   Operation 8901 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8902 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_464)   --->   "%xor_ln125_464 = xor i8 %x_assign_278, i8 14" [src/enc.c:125]   --->   Operation 8902 'xor' 'xor_ln125_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8903 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_464 = select i1 %tmp_1056, i8 %xor_ln125_464, i8 %x_assign_278" [src/enc.c:124]   --->   Operation 8903 'select' 'select_ln124_464' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8904 [1/1] (0.00ns)   --->   "%trunc_ln127_1132 = trunc i8 %select_ln124_464" [src/enc.c:127]   --->   Operation 8904 'trunc' 'trunc_ln127_1132' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8905 [1/1] (0.00ns)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_464, i32 7" [src/enc.c:127]   --->   Operation 8905 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8906 [1/1] (0.00ns)   --->   "%or_ln127_184 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1132, i1 %tmp_1057" [src/enc.c:127]   --->   Operation 8906 'bitconcatenate' 'or_ln127_184' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8907 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_465)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_184, i32 7" [src/enc.c:124]   --->   Operation 8907 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8908 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_465)   --->   "%xor_ln125_465 = xor i8 %z_184, i8 14" [src/enc.c:125]   --->   Operation 8908 'xor' 'xor_ln125_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8909 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_465 = select i1 %tmp_1058, i8 %xor_ln125_465, i8 %z_184" [src/enc.c:124]   --->   Operation 8909 'select' 'select_ln124_465' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8910 [1/1] (0.00ns)   --->   "%trunc_ln127_1133 = trunc i8 %select_ln124_465" [src/enc.c:127]   --->   Operation 8910 'trunc' 'trunc_ln127_1133' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8911 [1/1] (0.00ns)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_465, i32 7" [src/enc.c:127]   --->   Operation 8911 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8912 [1/1] (0.00ns)   --->   "%x_assign_279 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1133, i1 %tmp_1059" [src/enc.c:127]   --->   Operation 8912 'bitconcatenate' 'x_assign_279' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8913 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_466)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_465, i32 6" [src/enc.c:124]   --->   Operation 8913 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8914 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_466)   --->   "%xor_ln125_466 = xor i8 %x_assign_279, i8 14" [src/enc.c:125]   --->   Operation 8914 'xor' 'xor_ln125_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8915 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_466 = select i1 %tmp_1060, i8 %xor_ln125_466, i8 %x_assign_279" [src/enc.c:124]   --->   Operation 8915 'select' 'select_ln124_466' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8916 [1/1] (0.00ns)   --->   "%trunc_ln127_1134 = trunc i8 %select_ln124_466" [src/enc.c:127]   --->   Operation 8916 'trunc' 'trunc_ln127_1134' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8917 [1/1] (0.00ns)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_466, i32 7" [src/enc.c:127]   --->   Operation 8917 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8918 [1/1] (0.00ns)   --->   "%or_ln127_185 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1134, i1 %tmp_1061" [src/enc.c:127]   --->   Operation 8918 'bitconcatenate' 'or_ln127_185' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8919 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_467)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_460, i32 6" [src/enc.c:124]   --->   Operation 8919 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8920 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_467)   --->   "%xor_ln125_467 = xor i8 %x_assign_276, i8 14" [src/enc.c:125]   --->   Operation 8920 'xor' 'xor_ln125_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8921 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_467 = select i1 %tmp_1062, i8 %xor_ln125_467, i8 %x_assign_276" [src/enc.c:124]   --->   Operation 8921 'select' 'select_ln124_467' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8922 [1/1] (0.00ns)   --->   "%trunc_ln127_1135 = trunc i8 %select_ln124_467" [src/enc.c:127]   --->   Operation 8922 'trunc' 'trunc_ln127_1135' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8923 [1/1] (0.00ns)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_467, i32 7" [src/enc.c:127]   --->   Operation 8923 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8924 [1/1] (0.00ns)   --->   "%or_ln127_186 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1135, i1 %tmp_1063" [src/enc.c:127]   --->   Operation 8924 'bitconcatenate' 'or_ln127_186' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_588)   --->   "%xor_ln117_2781 = xor i8 %x_assign_278, i8 %or_ln127_183" [src/enc.c:117]   --->   Operation 8925 'xor' 'xor_ln117_2781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_588)   --->   "%xor_ln117_2782 = xor i8 %xor_ln117_2781, i8 %z_184" [src/enc.c:117]   --->   Operation 8926 'xor' 'xor_ln117_2782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_588)   --->   "%xor_ln117_2783 = xor i8 %xor_ln117_564, i8 %or_ln127_184" [src/enc.c:117]   --->   Operation 8927 'xor' 'xor_ln117_2783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_588)   --->   "%xor_ln117_2784 = xor i8 %xor_ln117_2783, i8 %x_assign_276" [src/enc.c:117]   --->   Operation 8928 'xor' 'xor_ln117_2784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8929 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_588 = xor i8 %xor_ln117_2784, i8 %xor_ln117_2782" [src/enc.c:117]   --->   Operation 8929 'xor' 'xor_ln117_588' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_589)   --->   "%xor_ln117_2785 = xor i8 %x_assign_277, i8 %or_ln127_183" [src/enc.c:117]   --->   Operation 8930 'xor' 'xor_ln117_2785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_589)   --->   "%xor_ln117_2786 = xor i8 %xor_ln117_2785, i8 %z_185" [src/enc.c:117]   --->   Operation 8931 'xor' 'xor_ln117_2786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_589)   --->   "%xor_ln117_2787 = xor i8 %xor_ln117_565, i8 %or_ln127_184" [src/enc.c:117]   --->   Operation 8932 'xor' 'xor_ln117_2787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_589)   --->   "%xor_ln117_2788 = xor i8 %xor_ln117_2787, i8 %x_assign_279" [src/enc.c:117]   --->   Operation 8933 'xor' 'xor_ln117_2788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8934 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_589 = xor i8 %xor_ln117_2788, i8 %xor_ln117_2786" [src/enc.c:117]   --->   Operation 8934 'xor' 'xor_ln117_589' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_590)   --->   "%xor_ln117_2789 = xor i8 %or_ln127_185, i8 %x_assign_278" [src/enc.c:117]   --->   Operation 8935 'xor' 'xor_ln117_2789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_590)   --->   "%xor_ln117_2790 = xor i8 %xor_ln117_2789, i8 %z_186" [src/enc.c:117]   --->   Operation 8936 'xor' 'xor_ln117_2790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_590)   --->   "%xor_ln117_2791 = xor i8 %xor_ln117_566, i8 %or_ln127_186" [src/enc.c:117]   --->   Operation 8937 'xor' 'xor_ln117_2791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_590)   --->   "%xor_ln117_2792 = xor i8 %xor_ln117_2791, i8 %x_assign_276" [src/enc.c:117]   --->   Operation 8938 'xor' 'xor_ln117_2792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8939 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_590 = xor i8 %xor_ln117_2792, i8 %xor_ln117_2790" [src/enc.c:117]   --->   Operation 8939 'xor' 'xor_ln117_590' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_591)   --->   "%xor_ln117_2793 = xor i8 %x_assign_277, i8 %or_ln127_185" [src/enc.c:117]   --->   Operation 8940 'xor' 'xor_ln117_2793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_591)   --->   "%xor_ln117_2794 = xor i8 %xor_ln117_2793, i8 %z_187" [src/enc.c:117]   --->   Operation 8941 'xor' 'xor_ln117_2794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_591)   --->   "%xor_ln117_2795 = xor i8 %x_assign_279, i8 %or_ln127_186" [src/enc.c:117]   --->   Operation 8942 'xor' 'xor_ln117_2795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_591)   --->   "%xor_ln117_2796 = xor i8 %xor_ln117_2795, i8 %xor_ln117_567" [src/enc.c:117]   --->   Operation 8943 'xor' 'xor_ln117_2796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8944 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_591 = xor i8 %xor_ln117_2796, i8 %xor_ln117_2794" [src/enc.c:117]   --->   Operation 8944 'xor' 'xor_ln117_591' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8945 [1/2] (3.25ns)   --->   "%z_189 = load i8 %clefia_s0_addr_94" [src/enc.c:167->src/enc.c:188]   --->   Operation 8945 'load' 'z_189' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_139 : Operation 8946 [1/2] (3.25ns)   --->   "%z_191 = load i8 %clefia_s0_addr_95" [src/enc.c:169->src/enc.c:188]   --->   Operation 8946 'load' 'z_191' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_139 : Operation 8947 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_468)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_189, i32 7" [src/enc.c:124]   --->   Operation 8947 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8948 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_468)   --->   "%xor_ln125_468 = xor i8 %z_189, i8 14" [src/enc.c:125]   --->   Operation 8948 'xor' 'xor_ln125_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8949 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_468 = select i1 %tmp_1064, i8 %xor_ln125_468, i8 %z_189" [src/enc.c:124]   --->   Operation 8949 'select' 'select_ln124_468' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8950 [1/1] (0.00ns)   --->   "%trunc_ln127_1136 = trunc i8 %select_ln124_468" [src/enc.c:127]   --->   Operation 8950 'trunc' 'trunc_ln127_1136' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8951 [1/1] (0.00ns)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_468, i32 7" [src/enc.c:127]   --->   Operation 8951 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8952 [1/1] (0.00ns)   --->   "%x_assign_280 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1136, i1 %tmp_1065" [src/enc.c:127]   --->   Operation 8952 'bitconcatenate' 'x_assign_280' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8953 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_469)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_468, i32 6" [src/enc.c:124]   --->   Operation 8953 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8954 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_469)   --->   "%xor_ln125_469 = xor i8 %x_assign_280, i8 14" [src/enc.c:125]   --->   Operation 8954 'xor' 'xor_ln125_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8955 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_469 = select i1 %tmp_1066, i8 %xor_ln125_469, i8 %x_assign_280" [src/enc.c:124]   --->   Operation 8955 'select' 'select_ln124_469' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8956 [1/1] (0.00ns)   --->   "%trunc_ln127_1137 = trunc i8 %select_ln124_469" [src/enc.c:127]   --->   Operation 8956 'trunc' 'trunc_ln127_1137' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8957 [1/1] (0.00ns)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_469, i32 7" [src/enc.c:127]   --->   Operation 8957 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8958 [1/1] (0.00ns)   --->   "%x_assign_281 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1137, i1 %tmp_1067" [src/enc.c:127]   --->   Operation 8958 'bitconcatenate' 'x_assign_281' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8959 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_470)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_469, i32 6" [src/enc.c:124]   --->   Operation 8959 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8960 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_470)   --->   "%xor_ln125_470 = xor i8 %x_assign_281, i8 14" [src/enc.c:125]   --->   Operation 8960 'xor' 'xor_ln125_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8961 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_470 = select i1 %tmp_1068, i8 %xor_ln125_470, i8 %x_assign_281" [src/enc.c:124]   --->   Operation 8961 'select' 'select_ln124_470' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8962 [1/1] (0.00ns)   --->   "%trunc_ln127_1138 = trunc i8 %select_ln124_470" [src/enc.c:127]   --->   Operation 8962 'trunc' 'trunc_ln127_1138' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8963 [1/1] (0.00ns)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_470, i32 7" [src/enc.c:127]   --->   Operation 8963 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8964 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_472)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_191, i32 7" [src/enc.c:124]   --->   Operation 8964 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8965 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_472)   --->   "%xor_ln125_472 = xor i8 %z_191, i8 14" [src/enc.c:125]   --->   Operation 8965 'xor' 'xor_ln125_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8966 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_472 = select i1 %tmp_1072, i8 %xor_ln125_472, i8 %z_191" [src/enc.c:124]   --->   Operation 8966 'select' 'select_ln124_472' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8967 [1/1] (0.00ns)   --->   "%trunc_ln127_1140 = trunc i8 %select_ln124_472" [src/enc.c:127]   --->   Operation 8967 'trunc' 'trunc_ln127_1140' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8968 [1/1] (0.00ns)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_472, i32 7" [src/enc.c:127]   --->   Operation 8968 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8969 [1/1] (0.00ns)   --->   "%x_assign_283 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1140, i1 %tmp_1073" [src/enc.c:127]   --->   Operation 8969 'bitconcatenate' 'x_assign_283' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8970 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_473)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_472, i32 6" [src/enc.c:124]   --->   Operation 8970 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8971 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_473)   --->   "%xor_ln125_473 = xor i8 %x_assign_283, i8 14" [src/enc.c:125]   --->   Operation 8971 'xor' 'xor_ln125_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8972 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_473 = select i1 %tmp_1074, i8 %xor_ln125_473, i8 %x_assign_283" [src/enc.c:124]   --->   Operation 8972 'select' 'select_ln124_473' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8973 [1/1] (0.00ns)   --->   "%trunc_ln127_1141 = trunc i8 %select_ln124_473" [src/enc.c:127]   --->   Operation 8973 'trunc' 'trunc_ln127_1141' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8974 [1/1] (0.00ns)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_473, i32 7" [src/enc.c:127]   --->   Operation 8974 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8975 [1/1] (0.00ns)   --->   "%x_assign_284 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1141, i1 %tmp_1075" [src/enc.c:127]   --->   Operation 8975 'bitconcatenate' 'x_assign_284' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8976 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_474)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_473, i32 6" [src/enc.c:124]   --->   Operation 8976 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8977 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_474)   --->   "%xor_ln125_474 = xor i8 %x_assign_284, i8 14" [src/enc.c:125]   --->   Operation 8977 'xor' 'xor_ln125_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8978 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_474 = select i1 %tmp_1076, i8 %xor_ln125_474, i8 %x_assign_284" [src/enc.c:124]   --->   Operation 8978 'select' 'select_ln124_474' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 8979 [1/1] (0.00ns)   --->   "%trunc_ln127_1142 = trunc i8 %select_ln124_474" [src/enc.c:127]   --->   Operation 8979 'trunc' 'trunc_ln127_1142' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8980 [1/1] (0.00ns)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_474, i32 7" [src/enc.c:127]   --->   Operation 8980 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8981 [1/1] (0.00ns)   --->   "%or_ln127_189 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1145, i1 %tmp_1083" [src/enc.c:127]   --->   Operation 8981 'bitconcatenate' 'or_ln127_189' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8982 [1/1] (0.00ns)   --->   "%or_ln127_190 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1147, i1 %tmp_1087" [src/enc.c:127]   --->   Operation 8982 'bitconcatenate' 'or_ln127_190' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 8983 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_597)   --->   "%xor_ln117_2801 = xor i8 %x_assign_283, i8 %or_ln127_189" [src/enc.c:117]   --->   Operation 8983 'xor' 'xor_ln117_2801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_597)   --->   "%xor_ln117_2802 = xor i8 %xor_ln117_2801, i8 %z_189" [src/enc.c:117]   --->   Operation 8984 'xor' 'xor_ln117_2802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_597)   --->   "%xor_ln117_2803 = xor i8 %xor_ln117_557, i8 %or_ln127_190" [src/enc.c:117]   --->   Operation 8985 'xor' 'xor_ln117_2803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_597)   --->   "%xor_ln117_2804 = xor i8 %xor_ln117_2803, i8 %x_assign_282" [src/enc.c:117]   --->   Operation 8986 'xor' 'xor_ln117_2804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8987 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_597 = xor i8 %xor_ln117_2804, i8 %xor_ln117_2802" [src/enc.c:117]   --->   Operation 8987 'xor' 'xor_ln117_597' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_599)   --->   "%xor_ln117_2809 = xor i8 %x_assign_280, i8 %or_ln127_189" [src/enc.c:117]   --->   Operation 8988 'xor' 'xor_ln117_2809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_599)   --->   "%xor_ln117_2810 = xor i8 %xor_ln117_2809, i8 %z_191" [src/enc.c:117]   --->   Operation 8989 'xor' 'xor_ln117_2810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_599)   --->   "%xor_ln117_2811 = xor i8 %x_assign_285, i8 %or_ln127_190" [src/enc.c:117]   --->   Operation 8990 'xor' 'xor_ln117_2811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_599)   --->   "%xor_ln117_2812 = xor i8 %xor_ln117_2811, i8 %xor_ln117_559" [src/enc.c:117]   --->   Operation 8991 'xor' 'xor_ln117_2812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 8992 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_599 = xor i8 %xor_ln117_2812, i8 %xor_ln117_2810" [src/enc.c:117]   --->   Operation 8992 'xor' 'xor_ln117_599' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.24>
ST_140 : Operation 8993 [1/1] (0.00ns)   --->   "%t_88 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i2.i1, i5 %trunc_ln202_4, i2 %tmp_564, i1 %tmp_563" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 8993 'bitconcatenate' 't_88' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 8994 [1/1] (0.00ns)   --->   "%t_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 %trunc_ln203_2, i3 %tmp_547, i2 %tmp_565" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 8994 'bitconcatenate' 't_89' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 8995 [1/1] (0.00ns)   --->   "%rk_addr_112 = getelementptr i8 %rk, i64 0, i64 112" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8995 'getelementptr' 'rk_addr_112' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 8996 [1/1] (0.99ns)   --->   "%xor_ln117_344 = xor i8 %t_88, i8 133" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8996 'xor' 'xor_ln117_344' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 8997 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_344, i8 %rk_addr_112" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8997 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_140 : Operation 8998 [1/1] (0.00ns)   --->   "%rk_addr_113 = getelementptr i8 %rk, i64 0, i64 113" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 8998 'getelementptr' 'rk_addr_113' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 8999 [1/1] (0.99ns)   --->   "%xor_ln117_345 = xor i8 %t_89, i8 172" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 8999 'xor' 'xor_ln117_345' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9000 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_345, i8 %rk_addr_113" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9000 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_140 : Operation 9001 [1/1] (0.00ns)   --->   "%or_ln127_187 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1138, i1 %tmp_1069" [src/enc.c:127]   --->   Operation 9001 'bitconcatenate' 'or_ln127_187' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 9002 [1/1] (0.00ns)   --->   "%or_ln127_188 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1142, i1 %tmp_1077" [src/enc.c:127]   --->   Operation 9002 'bitconcatenate' 'or_ln127_188' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 9003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_596)   --->   "%xor_ln117_2797 = xor i8 %x_assign_283, i8 %or_ln127_187" [src/enc.c:117]   --->   Operation 9003 'xor' 'xor_ln117_2797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_596)   --->   "%xor_ln117_2798 = xor i8 %xor_ln117_2797, i8 %z_188" [src/enc.c:117]   --->   Operation 9004 'xor' 'xor_ln117_2798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_596)   --->   "%xor_ln117_2799 = xor i8 %xor_ln117_556, i8 %or_ln127_188" [src/enc.c:117]   --->   Operation 9005 'xor' 'xor_ln117_2799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_596)   --->   "%xor_ln117_2800 = xor i8 %xor_ln117_2799, i8 %x_assign_282" [src/enc.c:117]   --->   Operation 9006 'xor' 'xor_ln117_2800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9007 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_596 = xor i8 %xor_ln117_2800, i8 %xor_ln117_2798" [src/enc.c:117]   --->   Operation 9007 'xor' 'xor_ln117_596' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_598)   --->   "%xor_ln117_2805 = xor i8 %x_assign_280, i8 %or_ln127_187" [src/enc.c:117]   --->   Operation 9008 'xor' 'xor_ln117_2805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_598)   --->   "%xor_ln117_2806 = xor i8 %xor_ln117_2805, i8 %z_190" [src/enc.c:117]   --->   Operation 9009 'xor' 'xor_ln117_2806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_598)   --->   "%xor_ln117_2807 = xor i8 %x_assign_285, i8 %or_ln127_188" [src/enc.c:117]   --->   Operation 9010 'xor' 'xor_ln117_2807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_598)   --->   "%xor_ln117_2808 = xor i8 %xor_ln117_2807, i8 %xor_ln117_558" [src/enc.c:117]   --->   Operation 9011 'xor' 'xor_ln117_2808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 9012 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_598 = xor i8 %xor_ln117_2808, i8 %xor_ln117_2806" [src/enc.c:117]   --->   Operation 9012 'xor' 'xor_ln117_598' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 3.25>
ST_141 : Operation 9013 [2/2] (3.25ns)   --->   "%rk_load_88 = load i8 %rk_addr_104" [src/enc.c:117]   --->   Operation 9013 'load' 'rk_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_141 : Operation 9014 [2/2] (3.25ns)   --->   "%rk_load_89 = load i8 %rk_addr_105" [src/enc.c:117]   --->   Operation 9014 'load' 'rk_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 142 <SV = 141> <Delay = 3.25>
ST_142 : Operation 9015 [1/2] (3.25ns)   --->   "%rk_load_88 = load i8 %rk_addr_104" [src/enc.c:117]   --->   Operation 9015 'load' 'rk_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_142 : Operation 9016 [1/2] (3.25ns)   --->   "%rk_load_89 = load i8 %rk_addr_105" [src/enc.c:117]   --->   Operation 9016 'load' 'rk_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_142 : Operation 9017 [2/2] (3.25ns)   --->   "%rk_load_90 = load i8 %rk_addr_106" [src/enc.c:117]   --->   Operation 9017 'load' 'rk_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_142 : Operation 9018 [2/2] (3.25ns)   --->   "%rk_load_91 = load i8 %rk_addr_107" [src/enc.c:117]   --->   Operation 9018 'load' 'rk_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 143 <SV = 142> <Delay = 3.25>
ST_143 : Operation 9019 [1/2] (3.25ns)   --->   "%rk_load_90 = load i8 %rk_addr_106" [src/enc.c:117]   --->   Operation 9019 'load' 'rk_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_143 : Operation 9020 [1/2] (3.25ns)   --->   "%rk_load_91 = load i8 %rk_addr_107" [src/enc.c:117]   --->   Operation 9020 'load' 'rk_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_143 : Operation 9021 [2/2] (3.25ns)   --->   "%rk_load_92 = load i8 %rk_addr_108" [src/enc.c:117]   --->   Operation 9021 'load' 'rk_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_143 : Operation 9022 [2/2] (3.25ns)   --->   "%rk_load_93 = load i8 %rk_addr_109" [src/enc.c:117]   --->   Operation 9022 'load' 'rk_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 144 <SV = 143> <Delay = 4.24>
ST_144 : Operation 9023 [1/1] (0.99ns)   --->   "%xor_ln117_600 = xor i8 %rk_load_88, i8 %xor_ln117_588" [src/enc.c:117]   --->   Operation 9023 'xor' 'xor_ln117_600' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 9024 [1/1] (0.99ns)   --->   "%xor_ln117_601 = xor i8 %rk_load_89, i8 %xor_ln117_589" [src/enc.c:117]   --->   Operation 9024 'xor' 'xor_ln117_601' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 9025 [1/1] (0.99ns)   --->   "%xor_ln117_602 = xor i8 %rk_load_90, i8 %xor_ln117_590" [src/enc.c:117]   --->   Operation 9025 'xor' 'xor_ln117_602' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 9026 [1/1] (0.99ns)   --->   "%xor_ln117_603 = xor i8 %rk_load_91, i8 %xor_ln117_591" [src/enc.c:117]   --->   Operation 9026 'xor' 'xor_ln117_603' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 9027 [1/1] (0.00ns)   --->   "%zext_ln143_24 = zext i8 %xor_ln117_600" [src/enc.c:143->src/enc.c:187]   --->   Operation 9027 'zext' 'zext_ln143_24' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9028 [1/1] (0.00ns)   --->   "%clefia_s0_addr_96 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_24" [src/enc.c:143->src/enc.c:187]   --->   Operation 9028 'getelementptr' 'clefia_s0_addr_96' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9029 [2/2] (3.25ns)   --->   "%z_192 = load i8 %clefia_s0_addr_96" [src/enc.c:143->src/enc.c:187]   --->   Operation 9029 'load' 'z_192' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_144 : Operation 9030 [1/1] (0.00ns)   --->   "%zext_ln144_24 = zext i8 %xor_ln117_601" [src/enc.c:144->src/enc.c:187]   --->   Operation 9030 'zext' 'zext_ln144_24' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9031 [1/1] (0.00ns)   --->   "%clefia_s1_addr_96 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_24" [src/enc.c:144->src/enc.c:187]   --->   Operation 9031 'getelementptr' 'clefia_s1_addr_96' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9032 [2/2] (3.25ns)   --->   "%z_193 = load i8 %clefia_s1_addr_96" [src/enc.c:144->src/enc.c:187]   --->   Operation 9032 'load' 'z_193' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_144 : Operation 9033 [1/1] (0.00ns)   --->   "%zext_ln145_24 = zext i8 %xor_ln117_602" [src/enc.c:145->src/enc.c:187]   --->   Operation 9033 'zext' 'zext_ln145_24' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9034 [1/1] (0.00ns)   --->   "%clefia_s0_addr_97 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_24" [src/enc.c:145->src/enc.c:187]   --->   Operation 9034 'getelementptr' 'clefia_s0_addr_97' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9035 [2/2] (3.25ns)   --->   "%z_194 = load i8 %clefia_s0_addr_97" [src/enc.c:145->src/enc.c:187]   --->   Operation 9035 'load' 'z_194' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_144 : Operation 9036 [1/1] (0.00ns)   --->   "%zext_ln146_24 = zext i8 %xor_ln117_603" [src/enc.c:146->src/enc.c:187]   --->   Operation 9036 'zext' 'zext_ln146_24' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9037 [1/1] (0.00ns)   --->   "%clefia_s1_addr_97 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_24" [src/enc.c:146->src/enc.c:187]   --->   Operation 9037 'getelementptr' 'clefia_s1_addr_97' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 9038 [2/2] (3.25ns)   --->   "%z_195 = load i8 %clefia_s1_addr_97" [src/enc.c:146->src/enc.c:187]   --->   Operation 9038 'load' 'z_195' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_144 : Operation 9039 [1/2] (3.25ns)   --->   "%rk_load_92 = load i8 %rk_addr_108" [src/enc.c:117]   --->   Operation 9039 'load' 'rk_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_144 : Operation 9040 [1/2] (3.25ns)   --->   "%rk_load_93 = load i8 %rk_addr_109" [src/enc.c:117]   --->   Operation 9040 'load' 'rk_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_144 : Operation 9041 [2/2] (3.25ns)   --->   "%rk_load_94 = load i8 %rk_addr_110" [src/enc.c:117]   --->   Operation 9041 'load' 'rk_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_144 : Operation 9042 [2/2] (3.25ns)   --->   "%rk_load_95 = load i8 %rk_addr_111" [src/enc.c:117]   --->   Operation 9042 'load' 'rk_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 145 <SV = 144> <Delay = 6.74>
ST_145 : Operation 9043 [1/1] (0.00ns)   --->   "%rk_addr_120 = getelementptr i8 %rk, i64 0, i64 120" [src/enc.c:271->src/enc.c:305]   --->   Operation 9043 'getelementptr' 'rk_addr_120' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9044 [1/1] (0.00ns)   --->   "%rk_addr_127 = getelementptr i8 %rk, i64 0, i64 127" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9044 'getelementptr' 'rk_addr_127' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9045 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_368, i8 %rk_addr_120" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9045 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_145 : Operation 9046 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_375, i8 %rk_addr_127" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9046 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_145 : Operation 9047 [1/2] (3.25ns)   --->   "%z_192 = load i8 %clefia_s0_addr_96" [src/enc.c:143->src/enc.c:187]   --->   Operation 9047 'load' 'z_192' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_145 : Operation 9048 [1/2] (3.25ns)   --->   "%z_193 = load i8 %clefia_s1_addr_96" [src/enc.c:144->src/enc.c:187]   --->   Operation 9048 'load' 'z_193' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_145 : Operation 9049 [1/2] (3.25ns)   --->   "%z_194 = load i8 %clefia_s0_addr_97" [src/enc.c:145->src/enc.c:187]   --->   Operation 9049 'load' 'z_194' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_145 : Operation 9050 [1/2] (3.25ns)   --->   "%z_195 = load i8 %clefia_s1_addr_97" [src/enc.c:146->src/enc.c:187]   --->   Operation 9050 'load' 'z_195' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_145 : Operation 9051 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_480)   --->   "%tmp_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_193, i32 7" [src/enc.c:124]   --->   Operation 9051 'bitselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9052 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_480)   --->   "%xor_ln125_480 = xor i8 %z_193, i8 14" [src/enc.c:125]   --->   Operation 9052 'xor' 'xor_ln125_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9053 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_480 = select i1 %tmp_1088, i8 %xor_ln125_480, i8 %z_193" [src/enc.c:124]   --->   Operation 9053 'select' 'select_ln124_480' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9054 [1/1] (0.00ns)   --->   "%trunc_ln127_1148 = trunc i8 %select_ln124_480" [src/enc.c:127]   --->   Operation 9054 'trunc' 'trunc_ln127_1148' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9055 [1/1] (0.00ns)   --->   "%tmp_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_480, i32 7" [src/enc.c:127]   --->   Operation 9055 'bitselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9056 [1/1] (0.00ns)   --->   "%x_assign_288 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1148, i1 %tmp_1089" [src/enc.c:127]   --->   Operation 9056 'bitconcatenate' 'x_assign_288' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9057 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_481)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_194, i32 7" [src/enc.c:124]   --->   Operation 9057 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9058 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_481)   --->   "%xor_ln125_481 = xor i8 %z_194, i8 14" [src/enc.c:125]   --->   Operation 9058 'xor' 'xor_ln125_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9059 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_481 = select i1 %tmp_1090, i8 %xor_ln125_481, i8 %z_194" [src/enc.c:124]   --->   Operation 9059 'select' 'select_ln124_481' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9060 [1/1] (0.00ns)   --->   "%trunc_ln127_1149 = trunc i8 %select_ln124_481" [src/enc.c:127]   --->   Operation 9060 'trunc' 'trunc_ln127_1149' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9061 [1/1] (0.00ns)   --->   "%tmp_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_481, i32 7" [src/enc.c:127]   --->   Operation 9061 'bitselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9062 [1/1] (0.00ns)   --->   "%x_assign_289 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1149, i1 %tmp_1091" [src/enc.c:127]   --->   Operation 9062 'bitconcatenate' 'x_assign_289' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9063 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_482)   --->   "%tmp_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_481, i32 6" [src/enc.c:124]   --->   Operation 9063 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9064 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_482)   --->   "%xor_ln125_482 = xor i8 %x_assign_289, i8 14" [src/enc.c:125]   --->   Operation 9064 'xor' 'xor_ln125_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9065 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_482 = select i1 %tmp_1092, i8 %xor_ln125_482, i8 %x_assign_289" [src/enc.c:124]   --->   Operation 9065 'select' 'select_ln124_482' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9066 [1/1] (0.00ns)   --->   "%trunc_ln127_1150 = trunc i8 %select_ln124_482" [src/enc.c:127]   --->   Operation 9066 'trunc' 'trunc_ln127_1150' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9067 [1/1] (0.00ns)   --->   "%tmp_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_482, i32 7" [src/enc.c:127]   --->   Operation 9067 'bitselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9068 [1/1] (0.00ns)   --->   "%or_ln127_191 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1150, i1 %tmp_1093" [src/enc.c:127]   --->   Operation 9068 'bitconcatenate' 'or_ln127_191' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9069 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_483)   --->   "%tmp_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_195, i32 7" [src/enc.c:124]   --->   Operation 9069 'bitselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9070 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_483)   --->   "%xor_ln125_483 = xor i8 %z_195, i8 14" [src/enc.c:125]   --->   Operation 9070 'xor' 'xor_ln125_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9071 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_483 = select i1 %tmp_1094, i8 %xor_ln125_483, i8 %z_195" [src/enc.c:124]   --->   Operation 9071 'select' 'select_ln124_483' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9072 [1/1] (0.00ns)   --->   "%trunc_ln127_1151 = trunc i8 %select_ln124_483" [src/enc.c:127]   --->   Operation 9072 'trunc' 'trunc_ln127_1151' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9073 [1/1] (0.00ns)   --->   "%tmp_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_483, i32 7" [src/enc.c:127]   --->   Operation 9073 'bitselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9074 [1/1] (0.00ns)   --->   "%x_assign_290 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1151, i1 %tmp_1095" [src/enc.c:127]   --->   Operation 9074 'bitconcatenate' 'x_assign_290' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9075 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_484)   --->   "%tmp_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_483, i32 6" [src/enc.c:124]   --->   Operation 9075 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9076 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_484)   --->   "%xor_ln125_484 = xor i8 %x_assign_290, i8 14" [src/enc.c:125]   --->   Operation 9076 'xor' 'xor_ln125_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9077 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_484 = select i1 %tmp_1096, i8 %xor_ln125_484, i8 %x_assign_290" [src/enc.c:124]   --->   Operation 9077 'select' 'select_ln124_484' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9078 [1/1] (0.00ns)   --->   "%trunc_ln127_1152 = trunc i8 %select_ln124_484" [src/enc.c:127]   --->   Operation 9078 'trunc' 'trunc_ln127_1152' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9079 [1/1] (0.00ns)   --->   "%tmp_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_484, i32 7" [src/enc.c:127]   --->   Operation 9079 'bitselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9080 [1/1] (0.00ns)   --->   "%or_ln127_192 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1152, i1 %tmp_1097" [src/enc.c:127]   --->   Operation 9080 'bitconcatenate' 'or_ln127_192' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9081 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_485)   --->   "%tmp_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_192, i32 7" [src/enc.c:124]   --->   Operation 9081 'bitselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9082 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_485)   --->   "%xor_ln125_485 = xor i8 %z_192, i8 14" [src/enc.c:125]   --->   Operation 9082 'xor' 'xor_ln125_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9083 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_485 = select i1 %tmp_1098, i8 %xor_ln125_485, i8 %z_192" [src/enc.c:124]   --->   Operation 9083 'select' 'select_ln124_485' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9084 [1/1] (0.00ns)   --->   "%trunc_ln127_1153 = trunc i8 %select_ln124_485" [src/enc.c:127]   --->   Operation 9084 'trunc' 'trunc_ln127_1153' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9085 [1/1] (0.00ns)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_485, i32 7" [src/enc.c:127]   --->   Operation 9085 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9086 [1/1] (0.00ns)   --->   "%x_assign_291 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1153, i1 %tmp_1099" [src/enc.c:127]   --->   Operation 9086 'bitconcatenate' 'x_assign_291' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9087 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_486)   --->   "%tmp_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_485, i32 6" [src/enc.c:124]   --->   Operation 9087 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9088 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_486)   --->   "%xor_ln125_486 = xor i8 %x_assign_291, i8 14" [src/enc.c:125]   --->   Operation 9088 'xor' 'xor_ln125_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9089 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_486 = select i1 %tmp_1100, i8 %xor_ln125_486, i8 %x_assign_291" [src/enc.c:124]   --->   Operation 9089 'select' 'select_ln124_486' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9090 [1/1] (0.00ns)   --->   "%trunc_ln127_1154 = trunc i8 %select_ln124_486" [src/enc.c:127]   --->   Operation 9090 'trunc' 'trunc_ln127_1154' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9091 [1/1] (0.00ns)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_486, i32 7" [src/enc.c:127]   --->   Operation 9091 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9092 [1/1] (0.00ns)   --->   "%or_ln127_193 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1154, i1 %tmp_1101" [src/enc.c:127]   --->   Operation 9092 'bitconcatenate' 'or_ln127_193' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9093 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_487)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_480, i32 6" [src/enc.c:124]   --->   Operation 9093 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9094 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_487)   --->   "%xor_ln125_487 = xor i8 %x_assign_288, i8 14" [src/enc.c:125]   --->   Operation 9094 'xor' 'xor_ln125_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9095 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_487 = select i1 %tmp_1102, i8 %xor_ln125_487, i8 %x_assign_288" [src/enc.c:124]   --->   Operation 9095 'select' 'select_ln124_487' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 9096 [1/1] (0.00ns)   --->   "%trunc_ln127_1155 = trunc i8 %select_ln124_487" [src/enc.c:127]   --->   Operation 9096 'trunc' 'trunc_ln127_1155' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9097 [1/1] (0.00ns)   --->   "%tmp_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_487, i32 7" [src/enc.c:127]   --->   Operation 9097 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9098 [1/1] (0.00ns)   --->   "%or_ln127_194 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1155, i1 %tmp_1103" [src/enc.c:127]   --->   Operation 9098 'bitconcatenate' 'or_ln127_194' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 9099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_604)   --->   "%xor_ln117_2813 = xor i8 %x_assign_290, i8 %or_ln127_191" [src/enc.c:117]   --->   Operation 9099 'xor' 'xor_ln117_2813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_604)   --->   "%xor_ln117_2814 = xor i8 %xor_ln117_2813, i8 %z_192" [src/enc.c:117]   --->   Operation 9100 'xor' 'xor_ln117_2814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_604)   --->   "%xor_ln117_2815 = xor i8 %xor_ln117_580, i8 %or_ln127_192" [src/enc.c:117]   --->   Operation 9101 'xor' 'xor_ln117_2815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_604)   --->   "%xor_ln117_2816 = xor i8 %xor_ln117_2815, i8 %x_assign_288" [src/enc.c:117]   --->   Operation 9102 'xor' 'xor_ln117_2816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9103 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_604 = xor i8 %xor_ln117_2816, i8 %xor_ln117_2814" [src/enc.c:117]   --->   Operation 9103 'xor' 'xor_ln117_604' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_605)   --->   "%xor_ln117_2817 = xor i8 %x_assign_289, i8 %or_ln127_191" [src/enc.c:117]   --->   Operation 9104 'xor' 'xor_ln117_2817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_605)   --->   "%xor_ln117_2818 = xor i8 %xor_ln117_2817, i8 %z_193" [src/enc.c:117]   --->   Operation 9105 'xor' 'xor_ln117_2818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_605)   --->   "%xor_ln117_2819 = xor i8 %xor_ln117_581, i8 %or_ln127_192" [src/enc.c:117]   --->   Operation 9106 'xor' 'xor_ln117_2819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_605)   --->   "%xor_ln117_2820 = xor i8 %xor_ln117_2819, i8 %x_assign_291" [src/enc.c:117]   --->   Operation 9107 'xor' 'xor_ln117_2820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9108 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_605 = xor i8 %xor_ln117_2820, i8 %xor_ln117_2818" [src/enc.c:117]   --->   Operation 9108 'xor' 'xor_ln117_605' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_606)   --->   "%xor_ln117_2821 = xor i8 %or_ln127_193, i8 %x_assign_290" [src/enc.c:117]   --->   Operation 9109 'xor' 'xor_ln117_2821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_606)   --->   "%xor_ln117_2822 = xor i8 %xor_ln117_2821, i8 %z_194" [src/enc.c:117]   --->   Operation 9110 'xor' 'xor_ln117_2822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_606)   --->   "%xor_ln117_2823 = xor i8 %xor_ln117_582, i8 %or_ln127_194" [src/enc.c:117]   --->   Operation 9111 'xor' 'xor_ln117_2823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_606)   --->   "%xor_ln117_2824 = xor i8 %xor_ln117_2823, i8 %x_assign_288" [src/enc.c:117]   --->   Operation 9112 'xor' 'xor_ln117_2824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9113 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_606 = xor i8 %xor_ln117_2824, i8 %xor_ln117_2822" [src/enc.c:117]   --->   Operation 9113 'xor' 'xor_ln117_606' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_607)   --->   "%xor_ln117_2825 = xor i8 %x_assign_289, i8 %or_ln127_193" [src/enc.c:117]   --->   Operation 9114 'xor' 'xor_ln117_2825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_607)   --->   "%xor_ln117_2826 = xor i8 %xor_ln117_2825, i8 %z_195" [src/enc.c:117]   --->   Operation 9115 'xor' 'xor_ln117_2826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_607)   --->   "%xor_ln117_2827 = xor i8 %x_assign_291, i8 %or_ln127_194" [src/enc.c:117]   --->   Operation 9116 'xor' 'xor_ln117_2827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_607)   --->   "%xor_ln117_2828 = xor i8 %xor_ln117_2827, i8 %xor_ln117_583" [src/enc.c:117]   --->   Operation 9117 'xor' 'xor_ln117_2828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9118 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_607 = xor i8 %xor_ln117_2828, i8 %xor_ln117_2826" [src/enc.c:117]   --->   Operation 9118 'xor' 'xor_ln117_607' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 9119 [1/2] (3.25ns)   --->   "%rk_load_94 = load i8 %rk_addr_110" [src/enc.c:117]   --->   Operation 9119 'load' 'rk_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_145 : Operation 9120 [1/2] (3.25ns)   --->   "%rk_load_95 = load i8 %rk_addr_111" [src/enc.c:117]   --->   Operation 9120 'load' 'rk_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 146 <SV = 145> <Delay = 4.24>
ST_146 : Operation 9121 [1/1] (0.00ns)   --->   "%rk_addr_121 = getelementptr i8 %rk, i64 0, i64 121" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9121 'getelementptr' 'rk_addr_121' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9122 [1/1] (0.00ns)   --->   "%rk_addr_122 = getelementptr i8 %rk, i64 0, i64 122" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9122 'getelementptr' 'rk_addr_122' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9123 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_369, i8 %rk_addr_121" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9123 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_146 : Operation 9124 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_370, i8 %rk_addr_122" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9124 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_146 : Operation 9125 [1/1] (0.99ns)   --->   "%xor_ln117_608 = xor i8 %rk_load_92, i8 %xor_ln117_596" [src/enc.c:117]   --->   Operation 9125 'xor' 'xor_ln117_608' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 9126 [1/1] (0.99ns)   --->   "%xor_ln117_609 = xor i8 %rk_load_93, i8 %xor_ln117_597" [src/enc.c:117]   --->   Operation 9126 'xor' 'xor_ln117_609' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 9127 [1/1] (0.99ns)   --->   "%xor_ln117_610 = xor i8 %rk_load_94, i8 %xor_ln117_598" [src/enc.c:117]   --->   Operation 9127 'xor' 'xor_ln117_610' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 9128 [1/1] (0.99ns)   --->   "%xor_ln117_611 = xor i8 %rk_load_95, i8 %xor_ln117_599" [src/enc.c:117]   --->   Operation 9128 'xor' 'xor_ln117_611' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 9129 [1/1] (0.00ns)   --->   "%zext_ln166_24 = zext i8 %xor_ln117_608" [src/enc.c:166->src/enc.c:188]   --->   Operation 9129 'zext' 'zext_ln166_24' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9130 [1/1] (0.00ns)   --->   "%clefia_s1_addr_98 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_24" [src/enc.c:166->src/enc.c:188]   --->   Operation 9130 'getelementptr' 'clefia_s1_addr_98' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9131 [2/2] (3.25ns)   --->   "%z_196 = load i8 %clefia_s1_addr_98" [src/enc.c:166->src/enc.c:188]   --->   Operation 9131 'load' 'z_196' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_146 : Operation 9132 [1/1] (0.00ns)   --->   "%zext_ln167_24 = zext i8 %xor_ln117_609" [src/enc.c:167->src/enc.c:188]   --->   Operation 9132 'zext' 'zext_ln167_24' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9133 [1/1] (0.00ns)   --->   "%clefia_s0_addr_98 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_24" [src/enc.c:167->src/enc.c:188]   --->   Operation 9133 'getelementptr' 'clefia_s0_addr_98' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9134 [2/2] (3.25ns)   --->   "%z_197 = load i8 %clefia_s0_addr_98" [src/enc.c:167->src/enc.c:188]   --->   Operation 9134 'load' 'z_197' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_146 : Operation 9135 [1/1] (0.00ns)   --->   "%zext_ln168_24 = zext i8 %xor_ln117_610" [src/enc.c:168->src/enc.c:188]   --->   Operation 9135 'zext' 'zext_ln168_24' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9136 [1/1] (0.00ns)   --->   "%clefia_s1_addr_99 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_24" [src/enc.c:168->src/enc.c:188]   --->   Operation 9136 'getelementptr' 'clefia_s1_addr_99' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9137 [2/2] (3.25ns)   --->   "%z_198 = load i8 %clefia_s1_addr_99" [src/enc.c:168->src/enc.c:188]   --->   Operation 9137 'load' 'z_198' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_146 : Operation 9138 [1/1] (0.00ns)   --->   "%zext_ln169_24 = zext i8 %xor_ln117_611" [src/enc.c:169->src/enc.c:188]   --->   Operation 9138 'zext' 'zext_ln169_24' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9139 [1/1] (0.00ns)   --->   "%clefia_s0_addr_99 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_24" [src/enc.c:169->src/enc.c:188]   --->   Operation 9139 'getelementptr' 'clefia_s0_addr_99' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 9140 [2/2] (3.25ns)   --->   "%z_199 = load i8 %clefia_s0_addr_99" [src/enc.c:169->src/enc.c:188]   --->   Operation 9140 'load' 'z_199' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 147 <SV = 146> <Delay = 6.99>
ST_147 : Operation 9141 [1/1] (0.00ns)   --->   "%rk_addr_123 = getelementptr i8 %rk, i64 0, i64 123" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9141 'getelementptr' 'rk_addr_123' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9142 [1/1] (0.00ns)   --->   "%rk_addr_124 = getelementptr i8 %rk, i64 0, i64 124" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9142 'getelementptr' 'rk_addr_124' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9143 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_371, i8 %rk_addr_123" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9143 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_147 : Operation 9144 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_372, i8 %rk_addr_124" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9144 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_147 : Operation 9145 [1/2] (3.25ns)   --->   "%z_196 = load i8 %clefia_s1_addr_98" [src/enc.c:166->src/enc.c:188]   --->   Operation 9145 'load' 'z_196' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_147 : Operation 9146 [1/2] (3.25ns)   --->   "%z_197 = load i8 %clefia_s0_addr_98" [src/enc.c:167->src/enc.c:188]   --->   Operation 9146 'load' 'z_197' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_147 : Operation 9147 [1/2] (3.25ns)   --->   "%z_198 = load i8 %clefia_s1_addr_99" [src/enc.c:168->src/enc.c:188]   --->   Operation 9147 'load' 'z_198' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_147 : Operation 9148 [1/2] (3.25ns)   --->   "%z_199 = load i8 %clefia_s0_addr_99" [src/enc.c:169->src/enc.c:188]   --->   Operation 9148 'load' 'z_199' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_147 : Operation 9149 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_488)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_197, i32 7" [src/enc.c:124]   --->   Operation 9149 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9150 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_488)   --->   "%xor_ln125_488 = xor i8 %z_197, i8 14" [src/enc.c:125]   --->   Operation 9150 'xor' 'xor_ln125_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9151 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_488 = select i1 %tmp_1104, i8 %xor_ln125_488, i8 %z_197" [src/enc.c:124]   --->   Operation 9151 'select' 'select_ln124_488' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9152 [1/1] (0.00ns)   --->   "%trunc_ln127_1156 = trunc i8 %select_ln124_488" [src/enc.c:127]   --->   Operation 9152 'trunc' 'trunc_ln127_1156' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9153 [1/1] (0.00ns)   --->   "%tmp_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_488, i32 7" [src/enc.c:127]   --->   Operation 9153 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9154 [1/1] (0.00ns)   --->   "%x_assign_292 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1156, i1 %tmp_1105" [src/enc.c:127]   --->   Operation 9154 'bitconcatenate' 'x_assign_292' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9155 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_489)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_488, i32 6" [src/enc.c:124]   --->   Operation 9155 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9156 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_489)   --->   "%xor_ln125_489 = xor i8 %x_assign_292, i8 14" [src/enc.c:125]   --->   Operation 9156 'xor' 'xor_ln125_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9157 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_489 = select i1 %tmp_1106, i8 %xor_ln125_489, i8 %x_assign_292" [src/enc.c:124]   --->   Operation 9157 'select' 'select_ln124_489' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9158 [1/1] (0.00ns)   --->   "%trunc_ln127_1157 = trunc i8 %select_ln124_489" [src/enc.c:127]   --->   Operation 9158 'trunc' 'trunc_ln127_1157' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9159 [1/1] (0.00ns)   --->   "%tmp_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_489, i32 7" [src/enc.c:127]   --->   Operation 9159 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9160 [1/1] (0.00ns)   --->   "%x_assign_293 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1157, i1 %tmp_1107" [src/enc.c:127]   --->   Operation 9160 'bitconcatenate' 'x_assign_293' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9161 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_490)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_489, i32 6" [src/enc.c:124]   --->   Operation 9161 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9162 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_490)   --->   "%xor_ln125_490 = xor i8 %x_assign_293, i8 14" [src/enc.c:125]   --->   Operation 9162 'xor' 'xor_ln125_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9163 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_490 = select i1 %tmp_1108, i8 %xor_ln125_490, i8 %x_assign_293" [src/enc.c:124]   --->   Operation 9163 'select' 'select_ln124_490' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9164 [1/1] (0.00ns)   --->   "%trunc_ln127_1158 = trunc i8 %select_ln124_490" [src/enc.c:127]   --->   Operation 9164 'trunc' 'trunc_ln127_1158' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9165 [1/1] (0.00ns)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_490, i32 7" [src/enc.c:127]   --->   Operation 9165 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9166 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_491)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_198, i32 7" [src/enc.c:124]   --->   Operation 9166 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9167 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_491)   --->   "%xor_ln125_491 = xor i8 %z_198, i8 14" [src/enc.c:125]   --->   Operation 9167 'xor' 'xor_ln125_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9168 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_491 = select i1 %tmp_1110, i8 %xor_ln125_491, i8 %z_198" [src/enc.c:124]   --->   Operation 9168 'select' 'select_ln124_491' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9169 [1/1] (0.00ns)   --->   "%trunc_ln127_1159 = trunc i8 %select_ln124_491" [src/enc.c:127]   --->   Operation 9169 'trunc' 'trunc_ln127_1159' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9170 [1/1] (0.00ns)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_491, i32 7" [src/enc.c:127]   --->   Operation 9170 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9171 [1/1] (0.00ns)   --->   "%x_assign_294 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1159, i1 %tmp_1111" [src/enc.c:127]   --->   Operation 9171 'bitconcatenate' 'x_assign_294' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9172 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_492)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_199, i32 7" [src/enc.c:124]   --->   Operation 9172 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9173 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_492)   --->   "%xor_ln125_492 = xor i8 %z_199, i8 14" [src/enc.c:125]   --->   Operation 9173 'xor' 'xor_ln125_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9174 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_492 = select i1 %tmp_1112, i8 %xor_ln125_492, i8 %z_199" [src/enc.c:124]   --->   Operation 9174 'select' 'select_ln124_492' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9175 [1/1] (0.00ns)   --->   "%trunc_ln127_1160 = trunc i8 %select_ln124_492" [src/enc.c:127]   --->   Operation 9175 'trunc' 'trunc_ln127_1160' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9176 [1/1] (0.00ns)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_492, i32 7" [src/enc.c:127]   --->   Operation 9176 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9177 [1/1] (0.00ns)   --->   "%x_assign_295 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1160, i1 %tmp_1113" [src/enc.c:127]   --->   Operation 9177 'bitconcatenate' 'x_assign_295' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9178 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_493)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_492, i32 6" [src/enc.c:124]   --->   Operation 9178 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9179 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_493)   --->   "%xor_ln125_493 = xor i8 %x_assign_295, i8 14" [src/enc.c:125]   --->   Operation 9179 'xor' 'xor_ln125_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9180 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_493 = select i1 %tmp_1114, i8 %xor_ln125_493, i8 %x_assign_295" [src/enc.c:124]   --->   Operation 9180 'select' 'select_ln124_493' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9181 [1/1] (0.00ns)   --->   "%trunc_ln127_1161 = trunc i8 %select_ln124_493" [src/enc.c:127]   --->   Operation 9181 'trunc' 'trunc_ln127_1161' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9182 [1/1] (0.00ns)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_493, i32 7" [src/enc.c:127]   --->   Operation 9182 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9183 [1/1] (0.00ns)   --->   "%x_assign_296 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1161, i1 %tmp_1115" [src/enc.c:127]   --->   Operation 9183 'bitconcatenate' 'x_assign_296' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9184 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_494)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_493, i32 6" [src/enc.c:124]   --->   Operation 9184 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9185 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_494)   --->   "%xor_ln125_494 = xor i8 %x_assign_296, i8 14" [src/enc.c:125]   --->   Operation 9185 'xor' 'xor_ln125_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9186 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_494 = select i1 %tmp_1116, i8 %xor_ln125_494, i8 %x_assign_296" [src/enc.c:124]   --->   Operation 9186 'select' 'select_ln124_494' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9187 [1/1] (0.00ns)   --->   "%trunc_ln127_1162 = trunc i8 %select_ln124_494" [src/enc.c:127]   --->   Operation 9187 'trunc' 'trunc_ln127_1162' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9188 [1/1] (0.00ns)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_494, i32 7" [src/enc.c:127]   --->   Operation 9188 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9189 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_495)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_196, i32 7" [src/enc.c:124]   --->   Operation 9189 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9190 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_495)   --->   "%xor_ln125_495 = xor i8 %z_196, i8 14" [src/enc.c:125]   --->   Operation 9190 'xor' 'xor_ln125_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9191 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_495 = select i1 %tmp_1118, i8 %xor_ln125_495, i8 %z_196" [src/enc.c:124]   --->   Operation 9191 'select' 'select_ln124_495' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9192 [1/1] (0.00ns)   --->   "%trunc_ln127_1163 = trunc i8 %select_ln124_495" [src/enc.c:127]   --->   Operation 9192 'trunc' 'trunc_ln127_1163' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9193 [1/1] (0.00ns)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_495, i32 7" [src/enc.c:127]   --->   Operation 9193 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9194 [1/1] (0.00ns)   --->   "%x_assign_297 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1163, i1 %tmp_1119" [src/enc.c:127]   --->   Operation 9194 'bitconcatenate' 'x_assign_297' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9195 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_496)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_495, i32 6" [src/enc.c:124]   --->   Operation 9195 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9196 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_496)   --->   "%xor_ln125_496 = xor i8 %x_assign_297, i8 14" [src/enc.c:125]   --->   Operation 9196 'xor' 'xor_ln125_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9197 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_496 = select i1 %tmp_1120, i8 %xor_ln125_496, i8 %x_assign_297" [src/enc.c:124]   --->   Operation 9197 'select' 'select_ln124_496' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9198 [1/1] (0.00ns)   --->   "%trunc_ln127_1164 = trunc i8 %select_ln124_496" [src/enc.c:127]   --->   Operation 9198 'trunc' 'trunc_ln127_1164' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9199 [1/1] (0.00ns)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_496, i32 7" [src/enc.c:127]   --->   Operation 9199 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9200 [1/1] (0.00ns)   --->   "%x_assign_298 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1164, i1 %tmp_1121" [src/enc.c:127]   --->   Operation 9200 'bitconcatenate' 'x_assign_298' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9201 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_497)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_496, i32 6" [src/enc.c:124]   --->   Operation 9201 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9202 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_497)   --->   "%xor_ln125_497 = xor i8 %x_assign_298, i8 14" [src/enc.c:125]   --->   Operation 9202 'xor' 'xor_ln125_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9203 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_497 = select i1 %tmp_1122, i8 %xor_ln125_497, i8 %x_assign_298" [src/enc.c:124]   --->   Operation 9203 'select' 'select_ln124_497' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9204 [1/1] (0.00ns)   --->   "%trunc_ln127_1165 = trunc i8 %select_ln124_497" [src/enc.c:127]   --->   Operation 9204 'trunc' 'trunc_ln127_1165' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9205 [1/1] (0.00ns)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_497, i32 7" [src/enc.c:127]   --->   Operation 9205 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9206 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_498)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_491, i32 6" [src/enc.c:124]   --->   Operation 9206 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9207 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_498)   --->   "%xor_ln125_498 = xor i8 %x_assign_294, i8 14" [src/enc.c:125]   --->   Operation 9207 'xor' 'xor_ln125_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9208 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_498 = select i1 %tmp_1124, i8 %xor_ln125_498, i8 %x_assign_294" [src/enc.c:124]   --->   Operation 9208 'select' 'select_ln124_498' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9209 [1/1] (0.00ns)   --->   "%trunc_ln127_1166 = trunc i8 %select_ln124_498" [src/enc.c:127]   --->   Operation 9209 'trunc' 'trunc_ln127_1166' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9210 [1/1] (0.00ns)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_498, i32 7" [src/enc.c:127]   --->   Operation 9210 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9211 [1/1] (0.00ns)   --->   "%x_assign_299 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1166, i1 %tmp_1125" [src/enc.c:127]   --->   Operation 9211 'bitconcatenate' 'x_assign_299' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9212 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_499)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_498, i32 6" [src/enc.c:124]   --->   Operation 9212 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9213 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_499)   --->   "%xor_ln125_499 = xor i8 %x_assign_299, i8 14" [src/enc.c:125]   --->   Operation 9213 'xor' 'xor_ln125_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 9214 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_499 = select i1 %tmp_1126, i8 %xor_ln125_499, i8 %x_assign_299" [src/enc.c:124]   --->   Operation 9214 'select' 'select_ln124_499' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 9215 [1/1] (0.00ns)   --->   "%trunc_ln127_1167 = trunc i8 %select_ln124_499" [src/enc.c:127]   --->   Operation 9215 'trunc' 'trunc_ln127_1167' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 9216 [1/1] (0.00ns)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_499, i32 7" [src/enc.c:127]   --->   Operation 9216 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>

State 148 <SV = 147> <Delay = 3.25>
ST_148 : Operation 9217 [1/1] (0.00ns)   --->   "%rk_addr_125 = getelementptr i8 %rk, i64 0, i64 125" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9217 'getelementptr' 'rk_addr_125' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 9218 [1/1] (0.00ns)   --->   "%rk_addr_126 = getelementptr i8 %rk, i64 0, i64 126" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9218 'getelementptr' 'rk_addr_126' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 9219 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_373, i8 %rk_addr_125" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9219 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_148 : Operation 9220 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_374, i8 %rk_addr_126" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9220 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_148 : Operation 9221 [1/1] (0.00ns)   --->   "%or_ln127_195 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1158, i1 %tmp_1109" [src/enc.c:127]   --->   Operation 9221 'bitconcatenate' 'or_ln127_195' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 9222 [1/1] (0.00ns)   --->   "%or_ln127_196 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1162, i1 %tmp_1117" [src/enc.c:127]   --->   Operation 9222 'bitconcatenate' 'or_ln127_196' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 9223 [1/1] (0.00ns)   --->   "%or_ln127_197 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1165, i1 %tmp_1123" [src/enc.c:127]   --->   Operation 9223 'bitconcatenate' 'or_ln127_197' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 9224 [1/1] (0.00ns)   --->   "%or_ln127_198 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1167, i1 %tmp_1127" [src/enc.c:127]   --->   Operation 9224 'bitconcatenate' 'or_ln127_198' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 9225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_612)   --->   "%xor_ln117_2829 = xor i8 %x_assign_295, i8 %or_ln127_195" [src/enc.c:117]   --->   Operation 9225 'xor' 'xor_ln117_2829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_612)   --->   "%xor_ln117_2830 = xor i8 %xor_ln117_2829, i8 %z_196" [src/enc.c:117]   --->   Operation 9226 'xor' 'xor_ln117_2830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_612)   --->   "%xor_ln117_2831 = xor i8 %xor_ln117_572, i8 %or_ln127_196" [src/enc.c:117]   --->   Operation 9227 'xor' 'xor_ln117_2831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_612)   --->   "%xor_ln117_2832 = xor i8 %xor_ln117_2831, i8 %x_assign_294" [src/enc.c:117]   --->   Operation 9228 'xor' 'xor_ln117_2832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9229 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_612 = xor i8 %xor_ln117_2832, i8 %xor_ln117_2830" [src/enc.c:117]   --->   Operation 9229 'xor' 'xor_ln117_612' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_613)   --->   "%xor_ln117_2833 = xor i8 %x_assign_295, i8 %or_ln127_197" [src/enc.c:117]   --->   Operation 9230 'xor' 'xor_ln117_2833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_613)   --->   "%xor_ln117_2834 = xor i8 %xor_ln117_2833, i8 %z_197" [src/enc.c:117]   --->   Operation 9231 'xor' 'xor_ln117_2834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_613)   --->   "%xor_ln117_2835 = xor i8 %xor_ln117_573, i8 %or_ln127_198" [src/enc.c:117]   --->   Operation 9232 'xor' 'xor_ln117_2835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_613)   --->   "%xor_ln117_2836 = xor i8 %xor_ln117_2835, i8 %x_assign_294" [src/enc.c:117]   --->   Operation 9233 'xor' 'xor_ln117_2836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9234 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_613 = xor i8 %xor_ln117_2836, i8 %xor_ln117_2834" [src/enc.c:117]   --->   Operation 9234 'xor' 'xor_ln117_613' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_614)   --->   "%xor_ln117_2837 = xor i8 %x_assign_292, i8 %or_ln127_195" [src/enc.c:117]   --->   Operation 9235 'xor' 'xor_ln117_2837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_614)   --->   "%xor_ln117_2838 = xor i8 %xor_ln117_2837, i8 %z_198" [src/enc.c:117]   --->   Operation 9236 'xor' 'xor_ln117_2838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_614)   --->   "%xor_ln117_2839 = xor i8 %x_assign_297, i8 %or_ln127_196" [src/enc.c:117]   --->   Operation 9237 'xor' 'xor_ln117_2839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_614)   --->   "%xor_ln117_2840 = xor i8 %xor_ln117_2839, i8 %xor_ln117_574" [src/enc.c:117]   --->   Operation 9238 'xor' 'xor_ln117_2840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9239 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_614 = xor i8 %xor_ln117_2840, i8 %xor_ln117_2838" [src/enc.c:117]   --->   Operation 9239 'xor' 'xor_ln117_614' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_615)   --->   "%xor_ln117_2841 = xor i8 %x_assign_292, i8 %or_ln127_197" [src/enc.c:117]   --->   Operation 9240 'xor' 'xor_ln117_2841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_615)   --->   "%xor_ln117_2842 = xor i8 %xor_ln117_2841, i8 %z_199" [src/enc.c:117]   --->   Operation 9241 'xor' 'xor_ln117_2842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_615)   --->   "%xor_ln117_2843 = xor i8 %x_assign_297, i8 %or_ln127_198" [src/enc.c:117]   --->   Operation 9242 'xor' 'xor_ln117_2843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_615)   --->   "%xor_ln117_2844 = xor i8 %xor_ln117_2843, i8 %xor_ln117_575" [src/enc.c:117]   --->   Operation 9243 'xor' 'xor_ln117_2844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 9244 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_615 = xor i8 %xor_ln117_2844, i8 %xor_ln117_2842" [src/enc.c:117]   --->   Operation 9244 'xor' 'xor_ln117_615' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 3.25>
ST_149 : Operation 9245 [2/2] (3.25ns)   --->   "%rk_load_98 = load i8 %rk_addr_114" [src/enc.c:117]   --->   Operation 9245 'load' 'rk_load_98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_149 : Operation 9246 [2/2] (3.25ns)   --->   "%rk_load_99 = load i8 %rk_addr_115" [src/enc.c:117]   --->   Operation 9246 'load' 'rk_load_99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 150 <SV = 149> <Delay = 3.25>
ST_150 : Operation 9247 [1/2] (3.25ns)   --->   "%rk_load_98 = load i8 %rk_addr_114" [src/enc.c:117]   --->   Operation 9247 'load' 'rk_load_98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_150 : Operation 9248 [1/2] (3.25ns)   --->   "%rk_load_99 = load i8 %rk_addr_115" [src/enc.c:117]   --->   Operation 9248 'load' 'rk_load_99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_150 : Operation 9249 [2/2] (3.25ns)   --->   "%rk_load_100 = load i8 %rk_addr_116" [src/enc.c:117]   --->   Operation 9249 'load' 'rk_load_100' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_150 : Operation 9250 [2/2] (3.25ns)   --->   "%rk_load_101 = load i8 %rk_addr_117" [src/enc.c:117]   --->   Operation 9250 'load' 'rk_load_101' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 151 <SV = 150> <Delay = 3.25>
ST_151 : Operation 9251 [1/2] (3.25ns)   --->   "%rk_load_100 = load i8 %rk_addr_116" [src/enc.c:117]   --->   Operation 9251 'load' 'rk_load_100' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_151 : Operation 9252 [1/2] (3.25ns)   --->   "%rk_load_101 = load i8 %rk_addr_117" [src/enc.c:117]   --->   Operation 9252 'load' 'rk_load_101' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_151 : Operation 9253 [2/2] (3.25ns)   --->   "%rk_load_102 = load i8 %rk_addr_118" [src/enc.c:117]   --->   Operation 9253 'load' 'rk_load_102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_151 : Operation 9254 [2/2] (3.25ns)   --->   "%rk_load_103 = load i8 %rk_addr_119" [src/enc.c:117]   --->   Operation 9254 'load' 'rk_load_103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 152 <SV = 151> <Delay = 3.25>
ST_152 : Operation 9255 [2/2] (3.25ns)   --->   "%rk_load_96 = load i8 %rk_addr_112" [src/enc.c:117]   --->   Operation 9255 'load' 'rk_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_152 : Operation 9256 [2/2] (3.25ns)   --->   "%rk_load_97 = load i8 %rk_addr_113" [src/enc.c:117]   --->   Operation 9256 'load' 'rk_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_152 : Operation 9257 [1/2] (3.25ns)   --->   "%rk_load_102 = load i8 %rk_addr_118" [src/enc.c:117]   --->   Operation 9257 'load' 'rk_load_102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_152 : Operation 9258 [1/2] (3.25ns)   --->   "%rk_load_103 = load i8 %rk_addr_119" [src/enc.c:117]   --->   Operation 9258 'load' 'rk_load_103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 153 <SV = 152> <Delay = 4.24>
ST_153 : Operation 9259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_379)   --->   "%t_107 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_529, i1 %tmp_528, i1 %xor_ln117_2096, i1 %tmp_566, i1 %tmp_585" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 9259 'bitconcatenate' 't_107' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9260 [1/1] (0.00ns)   --->   "%rk_addr_131 = getelementptr i8 %rk, i64 0, i64 131" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9260 'getelementptr' 'rk_addr_131' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9261 [1/1] (0.00ns)   --->   "%rk_addr_132 = getelementptr i8 %rk, i64 0, i64 132" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9261 'getelementptr' 'rk_addr_132' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_379)   --->   "%xor_ln117_2416 = xor i8 %t_107, i8 193" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9262 'xor' 'xor_ln117_2416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 9263 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_379 = xor i8 %xor_ln117_2416, i8 %skey_load_27" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9263 'xor' 'xor_ln117_379' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 9264 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_379, i8 %rk_addr_131" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9264 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_153 : Operation 9265 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_380, i8 %rk_addr_132" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9265 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_153 : Operation 9266 [1/2] (3.25ns)   --->   "%rk_load_96 = load i8 %rk_addr_112" [src/enc.c:117]   --->   Operation 9266 'load' 'rk_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_153 : Operation 9267 [1/2] (3.25ns)   --->   "%rk_load_97 = load i8 %rk_addr_113" [src/enc.c:117]   --->   Operation 9267 'load' 'rk_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_153 : Operation 9268 [1/1] (0.99ns)   --->   "%xor_ln117_624 = xor i8 %rk_load_100, i8 %xor_ln117_612" [src/enc.c:117]   --->   Operation 9268 'xor' 'xor_ln117_624' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 9269 [1/1] (0.99ns)   --->   "%xor_ln117_625 = xor i8 %rk_load_101, i8 %xor_ln117_613" [src/enc.c:117]   --->   Operation 9269 'xor' 'xor_ln117_625' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 9270 [1/1] (0.99ns)   --->   "%xor_ln117_626 = xor i8 %rk_load_102, i8 %xor_ln117_614" [src/enc.c:117]   --->   Operation 9270 'xor' 'xor_ln117_626' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 9271 [1/1] (0.99ns)   --->   "%xor_ln117_627 = xor i8 %rk_load_103, i8 %xor_ln117_615" [src/enc.c:117]   --->   Operation 9271 'xor' 'xor_ln117_627' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 9272 [1/1] (0.00ns)   --->   "%zext_ln166_25 = zext i8 %xor_ln117_624" [src/enc.c:166->src/enc.c:188]   --->   Operation 9272 'zext' 'zext_ln166_25' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9273 [1/1] (0.00ns)   --->   "%clefia_s1_addr_102 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_25" [src/enc.c:166->src/enc.c:188]   --->   Operation 9273 'getelementptr' 'clefia_s1_addr_102' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9274 [2/2] (3.25ns)   --->   "%z_204 = load i8 %clefia_s1_addr_102" [src/enc.c:166->src/enc.c:188]   --->   Operation 9274 'load' 'z_204' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_153 : Operation 9275 [1/1] (0.00ns)   --->   "%zext_ln167_25 = zext i8 %xor_ln117_625" [src/enc.c:167->src/enc.c:188]   --->   Operation 9275 'zext' 'zext_ln167_25' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9276 [1/1] (0.00ns)   --->   "%clefia_s0_addr_102 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_25" [src/enc.c:167->src/enc.c:188]   --->   Operation 9276 'getelementptr' 'clefia_s0_addr_102' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9277 [2/2] (3.25ns)   --->   "%z_205 = load i8 %clefia_s0_addr_102" [src/enc.c:167->src/enc.c:188]   --->   Operation 9277 'load' 'z_205' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_153 : Operation 9278 [1/1] (0.00ns)   --->   "%zext_ln168_25 = zext i8 %xor_ln117_626" [src/enc.c:168->src/enc.c:188]   --->   Operation 9278 'zext' 'zext_ln168_25' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9279 [1/1] (0.00ns)   --->   "%clefia_s1_addr_103 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_25" [src/enc.c:168->src/enc.c:188]   --->   Operation 9279 'getelementptr' 'clefia_s1_addr_103' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9280 [2/2] (3.25ns)   --->   "%z_206 = load i8 %clefia_s1_addr_103" [src/enc.c:168->src/enc.c:188]   --->   Operation 9280 'load' 'z_206' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_153 : Operation 9281 [1/1] (0.00ns)   --->   "%zext_ln169_25 = zext i8 %xor_ln117_627" [src/enc.c:169->src/enc.c:188]   --->   Operation 9281 'zext' 'zext_ln169_25' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9282 [1/1] (0.00ns)   --->   "%clefia_s0_addr_103 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_25" [src/enc.c:169->src/enc.c:188]   --->   Operation 9282 'getelementptr' 'clefia_s0_addr_103' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 9283 [2/2] (3.25ns)   --->   "%z_207 = load i8 %clefia_s0_addr_103" [src/enc.c:169->src/enc.c:188]   --->   Operation 9283 'load' 'z_207' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 154 <SV = 153> <Delay = 6.99>
ST_154 : Operation 9284 [1/1] (0.00ns)   --->   "%rk_addr_133 = getelementptr i8 %rk, i64 0, i64 133" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9284 'getelementptr' 'rk_addr_133' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9285 [1/1] (0.00ns)   --->   "%rk_addr_134 = getelementptr i8 %rk, i64 0, i64 134" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9285 'getelementptr' 'rk_addr_134' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9286 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_381, i8 %rk_addr_133" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9286 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_154 : Operation 9287 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_382, i8 %rk_addr_134" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9287 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_154 : Operation 9288 [1/1] (0.99ns)   --->   "%xor_ln117_616 = xor i8 %rk_load_96, i8 %xor_ln117_604" [src/enc.c:117]   --->   Operation 9288 'xor' 'xor_ln117_616' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9289 [1/1] (0.99ns)   --->   "%xor_ln117_617 = xor i8 %rk_load_97, i8 %xor_ln117_605" [src/enc.c:117]   --->   Operation 9289 'xor' 'xor_ln117_617' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9290 [1/1] (0.99ns)   --->   "%xor_ln117_618 = xor i8 %rk_load_98, i8 %xor_ln117_606" [src/enc.c:117]   --->   Operation 9290 'xor' 'xor_ln117_618' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9291 [1/1] (0.99ns)   --->   "%xor_ln117_619 = xor i8 %rk_load_99, i8 %xor_ln117_607" [src/enc.c:117]   --->   Operation 9291 'xor' 'xor_ln117_619' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9292 [1/1] (0.00ns)   --->   "%zext_ln143_25 = zext i8 %xor_ln117_616" [src/enc.c:143->src/enc.c:187]   --->   Operation 9292 'zext' 'zext_ln143_25' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9293 [1/1] (0.00ns)   --->   "%clefia_s0_addr_100 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_25" [src/enc.c:143->src/enc.c:187]   --->   Operation 9293 'getelementptr' 'clefia_s0_addr_100' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9294 [2/2] (3.25ns)   --->   "%z_200 = load i8 %clefia_s0_addr_100" [src/enc.c:143->src/enc.c:187]   --->   Operation 9294 'load' 'z_200' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9295 [1/1] (0.00ns)   --->   "%zext_ln144_25 = zext i8 %xor_ln117_617" [src/enc.c:144->src/enc.c:187]   --->   Operation 9295 'zext' 'zext_ln144_25' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9296 [1/1] (0.00ns)   --->   "%clefia_s1_addr_100 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_25" [src/enc.c:144->src/enc.c:187]   --->   Operation 9296 'getelementptr' 'clefia_s1_addr_100' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9297 [2/2] (3.25ns)   --->   "%z_201 = load i8 %clefia_s1_addr_100" [src/enc.c:144->src/enc.c:187]   --->   Operation 9297 'load' 'z_201' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9298 [1/1] (0.00ns)   --->   "%zext_ln145_25 = zext i8 %xor_ln117_618" [src/enc.c:145->src/enc.c:187]   --->   Operation 9298 'zext' 'zext_ln145_25' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9299 [1/1] (0.00ns)   --->   "%clefia_s0_addr_101 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_25" [src/enc.c:145->src/enc.c:187]   --->   Operation 9299 'getelementptr' 'clefia_s0_addr_101' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9300 [2/2] (3.25ns)   --->   "%z_202 = load i8 %clefia_s0_addr_101" [src/enc.c:145->src/enc.c:187]   --->   Operation 9300 'load' 'z_202' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9301 [1/1] (0.00ns)   --->   "%zext_ln146_25 = zext i8 %xor_ln117_619" [src/enc.c:146->src/enc.c:187]   --->   Operation 9301 'zext' 'zext_ln146_25' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9302 [1/1] (0.00ns)   --->   "%clefia_s1_addr_101 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_25" [src/enc.c:146->src/enc.c:187]   --->   Operation 9302 'getelementptr' 'clefia_s1_addr_101' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9303 [2/2] (3.25ns)   --->   "%z_203 = load i8 %clefia_s1_addr_101" [src/enc.c:146->src/enc.c:187]   --->   Operation 9303 'load' 'z_203' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9304 [1/2] (3.25ns)   --->   "%z_204 = load i8 %clefia_s1_addr_102" [src/enc.c:166->src/enc.c:188]   --->   Operation 9304 'load' 'z_204' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9305 [1/2] (3.25ns)   --->   "%z_205 = load i8 %clefia_s0_addr_102" [src/enc.c:167->src/enc.c:188]   --->   Operation 9305 'load' 'z_205' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9306 [1/2] (3.25ns)   --->   "%z_206 = load i8 %clefia_s1_addr_103" [src/enc.c:168->src/enc.c:188]   --->   Operation 9306 'load' 'z_206' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9307 [1/2] (3.25ns)   --->   "%z_207 = load i8 %clefia_s0_addr_103" [src/enc.c:169->src/enc.c:188]   --->   Operation 9307 'load' 'z_207' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_154 : Operation 9308 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_508)   --->   "%tmp_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_205, i32 7" [src/enc.c:124]   --->   Operation 9308 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9309 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_508)   --->   "%xor_ln125_508 = xor i8 %z_205, i8 14" [src/enc.c:125]   --->   Operation 9309 'xor' 'xor_ln125_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9310 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_508 = select i1 %tmp_1144, i8 %xor_ln125_508, i8 %z_205" [src/enc.c:124]   --->   Operation 9310 'select' 'select_ln124_508' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9311 [1/1] (0.00ns)   --->   "%trunc_ln127_1176 = trunc i8 %select_ln124_508" [src/enc.c:127]   --->   Operation 9311 'trunc' 'trunc_ln127_1176' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9312 [1/1] (0.00ns)   --->   "%tmp_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_508, i32 7" [src/enc.c:127]   --->   Operation 9312 'bitselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9313 [1/1] (0.00ns)   --->   "%x_assign_304 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1176, i1 %tmp_1145" [src/enc.c:127]   --->   Operation 9313 'bitconcatenate' 'x_assign_304' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9314 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_509)   --->   "%tmp_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_508, i32 6" [src/enc.c:124]   --->   Operation 9314 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9315 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_509)   --->   "%xor_ln125_509 = xor i8 %x_assign_304, i8 14" [src/enc.c:125]   --->   Operation 9315 'xor' 'xor_ln125_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9316 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_509 = select i1 %tmp_1146, i8 %xor_ln125_509, i8 %x_assign_304" [src/enc.c:124]   --->   Operation 9316 'select' 'select_ln124_509' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9317 [1/1] (0.00ns)   --->   "%trunc_ln127_1177 = trunc i8 %select_ln124_509" [src/enc.c:127]   --->   Operation 9317 'trunc' 'trunc_ln127_1177' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9318 [1/1] (0.00ns)   --->   "%tmp_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_509, i32 7" [src/enc.c:127]   --->   Operation 9318 'bitselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9319 [1/1] (0.00ns)   --->   "%x_assign_305 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1177, i1 %tmp_1147" [src/enc.c:127]   --->   Operation 9319 'bitconcatenate' 'x_assign_305' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9320 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_510)   --->   "%tmp_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_509, i32 6" [src/enc.c:124]   --->   Operation 9320 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9321 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_510)   --->   "%xor_ln125_510 = xor i8 %x_assign_305, i8 14" [src/enc.c:125]   --->   Operation 9321 'xor' 'xor_ln125_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9322 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_510 = select i1 %tmp_1148, i8 %xor_ln125_510, i8 %x_assign_305" [src/enc.c:124]   --->   Operation 9322 'select' 'select_ln124_510' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9323 [1/1] (0.00ns)   --->   "%trunc_ln127_1178 = trunc i8 %select_ln124_510" [src/enc.c:127]   --->   Operation 9323 'trunc' 'trunc_ln127_1178' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9324 [1/1] (0.00ns)   --->   "%tmp_1149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_510, i32 7" [src/enc.c:127]   --->   Operation 9324 'bitselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9325 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_511)   --->   "%tmp_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_206, i32 7" [src/enc.c:124]   --->   Operation 9325 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9326 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_511)   --->   "%xor_ln125_511 = xor i8 %z_206, i8 14" [src/enc.c:125]   --->   Operation 9326 'xor' 'xor_ln125_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9327 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_511 = select i1 %tmp_1150, i8 %xor_ln125_511, i8 %z_206" [src/enc.c:124]   --->   Operation 9327 'select' 'select_ln124_511' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9328 [1/1] (0.00ns)   --->   "%trunc_ln127_1179 = trunc i8 %select_ln124_511" [src/enc.c:127]   --->   Operation 9328 'trunc' 'trunc_ln127_1179' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9329 [1/1] (0.00ns)   --->   "%tmp_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_511, i32 7" [src/enc.c:127]   --->   Operation 9329 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9330 [1/1] (0.00ns)   --->   "%x_assign_306 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1179, i1 %tmp_1151" [src/enc.c:127]   --->   Operation 9330 'bitconcatenate' 'x_assign_306' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9331 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_512)   --->   "%tmp_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_207, i32 7" [src/enc.c:124]   --->   Operation 9331 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9332 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_512)   --->   "%xor_ln125_512 = xor i8 %z_207, i8 14" [src/enc.c:125]   --->   Operation 9332 'xor' 'xor_ln125_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9333 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_512 = select i1 %tmp_1152, i8 %xor_ln125_512, i8 %z_207" [src/enc.c:124]   --->   Operation 9333 'select' 'select_ln124_512' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9334 [1/1] (0.00ns)   --->   "%trunc_ln127_1180 = trunc i8 %select_ln124_512" [src/enc.c:127]   --->   Operation 9334 'trunc' 'trunc_ln127_1180' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9335 [1/1] (0.00ns)   --->   "%tmp_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_512, i32 7" [src/enc.c:127]   --->   Operation 9335 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9336 [1/1] (0.00ns)   --->   "%x_assign_307 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1180, i1 %tmp_1153" [src/enc.c:127]   --->   Operation 9336 'bitconcatenate' 'x_assign_307' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9337 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_513)   --->   "%tmp_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_512, i32 6" [src/enc.c:124]   --->   Operation 9337 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9338 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_513)   --->   "%xor_ln125_513 = xor i8 %x_assign_307, i8 14" [src/enc.c:125]   --->   Operation 9338 'xor' 'xor_ln125_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9339 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_513 = select i1 %tmp_1154, i8 %xor_ln125_513, i8 %x_assign_307" [src/enc.c:124]   --->   Operation 9339 'select' 'select_ln124_513' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9340 [1/1] (0.00ns)   --->   "%trunc_ln127_1181 = trunc i8 %select_ln124_513" [src/enc.c:127]   --->   Operation 9340 'trunc' 'trunc_ln127_1181' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9341 [1/1] (0.00ns)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_513, i32 7" [src/enc.c:127]   --->   Operation 9341 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9342 [1/1] (0.00ns)   --->   "%x_assign_308 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1181, i1 %tmp_1155" [src/enc.c:127]   --->   Operation 9342 'bitconcatenate' 'x_assign_308' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9343 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_514)   --->   "%tmp_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_513, i32 6" [src/enc.c:124]   --->   Operation 9343 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9344 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_514)   --->   "%xor_ln125_514 = xor i8 %x_assign_308, i8 14" [src/enc.c:125]   --->   Operation 9344 'xor' 'xor_ln125_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9345 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_514 = select i1 %tmp_1156, i8 %xor_ln125_514, i8 %x_assign_308" [src/enc.c:124]   --->   Operation 9345 'select' 'select_ln124_514' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9346 [1/1] (0.00ns)   --->   "%trunc_ln127_1182 = trunc i8 %select_ln124_514" [src/enc.c:127]   --->   Operation 9346 'trunc' 'trunc_ln127_1182' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9347 [1/1] (0.00ns)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_514, i32 7" [src/enc.c:127]   --->   Operation 9347 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9348 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_515)   --->   "%tmp_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_204, i32 7" [src/enc.c:124]   --->   Operation 9348 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9349 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_515)   --->   "%xor_ln125_515 = xor i8 %z_204, i8 14" [src/enc.c:125]   --->   Operation 9349 'xor' 'xor_ln125_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9350 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_515 = select i1 %tmp_1158, i8 %xor_ln125_515, i8 %z_204" [src/enc.c:124]   --->   Operation 9350 'select' 'select_ln124_515' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9351 [1/1] (0.00ns)   --->   "%trunc_ln127_1183 = trunc i8 %select_ln124_515" [src/enc.c:127]   --->   Operation 9351 'trunc' 'trunc_ln127_1183' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9352 [1/1] (0.00ns)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_515, i32 7" [src/enc.c:127]   --->   Operation 9352 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9353 [1/1] (0.00ns)   --->   "%x_assign_309 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1183, i1 %tmp_1159" [src/enc.c:127]   --->   Operation 9353 'bitconcatenate' 'x_assign_309' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9354 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_516)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_515, i32 6" [src/enc.c:124]   --->   Operation 9354 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9355 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_516)   --->   "%xor_ln125_516 = xor i8 %x_assign_309, i8 14" [src/enc.c:125]   --->   Operation 9355 'xor' 'xor_ln125_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9356 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_516 = select i1 %tmp_1160, i8 %xor_ln125_516, i8 %x_assign_309" [src/enc.c:124]   --->   Operation 9356 'select' 'select_ln124_516' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9357 [1/1] (0.00ns)   --->   "%trunc_ln127_1184 = trunc i8 %select_ln124_516" [src/enc.c:127]   --->   Operation 9357 'trunc' 'trunc_ln127_1184' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9358 [1/1] (0.00ns)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_516, i32 7" [src/enc.c:127]   --->   Operation 9358 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9359 [1/1] (0.00ns)   --->   "%x_assign_310 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1184, i1 %tmp_1161" [src/enc.c:127]   --->   Operation 9359 'bitconcatenate' 'x_assign_310' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9360 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_517)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_516, i32 6" [src/enc.c:124]   --->   Operation 9360 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9361 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_517)   --->   "%xor_ln125_517 = xor i8 %x_assign_310, i8 14" [src/enc.c:125]   --->   Operation 9361 'xor' 'xor_ln125_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9362 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_517 = select i1 %tmp_1162, i8 %xor_ln125_517, i8 %x_assign_310" [src/enc.c:124]   --->   Operation 9362 'select' 'select_ln124_517' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9363 [1/1] (0.00ns)   --->   "%trunc_ln127_1185 = trunc i8 %select_ln124_517" [src/enc.c:127]   --->   Operation 9363 'trunc' 'trunc_ln127_1185' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9364 [1/1] (0.00ns)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_517, i32 7" [src/enc.c:127]   --->   Operation 9364 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9365 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_518)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_511, i32 6" [src/enc.c:124]   --->   Operation 9365 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9366 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_518)   --->   "%xor_ln125_518 = xor i8 %x_assign_306, i8 14" [src/enc.c:125]   --->   Operation 9366 'xor' 'xor_ln125_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9367 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_518 = select i1 %tmp_1164, i8 %xor_ln125_518, i8 %x_assign_306" [src/enc.c:124]   --->   Operation 9367 'select' 'select_ln124_518' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9368 [1/1] (0.00ns)   --->   "%trunc_ln127_1186 = trunc i8 %select_ln124_518" [src/enc.c:127]   --->   Operation 9368 'trunc' 'trunc_ln127_1186' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9369 [1/1] (0.00ns)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_518, i32 7" [src/enc.c:127]   --->   Operation 9369 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9370 [1/1] (0.00ns)   --->   "%x_assign_311 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1186, i1 %tmp_1165" [src/enc.c:127]   --->   Operation 9370 'bitconcatenate' 'x_assign_311' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9371 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_519)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_518, i32 6" [src/enc.c:124]   --->   Operation 9371 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9372 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_519)   --->   "%xor_ln125_519 = xor i8 %x_assign_311, i8 14" [src/enc.c:125]   --->   Operation 9372 'xor' 'xor_ln125_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 9373 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_519 = select i1 %tmp_1166, i8 %xor_ln125_519, i8 %x_assign_311" [src/enc.c:124]   --->   Operation 9373 'select' 'select_ln124_519' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 9374 [1/1] (0.00ns)   --->   "%trunc_ln127_1187 = trunc i8 %select_ln124_519" [src/enc.c:127]   --->   Operation 9374 'trunc' 'trunc_ln127_1187' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 9375 [1/1] (0.00ns)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_519, i32 7" [src/enc.c:127]   --->   Operation 9375 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>

State 155 <SV = 154> <Delay = 6.74>
ST_155 : Operation 9376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_376)   --->   "%t_104 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln202_5, i1 %tmp_583, i1 %tmp_582" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 9376 'bitconcatenate' 't_104' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_383)   --->   "%trunc_ln218_7 = trunc i8 %xor_ln117_172" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 9377 'trunc' 'trunc_ln218_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_383)   --->   "%t_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %trunc_ln218_7, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553, i1 %tmp_573, i1 %tmp_592" [src/enc.c:218->src/enc.c:270->src/enc.c:305]   --->   Operation 9378 'bitconcatenate' 't_111' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9379 [1/1] (0.00ns)   --->   "%rk_addr_128 = getelementptr i8 %rk, i64 0, i64 128" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9379 'getelementptr' 'rk_addr_128' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9380 [1/1] (0.00ns)   --->   "%rk_addr_135 = getelementptr i8 %rk, i64 0, i64 135" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9380 'getelementptr' 'rk_addr_135' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_376)   --->   "%xor_ln117_2413 = xor i8 %t_104, i8 209" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9381 'xor' 'xor_ln117_2413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9382 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_376 = xor i8 %xor_ln117_2413, i8 %skey_load_24" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9382 'xor' 'xor_ln117_376' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9383 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_376, i8 %rk_addr_128" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9383 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_155 : Operation 9384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_383)   --->   "%xor_ln117_2420 = xor i8 %t_111, i8 102" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9384 'xor' 'xor_ln117_2420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9385 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_383 = xor i8 %xor_ln117_2420, i8 %skey_load_31" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9385 'xor' 'xor_ln117_383' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9386 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_383, i8 %rk_addr_135" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9386 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_155 : Operation 9387 [1/2] (3.25ns)   --->   "%z_200 = load i8 %clefia_s0_addr_100" [src/enc.c:143->src/enc.c:187]   --->   Operation 9387 'load' 'z_200' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_155 : Operation 9388 [1/2] (3.25ns)   --->   "%z_201 = load i8 %clefia_s1_addr_100" [src/enc.c:144->src/enc.c:187]   --->   Operation 9388 'load' 'z_201' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_155 : Operation 9389 [1/2] (3.25ns)   --->   "%z_202 = load i8 %clefia_s0_addr_101" [src/enc.c:145->src/enc.c:187]   --->   Operation 9389 'load' 'z_202' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_155 : Operation 9390 [1/2] (3.25ns)   --->   "%z_203 = load i8 %clefia_s1_addr_101" [src/enc.c:146->src/enc.c:187]   --->   Operation 9390 'load' 'z_203' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_155 : Operation 9391 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_500)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_201, i32 7" [src/enc.c:124]   --->   Operation 9391 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9392 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_500)   --->   "%xor_ln125_500 = xor i8 %z_201, i8 14" [src/enc.c:125]   --->   Operation 9392 'xor' 'xor_ln125_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9393 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_500 = select i1 %tmp_1128, i8 %xor_ln125_500, i8 %z_201" [src/enc.c:124]   --->   Operation 9393 'select' 'select_ln124_500' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9394 [1/1] (0.00ns)   --->   "%trunc_ln127_1168 = trunc i8 %select_ln124_500" [src/enc.c:127]   --->   Operation 9394 'trunc' 'trunc_ln127_1168' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9395 [1/1] (0.00ns)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_500, i32 7" [src/enc.c:127]   --->   Operation 9395 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9396 [1/1] (0.00ns)   --->   "%x_assign_300 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1168, i1 %tmp_1129" [src/enc.c:127]   --->   Operation 9396 'bitconcatenate' 'x_assign_300' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9397 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_501)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_202, i32 7" [src/enc.c:124]   --->   Operation 9397 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9398 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_501)   --->   "%xor_ln125_501 = xor i8 %z_202, i8 14" [src/enc.c:125]   --->   Operation 9398 'xor' 'xor_ln125_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9399 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_501 = select i1 %tmp_1130, i8 %xor_ln125_501, i8 %z_202" [src/enc.c:124]   --->   Operation 9399 'select' 'select_ln124_501' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9400 [1/1] (0.00ns)   --->   "%trunc_ln127_1169 = trunc i8 %select_ln124_501" [src/enc.c:127]   --->   Operation 9400 'trunc' 'trunc_ln127_1169' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9401 [1/1] (0.00ns)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_501, i32 7" [src/enc.c:127]   --->   Operation 9401 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9402 [1/1] (0.00ns)   --->   "%x_assign_301 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1169, i1 %tmp_1131" [src/enc.c:127]   --->   Operation 9402 'bitconcatenate' 'x_assign_301' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9403 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_502)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_501, i32 6" [src/enc.c:124]   --->   Operation 9403 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9404 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_502)   --->   "%xor_ln125_502 = xor i8 %x_assign_301, i8 14" [src/enc.c:125]   --->   Operation 9404 'xor' 'xor_ln125_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9405 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_502 = select i1 %tmp_1132, i8 %xor_ln125_502, i8 %x_assign_301" [src/enc.c:124]   --->   Operation 9405 'select' 'select_ln124_502' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9406 [1/1] (0.00ns)   --->   "%trunc_ln127_1170 = trunc i8 %select_ln124_502" [src/enc.c:127]   --->   Operation 9406 'trunc' 'trunc_ln127_1170' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9407 [1/1] (0.00ns)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_502, i32 7" [src/enc.c:127]   --->   Operation 9407 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9408 [1/1] (0.00ns)   --->   "%or_ln127_199 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1170, i1 %tmp_1133" [src/enc.c:127]   --->   Operation 9408 'bitconcatenate' 'or_ln127_199' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9409 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_503)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_203, i32 7" [src/enc.c:124]   --->   Operation 9409 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9410 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_503)   --->   "%xor_ln125_503 = xor i8 %z_203, i8 14" [src/enc.c:125]   --->   Operation 9410 'xor' 'xor_ln125_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9411 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_503 = select i1 %tmp_1134, i8 %xor_ln125_503, i8 %z_203" [src/enc.c:124]   --->   Operation 9411 'select' 'select_ln124_503' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9412 [1/1] (0.00ns)   --->   "%trunc_ln127_1171 = trunc i8 %select_ln124_503" [src/enc.c:127]   --->   Operation 9412 'trunc' 'trunc_ln127_1171' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9413 [1/1] (0.00ns)   --->   "%tmp_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_503, i32 7" [src/enc.c:127]   --->   Operation 9413 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9414 [1/1] (0.00ns)   --->   "%x_assign_302 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1171, i1 %tmp_1135" [src/enc.c:127]   --->   Operation 9414 'bitconcatenate' 'x_assign_302' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9415 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_504)   --->   "%tmp_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_503, i32 6" [src/enc.c:124]   --->   Operation 9415 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9416 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_504)   --->   "%xor_ln125_504 = xor i8 %x_assign_302, i8 14" [src/enc.c:125]   --->   Operation 9416 'xor' 'xor_ln125_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9417 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_504 = select i1 %tmp_1136, i8 %xor_ln125_504, i8 %x_assign_302" [src/enc.c:124]   --->   Operation 9417 'select' 'select_ln124_504' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9418 [1/1] (0.00ns)   --->   "%trunc_ln127_1172 = trunc i8 %select_ln124_504" [src/enc.c:127]   --->   Operation 9418 'trunc' 'trunc_ln127_1172' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9419 [1/1] (0.00ns)   --->   "%tmp_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_504, i32 7" [src/enc.c:127]   --->   Operation 9419 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9420 [1/1] (0.00ns)   --->   "%or_ln127_200 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1172, i1 %tmp_1137" [src/enc.c:127]   --->   Operation 9420 'bitconcatenate' 'or_ln127_200' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9421 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_505)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_200, i32 7" [src/enc.c:124]   --->   Operation 9421 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9422 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_505)   --->   "%xor_ln125_505 = xor i8 %z_200, i8 14" [src/enc.c:125]   --->   Operation 9422 'xor' 'xor_ln125_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9423 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_505 = select i1 %tmp_1138, i8 %xor_ln125_505, i8 %z_200" [src/enc.c:124]   --->   Operation 9423 'select' 'select_ln124_505' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9424 [1/1] (0.00ns)   --->   "%trunc_ln127_1173 = trunc i8 %select_ln124_505" [src/enc.c:127]   --->   Operation 9424 'trunc' 'trunc_ln127_1173' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9425 [1/1] (0.00ns)   --->   "%tmp_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_505, i32 7" [src/enc.c:127]   --->   Operation 9425 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9426 [1/1] (0.00ns)   --->   "%x_assign_303 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1173, i1 %tmp_1139" [src/enc.c:127]   --->   Operation 9426 'bitconcatenate' 'x_assign_303' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9427 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_506)   --->   "%tmp_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_505, i32 6" [src/enc.c:124]   --->   Operation 9427 'bitselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9428 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_506)   --->   "%xor_ln125_506 = xor i8 %x_assign_303, i8 14" [src/enc.c:125]   --->   Operation 9428 'xor' 'xor_ln125_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9429 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_506 = select i1 %tmp_1140, i8 %xor_ln125_506, i8 %x_assign_303" [src/enc.c:124]   --->   Operation 9429 'select' 'select_ln124_506' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9430 [1/1] (0.00ns)   --->   "%trunc_ln127_1174 = trunc i8 %select_ln124_506" [src/enc.c:127]   --->   Operation 9430 'trunc' 'trunc_ln127_1174' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9431 [1/1] (0.00ns)   --->   "%tmp_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_506, i32 7" [src/enc.c:127]   --->   Operation 9431 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9432 [1/1] (0.00ns)   --->   "%or_ln127_201 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1174, i1 %tmp_1141" [src/enc.c:127]   --->   Operation 9432 'bitconcatenate' 'or_ln127_201' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9433 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_507)   --->   "%tmp_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_500, i32 6" [src/enc.c:124]   --->   Operation 9433 'bitselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9434 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_507)   --->   "%xor_ln125_507 = xor i8 %x_assign_300, i8 14" [src/enc.c:125]   --->   Operation 9434 'xor' 'xor_ln125_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9435 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_507 = select i1 %tmp_1142, i8 %xor_ln125_507, i8 %x_assign_300" [src/enc.c:124]   --->   Operation 9435 'select' 'select_ln124_507' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 9436 [1/1] (0.00ns)   --->   "%trunc_ln127_1175 = trunc i8 %select_ln124_507" [src/enc.c:127]   --->   Operation 9436 'trunc' 'trunc_ln127_1175' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9437 [1/1] (0.00ns)   --->   "%tmp_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_507, i32 7" [src/enc.c:127]   --->   Operation 9437 'bitselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9438 [1/1] (0.00ns)   --->   "%or_ln127_202 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1175, i1 %tmp_1143" [src/enc.c:127]   --->   Operation 9438 'bitconcatenate' 'or_ln127_202' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_620)   --->   "%xor_ln117_2845 = xor i8 %x_assign_302, i8 %or_ln127_199" [src/enc.c:117]   --->   Operation 9439 'xor' 'xor_ln117_2845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_620)   --->   "%xor_ln117_2846 = xor i8 %xor_ln117_2845, i8 %z_200" [src/enc.c:117]   --->   Operation 9440 'xor' 'xor_ln117_2846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_620)   --->   "%xor_ln117_2847 = xor i8 %xor_ln117_596, i8 %or_ln127_200" [src/enc.c:117]   --->   Operation 9441 'xor' 'xor_ln117_2847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_620)   --->   "%xor_ln117_2848 = xor i8 %xor_ln117_2847, i8 %x_assign_300" [src/enc.c:117]   --->   Operation 9442 'xor' 'xor_ln117_2848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9443 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_620 = xor i8 %xor_ln117_2848, i8 %xor_ln117_2846" [src/enc.c:117]   --->   Operation 9443 'xor' 'xor_ln117_620' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_621)   --->   "%xor_ln117_2849 = xor i8 %x_assign_301, i8 %or_ln127_199" [src/enc.c:117]   --->   Operation 9444 'xor' 'xor_ln117_2849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_621)   --->   "%xor_ln117_2850 = xor i8 %xor_ln117_2849, i8 %z_201" [src/enc.c:117]   --->   Operation 9445 'xor' 'xor_ln117_2850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_621)   --->   "%xor_ln117_2851 = xor i8 %xor_ln117_597, i8 %or_ln127_200" [src/enc.c:117]   --->   Operation 9446 'xor' 'xor_ln117_2851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_621)   --->   "%xor_ln117_2852 = xor i8 %xor_ln117_2851, i8 %x_assign_303" [src/enc.c:117]   --->   Operation 9447 'xor' 'xor_ln117_2852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9448 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_621 = xor i8 %xor_ln117_2852, i8 %xor_ln117_2850" [src/enc.c:117]   --->   Operation 9448 'xor' 'xor_ln117_621' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_622)   --->   "%xor_ln117_2853 = xor i8 %or_ln127_201, i8 %x_assign_302" [src/enc.c:117]   --->   Operation 9449 'xor' 'xor_ln117_2853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_622)   --->   "%xor_ln117_2854 = xor i8 %xor_ln117_2853, i8 %z_202" [src/enc.c:117]   --->   Operation 9450 'xor' 'xor_ln117_2854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_622)   --->   "%xor_ln117_2855 = xor i8 %xor_ln117_598, i8 %or_ln127_202" [src/enc.c:117]   --->   Operation 9451 'xor' 'xor_ln117_2855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_622)   --->   "%xor_ln117_2856 = xor i8 %xor_ln117_2855, i8 %x_assign_300" [src/enc.c:117]   --->   Operation 9452 'xor' 'xor_ln117_2856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9453 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_622 = xor i8 %xor_ln117_2856, i8 %xor_ln117_2854" [src/enc.c:117]   --->   Operation 9453 'xor' 'xor_ln117_622' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_623)   --->   "%xor_ln117_2857 = xor i8 %x_assign_301, i8 %or_ln127_201" [src/enc.c:117]   --->   Operation 9454 'xor' 'xor_ln117_2857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_623)   --->   "%xor_ln117_2858 = xor i8 %xor_ln117_2857, i8 %z_203" [src/enc.c:117]   --->   Operation 9455 'xor' 'xor_ln117_2858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_623)   --->   "%xor_ln117_2859 = xor i8 %x_assign_303, i8 %or_ln127_202" [src/enc.c:117]   --->   Operation 9456 'xor' 'xor_ln117_2859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_623)   --->   "%xor_ln117_2860 = xor i8 %xor_ln117_2859, i8 %xor_ln117_599" [src/enc.c:117]   --->   Operation 9457 'xor' 'xor_ln117_2860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9458 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_623 = xor i8 %xor_ln117_2860, i8 %xor_ln117_2858" [src/enc.c:117]   --->   Operation 9458 'xor' 'xor_ln117_623' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9459 [1/1] (0.00ns)   --->   "%or_ln127_203 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1178, i1 %tmp_1149" [src/enc.c:127]   --->   Operation 9459 'bitconcatenate' 'or_ln127_203' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9460 [1/1] (0.00ns)   --->   "%or_ln127_204 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1182, i1 %tmp_1157" [src/enc.c:127]   --->   Operation 9460 'bitconcatenate' 'or_ln127_204' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9461 [1/1] (0.00ns)   --->   "%or_ln127_205 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1185, i1 %tmp_1163" [src/enc.c:127]   --->   Operation 9461 'bitconcatenate' 'or_ln127_205' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9462 [1/1] (0.00ns)   --->   "%or_ln127_206 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1187, i1 %tmp_1167" [src/enc.c:127]   --->   Operation 9462 'bitconcatenate' 'or_ln127_206' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 9463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_628)   --->   "%xor_ln117_2861 = xor i8 %x_assign_307, i8 %or_ln127_203" [src/enc.c:117]   --->   Operation 9463 'xor' 'xor_ln117_2861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_628)   --->   "%xor_ln117_2862 = xor i8 %xor_ln117_2861, i8 %z_204" [src/enc.c:117]   --->   Operation 9464 'xor' 'xor_ln117_2862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_628)   --->   "%xor_ln117_2863 = xor i8 %xor_ln117_588, i8 %or_ln127_204" [src/enc.c:117]   --->   Operation 9465 'xor' 'xor_ln117_2863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_628)   --->   "%xor_ln117_2864 = xor i8 %xor_ln117_2863, i8 %x_assign_306" [src/enc.c:117]   --->   Operation 9466 'xor' 'xor_ln117_2864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9467 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_628 = xor i8 %xor_ln117_2864, i8 %xor_ln117_2862" [src/enc.c:117]   --->   Operation 9467 'xor' 'xor_ln117_628' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_629)   --->   "%xor_ln117_2865 = xor i8 %x_assign_307, i8 %or_ln127_205" [src/enc.c:117]   --->   Operation 9468 'xor' 'xor_ln117_2865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_629)   --->   "%xor_ln117_2866 = xor i8 %xor_ln117_2865, i8 %z_205" [src/enc.c:117]   --->   Operation 9469 'xor' 'xor_ln117_2866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_629)   --->   "%xor_ln117_2867 = xor i8 %xor_ln117_589, i8 %or_ln127_206" [src/enc.c:117]   --->   Operation 9470 'xor' 'xor_ln117_2867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_629)   --->   "%xor_ln117_2868 = xor i8 %xor_ln117_2867, i8 %x_assign_306" [src/enc.c:117]   --->   Operation 9471 'xor' 'xor_ln117_2868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9472 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_629 = xor i8 %xor_ln117_2868, i8 %xor_ln117_2866" [src/enc.c:117]   --->   Operation 9472 'xor' 'xor_ln117_629' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_630)   --->   "%xor_ln117_2869 = xor i8 %x_assign_304, i8 %or_ln127_203" [src/enc.c:117]   --->   Operation 9473 'xor' 'xor_ln117_2869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_630)   --->   "%xor_ln117_2870 = xor i8 %xor_ln117_2869, i8 %z_206" [src/enc.c:117]   --->   Operation 9474 'xor' 'xor_ln117_2870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_630)   --->   "%xor_ln117_2871 = xor i8 %x_assign_309, i8 %or_ln127_204" [src/enc.c:117]   --->   Operation 9475 'xor' 'xor_ln117_2871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_630)   --->   "%xor_ln117_2872 = xor i8 %xor_ln117_2871, i8 %xor_ln117_590" [src/enc.c:117]   --->   Operation 9476 'xor' 'xor_ln117_2872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9477 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_630 = xor i8 %xor_ln117_2872, i8 %xor_ln117_2870" [src/enc.c:117]   --->   Operation 9477 'xor' 'xor_ln117_630' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_631)   --->   "%xor_ln117_2873 = xor i8 %x_assign_304, i8 %or_ln127_205" [src/enc.c:117]   --->   Operation 9478 'xor' 'xor_ln117_2873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_631)   --->   "%xor_ln117_2874 = xor i8 %xor_ln117_2873, i8 %z_207" [src/enc.c:117]   --->   Operation 9479 'xor' 'xor_ln117_2874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_631)   --->   "%xor_ln117_2875 = xor i8 %x_assign_309, i8 %or_ln127_206" [src/enc.c:117]   --->   Operation 9480 'xor' 'xor_ln117_2875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_631)   --->   "%xor_ln117_2876 = xor i8 %xor_ln117_2875, i8 %xor_ln117_591" [src/enc.c:117]   --->   Operation 9481 'xor' 'xor_ln117_2876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 9482 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_631 = xor i8 %xor_ln117_2876, i8 %xor_ln117_2874" [src/enc.c:117]   --->   Operation 9482 'xor' 'xor_ln117_631' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 4.24>
ST_156 : Operation 9483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_377)   --->   "%t_105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i2.i1.i1, i4 %trunc_ln203_3, i2 %tmp_564, i1 %tmp_563, i1 %tmp_584" [src/enc.c:212->src/enc.c:270->src/enc.c:305]   --->   Operation 9483 'bitconcatenate' 't_105' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 9484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_378)   --->   "%t_106 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i3.i2.i1, i2 %trunc_ln204_1, i3 %tmp_547, i2 %tmp_565, i1 %xor_ln117_2118" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 9484 'bitconcatenate' 't_106' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 9485 [1/1] (0.00ns)   --->   "%rk_addr_129 = getelementptr i8 %rk, i64 0, i64 129" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9485 'getelementptr' 'rk_addr_129' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 9486 [1/1] (0.00ns)   --->   "%rk_addr_130 = getelementptr i8 %rk, i64 0, i64 130" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9486 'getelementptr' 'rk_addr_130' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 9487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_377)   --->   "%xor_ln117_2414 = xor i8 %t_105, i8 126" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9487 'xor' 'xor_ln117_2414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 9488 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_377 = xor i8 %xor_ln117_2414, i8 %skey_load_25" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9488 'xor' 'xor_ln117_377' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 9489 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_377, i8 %rk_addr_129" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9489 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_156 : Operation 9490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_378)   --->   "%xor_ln117_2415 = xor i8 %t_106, i8 50" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9490 'xor' 'xor_ln117_2415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 9491 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_378 = xor i8 %xor_ln117_2415, i8 %skey_load_26" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9491 'xor' 'xor_ln117_378' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 9492 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_378, i8 %rk_addr_130" [src/enc.c:117->src/enc.c:268->src/enc.c:305]   --->   Operation 9492 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 157 <SV = 156> <Delay = 3.25>
ST_157 : Operation 9493 [2/2] (3.25ns)   --->   "%rk_load_104 = load i8 %rk_addr_120" [src/enc.c:117]   --->   Operation 9493 'load' 'rk_load_104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_157 : Operation 9494 [2/2] (3.25ns)   --->   "%rk_load_111 = load i8 %rk_addr_127" [src/enc.c:117]   --->   Operation 9494 'load' 'rk_load_111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 158 <SV = 157> <Delay = 3.25>
ST_158 : Operation 9495 [1/2] (3.25ns)   --->   "%rk_load_104 = load i8 %rk_addr_120" [src/enc.c:117]   --->   Operation 9495 'load' 'rk_load_104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_158 : Operation 9496 [2/2] (3.25ns)   --->   "%rk_load_105 = load i8 %rk_addr_121" [src/enc.c:117]   --->   Operation 9496 'load' 'rk_load_105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_158 : Operation 9497 [2/2] (3.25ns)   --->   "%rk_load_106 = load i8 %rk_addr_122" [src/enc.c:117]   --->   Operation 9497 'load' 'rk_load_106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_158 : Operation 9498 [1/2] (3.25ns)   --->   "%rk_load_111 = load i8 %rk_addr_127" [src/enc.c:117]   --->   Operation 9498 'load' 'rk_load_111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 159 <SV = 158> <Delay = 3.25>
ST_159 : Operation 9499 [1/2] (3.25ns)   --->   "%rk_load_105 = load i8 %rk_addr_121" [src/enc.c:117]   --->   Operation 9499 'load' 'rk_load_105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_159 : Operation 9500 [1/2] (3.25ns)   --->   "%rk_load_106 = load i8 %rk_addr_122" [src/enc.c:117]   --->   Operation 9500 'load' 'rk_load_106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_159 : Operation 9501 [2/2] (3.25ns)   --->   "%rk_load_107 = load i8 %rk_addr_123" [src/enc.c:117]   --->   Operation 9501 'load' 'rk_load_107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_159 : Operation 9502 [2/2] (3.25ns)   --->   "%rk_load_108 = load i8 %rk_addr_124" [src/enc.c:117]   --->   Operation 9502 'load' 'rk_load_108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 160 <SV = 159> <Delay = 3.25>
ST_160 : Operation 9503 [1/2] (3.25ns)   --->   "%rk_load_107 = load i8 %rk_addr_123" [src/enc.c:117]   --->   Operation 9503 'load' 'rk_load_107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_160 : Operation 9504 [1/2] (3.25ns)   --->   "%rk_load_108 = load i8 %rk_addr_124" [src/enc.c:117]   --->   Operation 9504 'load' 'rk_load_108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_160 : Operation 9505 [2/2] (3.25ns)   --->   "%rk_load_109 = load i8 %rk_addr_125" [src/enc.c:117]   --->   Operation 9505 'load' 'rk_load_109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_160 : Operation 9506 [2/2] (3.25ns)   --->   "%rk_load_110 = load i8 %rk_addr_126" [src/enc.c:117]   --->   Operation 9506 'load' 'rk_load_110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 161 <SV = 160> <Delay = 4.24>
ST_161 : Operation 9507 [1/1] (0.00ns)   --->   "%t_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_597, i1 %trunc_ln209_6, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554" [src/enc.c:208->src/enc.c:270->src/enc.c:305]   --->   Operation 9507 'bitconcatenate' 't_118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9508 [1/1] (0.00ns)   --->   "%t_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_598, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553, i1 %tmp_573, i1 %tmp_592" [src/enc.c:209->src/enc.c:270->src/enc.c:305]   --->   Operation 9508 'bitconcatenate' 't_119' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9509 [1/1] (0.00ns)   --->   "%rk_addr_142 = getelementptr i8 %rk, i64 0, i64 142" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9509 'getelementptr' 'rk_addr_142' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9510 [1/1] (0.99ns)   --->   "%xor_ln117_390 = xor i8 %t_118, i8 87" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9510 'xor' 'xor_ln117_390' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 9511 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_390, i8 %rk_addr_142" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9511 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_161 : Operation 9512 [1/1] (0.00ns)   --->   "%rk_addr_143 = getelementptr i8 %rk, i64 0, i64 143" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9512 'getelementptr' 'rk_addr_143' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9513 [1/1] (0.99ns)   --->   "%xor_ln117_391 = xor i8 %t_119, i8 231" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9513 'xor' 'xor_ln117_391' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 9514 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_391, i8 %rk_addr_143" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9514 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_161 : Operation 9515 [1/1] (0.99ns)   --->   "%xor_ln117_632 = xor i8 %rk_load_104, i8 %xor_ln117_620" [src/enc.c:117]   --->   Operation 9515 'xor' 'xor_ln117_632' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 9516 [1/1] (0.99ns)   --->   "%xor_ln117_633 = xor i8 %rk_load_105, i8 %xor_ln117_621" [src/enc.c:117]   --->   Operation 9516 'xor' 'xor_ln117_633' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 9517 [1/1] (0.99ns)   --->   "%xor_ln117_634 = xor i8 %rk_load_106, i8 %xor_ln117_622" [src/enc.c:117]   --->   Operation 9517 'xor' 'xor_ln117_634' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 9518 [1/1] (0.99ns)   --->   "%xor_ln117_635 = xor i8 %rk_load_107, i8 %xor_ln117_623" [src/enc.c:117]   --->   Operation 9518 'xor' 'xor_ln117_635' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 9519 [1/1] (0.00ns)   --->   "%zext_ln143_26 = zext i8 %xor_ln117_632" [src/enc.c:143->src/enc.c:187]   --->   Operation 9519 'zext' 'zext_ln143_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9520 [1/1] (0.00ns)   --->   "%clefia_s0_addr_104 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_26" [src/enc.c:143->src/enc.c:187]   --->   Operation 9520 'getelementptr' 'clefia_s0_addr_104' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9521 [2/2] (3.25ns)   --->   "%z_208 = load i8 %clefia_s0_addr_104" [src/enc.c:143->src/enc.c:187]   --->   Operation 9521 'load' 'z_208' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_161 : Operation 9522 [1/1] (0.00ns)   --->   "%zext_ln144_26 = zext i8 %xor_ln117_633" [src/enc.c:144->src/enc.c:187]   --->   Operation 9522 'zext' 'zext_ln144_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9523 [1/1] (0.00ns)   --->   "%clefia_s1_addr_104 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_26" [src/enc.c:144->src/enc.c:187]   --->   Operation 9523 'getelementptr' 'clefia_s1_addr_104' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9524 [2/2] (3.25ns)   --->   "%z_209 = load i8 %clefia_s1_addr_104" [src/enc.c:144->src/enc.c:187]   --->   Operation 9524 'load' 'z_209' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_161 : Operation 9525 [1/1] (0.00ns)   --->   "%zext_ln145_26 = zext i8 %xor_ln117_634" [src/enc.c:145->src/enc.c:187]   --->   Operation 9525 'zext' 'zext_ln145_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9526 [1/1] (0.00ns)   --->   "%clefia_s0_addr_105 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_26" [src/enc.c:145->src/enc.c:187]   --->   Operation 9526 'getelementptr' 'clefia_s0_addr_105' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9527 [2/2] (3.25ns)   --->   "%z_210 = load i8 %clefia_s0_addr_105" [src/enc.c:145->src/enc.c:187]   --->   Operation 9527 'load' 'z_210' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_161 : Operation 9528 [1/1] (0.00ns)   --->   "%zext_ln146_26 = zext i8 %xor_ln117_635" [src/enc.c:146->src/enc.c:187]   --->   Operation 9528 'zext' 'zext_ln146_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9529 [1/1] (0.00ns)   --->   "%clefia_s1_addr_105 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_26" [src/enc.c:146->src/enc.c:187]   --->   Operation 9529 'getelementptr' 'clefia_s1_addr_105' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 9530 [2/2] (3.25ns)   --->   "%z_211 = load i8 %clefia_s1_addr_105" [src/enc.c:146->src/enc.c:187]   --->   Operation 9530 'load' 'z_211' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_161 : Operation 9531 [1/2] (3.25ns)   --->   "%rk_load_109 = load i8 %rk_addr_125" [src/enc.c:117]   --->   Operation 9531 'load' 'rk_load_109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_161 : Operation 9532 [1/2] (3.25ns)   --->   "%rk_load_110 = load i8 %rk_addr_126" [src/enc.c:117]   --->   Operation 9532 'load' 'rk_load_110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 162 <SV = 161> <Delay = 6.74>
ST_162 : Operation 9533 [1/1] (0.00ns)   --->   "%t_113 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln203_7, i1 %tmp_593" [src/enc.c:203->src/enc.c:270->src/enc.c:305]   --->   Operation 9533 'bitconcatenate' 't_113' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9534 [1/1] (0.00ns)   --->   "%rk_addr_136 = getelementptr i8 %rk, i64 0, i64 136" [src/enc.c:271->src/enc.c:305]   --->   Operation 9534 'getelementptr' 'rk_addr_136' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9535 [1/1] (0.99ns)   --->   "%xor_ln117_384 = xor i8 %t_112, i8 80" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9535 'xor' 'xor_ln117_384' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9536 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_384, i8 %rk_addr_136" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9536 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_162 : Operation 9537 [1/1] (0.00ns)   --->   "%rk_addr_137 = getelementptr i8 %rk, i64 0, i64 137" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9537 'getelementptr' 'rk_addr_137' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9538 [1/1] (0.99ns)   --->   "%xor_ln117_385 = xor i8 %t_113, i8 182" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9538 'xor' 'xor_ln117_385' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9539 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_385, i8 %rk_addr_137" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9539 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_162 : Operation 9540 [1/2] (3.25ns)   --->   "%z_208 = load i8 %clefia_s0_addr_104" [src/enc.c:143->src/enc.c:187]   --->   Operation 9540 'load' 'z_208' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_162 : Operation 9541 [1/2] (3.25ns)   --->   "%z_209 = load i8 %clefia_s1_addr_104" [src/enc.c:144->src/enc.c:187]   --->   Operation 9541 'load' 'z_209' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_162 : Operation 9542 [1/2] (3.25ns)   --->   "%z_210 = load i8 %clefia_s0_addr_105" [src/enc.c:145->src/enc.c:187]   --->   Operation 9542 'load' 'z_210' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_162 : Operation 9543 [1/2] (3.25ns)   --->   "%z_211 = load i8 %clefia_s1_addr_105" [src/enc.c:146->src/enc.c:187]   --->   Operation 9543 'load' 'z_211' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_162 : Operation 9544 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_520)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_209, i32 7" [src/enc.c:124]   --->   Operation 9544 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9545 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_520)   --->   "%xor_ln125_520 = xor i8 %z_209, i8 14" [src/enc.c:125]   --->   Operation 9545 'xor' 'xor_ln125_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9546 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_520 = select i1 %tmp_1168, i8 %xor_ln125_520, i8 %z_209" [src/enc.c:124]   --->   Operation 9546 'select' 'select_ln124_520' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9547 [1/1] (0.00ns)   --->   "%trunc_ln127_1188 = trunc i8 %select_ln124_520" [src/enc.c:127]   --->   Operation 9547 'trunc' 'trunc_ln127_1188' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9548 [1/1] (0.00ns)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_520, i32 7" [src/enc.c:127]   --->   Operation 9548 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9549 [1/1] (0.00ns)   --->   "%x_assign_312 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1188, i1 %tmp_1169" [src/enc.c:127]   --->   Operation 9549 'bitconcatenate' 'x_assign_312' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9550 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_521)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_210, i32 7" [src/enc.c:124]   --->   Operation 9550 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9551 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_521)   --->   "%xor_ln125_521 = xor i8 %z_210, i8 14" [src/enc.c:125]   --->   Operation 9551 'xor' 'xor_ln125_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9552 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_521 = select i1 %tmp_1170, i8 %xor_ln125_521, i8 %z_210" [src/enc.c:124]   --->   Operation 9552 'select' 'select_ln124_521' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9553 [1/1] (0.00ns)   --->   "%trunc_ln127_1189 = trunc i8 %select_ln124_521" [src/enc.c:127]   --->   Operation 9553 'trunc' 'trunc_ln127_1189' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9554 [1/1] (0.00ns)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_521, i32 7" [src/enc.c:127]   --->   Operation 9554 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9555 [1/1] (0.00ns)   --->   "%x_assign_313 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1189, i1 %tmp_1171" [src/enc.c:127]   --->   Operation 9555 'bitconcatenate' 'x_assign_313' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9556 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_522)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_521, i32 6" [src/enc.c:124]   --->   Operation 9556 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9557 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_522)   --->   "%xor_ln125_522 = xor i8 %x_assign_313, i8 14" [src/enc.c:125]   --->   Operation 9557 'xor' 'xor_ln125_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9558 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_522 = select i1 %tmp_1172, i8 %xor_ln125_522, i8 %x_assign_313" [src/enc.c:124]   --->   Operation 9558 'select' 'select_ln124_522' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9559 [1/1] (0.00ns)   --->   "%trunc_ln127_1190 = trunc i8 %select_ln124_522" [src/enc.c:127]   --->   Operation 9559 'trunc' 'trunc_ln127_1190' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9560 [1/1] (0.00ns)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_522, i32 7" [src/enc.c:127]   --->   Operation 9560 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9561 [1/1] (0.00ns)   --->   "%or_ln127_207 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1190, i1 %tmp_1173" [src/enc.c:127]   --->   Operation 9561 'bitconcatenate' 'or_ln127_207' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9562 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_523)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_211, i32 7" [src/enc.c:124]   --->   Operation 9562 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9563 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_523)   --->   "%xor_ln125_523 = xor i8 %z_211, i8 14" [src/enc.c:125]   --->   Operation 9563 'xor' 'xor_ln125_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9564 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_523 = select i1 %tmp_1174, i8 %xor_ln125_523, i8 %z_211" [src/enc.c:124]   --->   Operation 9564 'select' 'select_ln124_523' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9565 [1/1] (0.00ns)   --->   "%trunc_ln127_1191 = trunc i8 %select_ln124_523" [src/enc.c:127]   --->   Operation 9565 'trunc' 'trunc_ln127_1191' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9566 [1/1] (0.00ns)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_523, i32 7" [src/enc.c:127]   --->   Operation 9566 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9567 [1/1] (0.00ns)   --->   "%x_assign_314 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1191, i1 %tmp_1175" [src/enc.c:127]   --->   Operation 9567 'bitconcatenate' 'x_assign_314' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9568 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_524)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_523, i32 6" [src/enc.c:124]   --->   Operation 9568 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9569 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_524)   --->   "%xor_ln125_524 = xor i8 %x_assign_314, i8 14" [src/enc.c:125]   --->   Operation 9569 'xor' 'xor_ln125_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9570 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_524 = select i1 %tmp_1176, i8 %xor_ln125_524, i8 %x_assign_314" [src/enc.c:124]   --->   Operation 9570 'select' 'select_ln124_524' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9571 [1/1] (0.00ns)   --->   "%trunc_ln127_1192 = trunc i8 %select_ln124_524" [src/enc.c:127]   --->   Operation 9571 'trunc' 'trunc_ln127_1192' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9572 [1/1] (0.00ns)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_524, i32 7" [src/enc.c:127]   --->   Operation 9572 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9573 [1/1] (0.00ns)   --->   "%or_ln127_208 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1192, i1 %tmp_1177" [src/enc.c:127]   --->   Operation 9573 'bitconcatenate' 'or_ln127_208' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9574 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_525)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_208, i32 7" [src/enc.c:124]   --->   Operation 9574 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9575 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_525)   --->   "%xor_ln125_525 = xor i8 %z_208, i8 14" [src/enc.c:125]   --->   Operation 9575 'xor' 'xor_ln125_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9576 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_525 = select i1 %tmp_1178, i8 %xor_ln125_525, i8 %z_208" [src/enc.c:124]   --->   Operation 9576 'select' 'select_ln124_525' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9577 [1/1] (0.00ns)   --->   "%trunc_ln127_1193 = trunc i8 %select_ln124_525" [src/enc.c:127]   --->   Operation 9577 'trunc' 'trunc_ln127_1193' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9578 [1/1] (0.00ns)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_525, i32 7" [src/enc.c:127]   --->   Operation 9578 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9579 [1/1] (0.00ns)   --->   "%x_assign_315 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1193, i1 %tmp_1179" [src/enc.c:127]   --->   Operation 9579 'bitconcatenate' 'x_assign_315' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9580 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_526)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_525, i32 6" [src/enc.c:124]   --->   Operation 9580 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9581 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_526)   --->   "%xor_ln125_526 = xor i8 %x_assign_315, i8 14" [src/enc.c:125]   --->   Operation 9581 'xor' 'xor_ln125_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9582 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_526 = select i1 %tmp_1180, i8 %xor_ln125_526, i8 %x_assign_315" [src/enc.c:124]   --->   Operation 9582 'select' 'select_ln124_526' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9583 [1/1] (0.00ns)   --->   "%trunc_ln127_1194 = trunc i8 %select_ln124_526" [src/enc.c:127]   --->   Operation 9583 'trunc' 'trunc_ln127_1194' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9584 [1/1] (0.00ns)   --->   "%tmp_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_526, i32 7" [src/enc.c:127]   --->   Operation 9584 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9585 [1/1] (0.00ns)   --->   "%or_ln127_209 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1194, i1 %tmp_1181" [src/enc.c:127]   --->   Operation 9585 'bitconcatenate' 'or_ln127_209' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9586 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_527)   --->   "%tmp_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_520, i32 6" [src/enc.c:124]   --->   Operation 9586 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9587 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_527)   --->   "%xor_ln125_527 = xor i8 %x_assign_312, i8 14" [src/enc.c:125]   --->   Operation 9587 'xor' 'xor_ln125_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9588 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_527 = select i1 %tmp_1182, i8 %xor_ln125_527, i8 %x_assign_312" [src/enc.c:124]   --->   Operation 9588 'select' 'select_ln124_527' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 9589 [1/1] (0.00ns)   --->   "%trunc_ln127_1195 = trunc i8 %select_ln124_527" [src/enc.c:127]   --->   Operation 9589 'trunc' 'trunc_ln127_1195' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9590 [1/1] (0.00ns)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_527, i32 7" [src/enc.c:127]   --->   Operation 9590 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9591 [1/1] (0.00ns)   --->   "%or_ln127_210 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1195, i1 %tmp_1183" [src/enc.c:127]   --->   Operation 9591 'bitconcatenate' 'or_ln127_210' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_636)   --->   "%xor_ln117_2877 = xor i8 %x_assign_314, i8 %or_ln127_207" [src/enc.c:117]   --->   Operation 9592 'xor' 'xor_ln117_2877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_636)   --->   "%xor_ln117_2878 = xor i8 %xor_ln117_2877, i8 %z_208" [src/enc.c:117]   --->   Operation 9593 'xor' 'xor_ln117_2878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_636)   --->   "%xor_ln117_2879 = xor i8 %xor_ln117_612, i8 %or_ln127_208" [src/enc.c:117]   --->   Operation 9594 'xor' 'xor_ln117_2879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_636)   --->   "%xor_ln117_2880 = xor i8 %xor_ln117_2879, i8 %x_assign_312" [src/enc.c:117]   --->   Operation 9595 'xor' 'xor_ln117_2880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9596 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_636 = xor i8 %xor_ln117_2880, i8 %xor_ln117_2878" [src/enc.c:117]   --->   Operation 9596 'xor' 'xor_ln117_636' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_637)   --->   "%xor_ln117_2881 = xor i8 %x_assign_313, i8 %or_ln127_207" [src/enc.c:117]   --->   Operation 9597 'xor' 'xor_ln117_2881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_637)   --->   "%xor_ln117_2882 = xor i8 %xor_ln117_2881, i8 %z_209" [src/enc.c:117]   --->   Operation 9598 'xor' 'xor_ln117_2882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_637)   --->   "%xor_ln117_2883 = xor i8 %xor_ln117_613, i8 %or_ln127_208" [src/enc.c:117]   --->   Operation 9599 'xor' 'xor_ln117_2883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_637)   --->   "%xor_ln117_2884 = xor i8 %xor_ln117_2883, i8 %x_assign_315" [src/enc.c:117]   --->   Operation 9600 'xor' 'xor_ln117_2884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9601 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_637 = xor i8 %xor_ln117_2884, i8 %xor_ln117_2882" [src/enc.c:117]   --->   Operation 9601 'xor' 'xor_ln117_637' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_638)   --->   "%xor_ln117_2885 = xor i8 %or_ln127_209, i8 %x_assign_314" [src/enc.c:117]   --->   Operation 9602 'xor' 'xor_ln117_2885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_638)   --->   "%xor_ln117_2886 = xor i8 %xor_ln117_2885, i8 %z_210" [src/enc.c:117]   --->   Operation 9603 'xor' 'xor_ln117_2886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_638)   --->   "%xor_ln117_2887 = xor i8 %xor_ln117_614, i8 %or_ln127_210" [src/enc.c:117]   --->   Operation 9604 'xor' 'xor_ln117_2887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_638)   --->   "%xor_ln117_2888 = xor i8 %xor_ln117_2887, i8 %x_assign_312" [src/enc.c:117]   --->   Operation 9605 'xor' 'xor_ln117_2888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9606 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_638 = xor i8 %xor_ln117_2888, i8 %xor_ln117_2886" [src/enc.c:117]   --->   Operation 9606 'xor' 'xor_ln117_638' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_639)   --->   "%xor_ln117_2889 = xor i8 %x_assign_313, i8 %or_ln127_209" [src/enc.c:117]   --->   Operation 9607 'xor' 'xor_ln117_2889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_639)   --->   "%xor_ln117_2890 = xor i8 %xor_ln117_2889, i8 %z_211" [src/enc.c:117]   --->   Operation 9608 'xor' 'xor_ln117_2890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_639)   --->   "%xor_ln117_2891 = xor i8 %x_assign_315, i8 %or_ln127_210" [src/enc.c:117]   --->   Operation 9609 'xor' 'xor_ln117_2891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_639)   --->   "%xor_ln117_2892 = xor i8 %xor_ln117_2891, i8 %xor_ln117_615" [src/enc.c:117]   --->   Operation 9610 'xor' 'xor_ln117_2892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9611 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_639 = xor i8 %xor_ln117_2892, i8 %xor_ln117_2890" [src/enc.c:117]   --->   Operation 9611 'xor' 'xor_ln117_639' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9612 [1/1] (0.99ns)   --->   "%xor_ln117_640 = xor i8 %rk_load_108, i8 %xor_ln117_628" [src/enc.c:117]   --->   Operation 9612 'xor' 'xor_ln117_640' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9613 [1/1] (0.99ns)   --->   "%xor_ln117_641 = xor i8 %rk_load_109, i8 %xor_ln117_629" [src/enc.c:117]   --->   Operation 9613 'xor' 'xor_ln117_641' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9614 [1/1] (0.99ns)   --->   "%xor_ln117_642 = xor i8 %rk_load_110, i8 %xor_ln117_630" [src/enc.c:117]   --->   Operation 9614 'xor' 'xor_ln117_642' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9615 [1/1] (0.99ns)   --->   "%xor_ln117_643 = xor i8 %rk_load_111, i8 %xor_ln117_631" [src/enc.c:117]   --->   Operation 9615 'xor' 'xor_ln117_643' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 9616 [1/1] (0.00ns)   --->   "%zext_ln166_26 = zext i8 %xor_ln117_640" [src/enc.c:166->src/enc.c:188]   --->   Operation 9616 'zext' 'zext_ln166_26' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9617 [1/1] (0.00ns)   --->   "%clefia_s1_addr_106 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_26" [src/enc.c:166->src/enc.c:188]   --->   Operation 9617 'getelementptr' 'clefia_s1_addr_106' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9618 [2/2] (3.25ns)   --->   "%z_212 = load i8 %clefia_s1_addr_106" [src/enc.c:166->src/enc.c:188]   --->   Operation 9618 'load' 'z_212' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_162 : Operation 9619 [1/1] (0.00ns)   --->   "%zext_ln167_26 = zext i8 %xor_ln117_641" [src/enc.c:167->src/enc.c:188]   --->   Operation 9619 'zext' 'zext_ln167_26' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9620 [1/1] (0.00ns)   --->   "%clefia_s0_addr_106 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_26" [src/enc.c:167->src/enc.c:188]   --->   Operation 9620 'getelementptr' 'clefia_s0_addr_106' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9621 [2/2] (3.25ns)   --->   "%z_213 = load i8 %clefia_s0_addr_106" [src/enc.c:167->src/enc.c:188]   --->   Operation 9621 'load' 'z_213' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_162 : Operation 9622 [1/1] (0.00ns)   --->   "%zext_ln168_26 = zext i8 %xor_ln117_642" [src/enc.c:168->src/enc.c:188]   --->   Operation 9622 'zext' 'zext_ln168_26' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9623 [1/1] (0.00ns)   --->   "%clefia_s1_addr_107 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_26" [src/enc.c:168->src/enc.c:188]   --->   Operation 9623 'getelementptr' 'clefia_s1_addr_107' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9624 [2/2] (3.25ns)   --->   "%z_214 = load i8 %clefia_s1_addr_107" [src/enc.c:168->src/enc.c:188]   --->   Operation 9624 'load' 'z_214' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_162 : Operation 9625 [1/1] (0.00ns)   --->   "%zext_ln169_26 = zext i8 %xor_ln117_643" [src/enc.c:169->src/enc.c:188]   --->   Operation 9625 'zext' 'zext_ln169_26' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9626 [1/1] (0.00ns)   --->   "%clefia_s0_addr_107 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_26" [src/enc.c:169->src/enc.c:188]   --->   Operation 9626 'getelementptr' 'clefia_s0_addr_107' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 9627 [2/2] (3.25ns)   --->   "%z_215 = load i8 %clefia_s0_addr_107" [src/enc.c:169->src/enc.c:188]   --->   Operation 9627 'load' 'z_215' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 163 <SV = 162> <Delay = 6.99>
ST_163 : Operation 9628 [1/1] (0.00ns)   --->   "%t_114 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i2, i5 %trunc_ln204_7, i1 %tmp_488, i2 %tmp_594" [src/enc.c:204->src/enc.c:270->src/enc.c:305]   --->   Operation 9628 'bitconcatenate' 't_114' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9629 [1/1] (0.00ns)   --->   "%t_115 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i2.i3, i3 %trunc_ln205_7, i2 %tmp_544, i3 %tmp_595" [src/enc.c:205->src/enc.c:270->src/enc.c:305]   --->   Operation 9629 'bitconcatenate' 't_115' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9630 [1/1] (0.00ns)   --->   "%rk_addr_138 = getelementptr i8 %rk, i64 0, i64 138" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9630 'getelementptr' 'rk_addr_138' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9631 [1/1] (0.99ns)   --->   "%xor_ln117_386 = xor i8 %t_114, i8 49" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9631 'xor' 'xor_ln117_386' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9632 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_386, i8 %rk_addr_138" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9632 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_163 : Operation 9633 [1/1] (0.00ns)   --->   "%rk_addr_139 = getelementptr i8 %rk, i64 0, i64 139" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9633 'getelementptr' 'rk_addr_139' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9634 [1/1] (0.99ns)   --->   "%xor_ln117_387 = xor i8 %t_115, i8 80" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9634 'xor' 'xor_ln117_387' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9635 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_387, i8 %rk_addr_139" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9635 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_163 : Operation 9636 [1/2] (3.25ns)   --->   "%z_212 = load i8 %clefia_s1_addr_106" [src/enc.c:166->src/enc.c:188]   --->   Operation 9636 'load' 'z_212' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_163 : Operation 9637 [1/2] (3.25ns)   --->   "%z_213 = load i8 %clefia_s0_addr_106" [src/enc.c:167->src/enc.c:188]   --->   Operation 9637 'load' 'z_213' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_163 : Operation 9638 [1/2] (3.25ns)   --->   "%z_214 = load i8 %clefia_s1_addr_107" [src/enc.c:168->src/enc.c:188]   --->   Operation 9638 'load' 'z_214' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_163 : Operation 9639 [1/2] (3.25ns)   --->   "%z_215 = load i8 %clefia_s0_addr_107" [src/enc.c:169->src/enc.c:188]   --->   Operation 9639 'load' 'z_215' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_163 : Operation 9640 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_528)   --->   "%tmp_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_213, i32 7" [src/enc.c:124]   --->   Operation 9640 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9641 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_528)   --->   "%xor_ln125_528 = xor i8 %z_213, i8 14" [src/enc.c:125]   --->   Operation 9641 'xor' 'xor_ln125_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9642 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_528 = select i1 %tmp_1184, i8 %xor_ln125_528, i8 %z_213" [src/enc.c:124]   --->   Operation 9642 'select' 'select_ln124_528' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9643 [1/1] (0.00ns)   --->   "%trunc_ln127_1196 = trunc i8 %select_ln124_528" [src/enc.c:127]   --->   Operation 9643 'trunc' 'trunc_ln127_1196' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9644 [1/1] (0.00ns)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_528, i32 7" [src/enc.c:127]   --->   Operation 9644 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9645 [1/1] (0.00ns)   --->   "%x_assign_316 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1196, i1 %tmp_1185" [src/enc.c:127]   --->   Operation 9645 'bitconcatenate' 'x_assign_316' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9646 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_529)   --->   "%tmp_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_528, i32 6" [src/enc.c:124]   --->   Operation 9646 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9647 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_529)   --->   "%xor_ln125_529 = xor i8 %x_assign_316, i8 14" [src/enc.c:125]   --->   Operation 9647 'xor' 'xor_ln125_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9648 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_529 = select i1 %tmp_1186, i8 %xor_ln125_529, i8 %x_assign_316" [src/enc.c:124]   --->   Operation 9648 'select' 'select_ln124_529' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9649 [1/1] (0.00ns)   --->   "%trunc_ln127_1197 = trunc i8 %select_ln124_529" [src/enc.c:127]   --->   Operation 9649 'trunc' 'trunc_ln127_1197' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9650 [1/1] (0.00ns)   --->   "%tmp_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_529, i32 7" [src/enc.c:127]   --->   Operation 9650 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9651 [1/1] (0.00ns)   --->   "%x_assign_317 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1197, i1 %tmp_1187" [src/enc.c:127]   --->   Operation 9651 'bitconcatenate' 'x_assign_317' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9652 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_530)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_529, i32 6" [src/enc.c:124]   --->   Operation 9652 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9653 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_530)   --->   "%xor_ln125_530 = xor i8 %x_assign_317, i8 14" [src/enc.c:125]   --->   Operation 9653 'xor' 'xor_ln125_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9654 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_530 = select i1 %tmp_1188, i8 %xor_ln125_530, i8 %x_assign_317" [src/enc.c:124]   --->   Operation 9654 'select' 'select_ln124_530' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9655 [1/1] (0.00ns)   --->   "%trunc_ln127_1198 = trunc i8 %select_ln124_530" [src/enc.c:127]   --->   Operation 9655 'trunc' 'trunc_ln127_1198' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9656 [1/1] (0.00ns)   --->   "%tmp_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_530, i32 7" [src/enc.c:127]   --->   Operation 9656 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9657 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_531)   --->   "%tmp_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_214, i32 7" [src/enc.c:124]   --->   Operation 9657 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9658 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_531)   --->   "%xor_ln125_531 = xor i8 %z_214, i8 14" [src/enc.c:125]   --->   Operation 9658 'xor' 'xor_ln125_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9659 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_531 = select i1 %tmp_1190, i8 %xor_ln125_531, i8 %z_214" [src/enc.c:124]   --->   Operation 9659 'select' 'select_ln124_531' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9660 [1/1] (0.00ns)   --->   "%trunc_ln127_1199 = trunc i8 %select_ln124_531" [src/enc.c:127]   --->   Operation 9660 'trunc' 'trunc_ln127_1199' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9661 [1/1] (0.00ns)   --->   "%tmp_1191 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_531, i32 7" [src/enc.c:127]   --->   Operation 9661 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9662 [1/1] (0.00ns)   --->   "%x_assign_318 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1199, i1 %tmp_1191" [src/enc.c:127]   --->   Operation 9662 'bitconcatenate' 'x_assign_318' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9663 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_532)   --->   "%tmp_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_215, i32 7" [src/enc.c:124]   --->   Operation 9663 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9664 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_532)   --->   "%xor_ln125_532 = xor i8 %z_215, i8 14" [src/enc.c:125]   --->   Operation 9664 'xor' 'xor_ln125_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9665 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_532 = select i1 %tmp_1192, i8 %xor_ln125_532, i8 %z_215" [src/enc.c:124]   --->   Operation 9665 'select' 'select_ln124_532' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9666 [1/1] (0.00ns)   --->   "%trunc_ln127_1200 = trunc i8 %select_ln124_532" [src/enc.c:127]   --->   Operation 9666 'trunc' 'trunc_ln127_1200' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9667 [1/1] (0.00ns)   --->   "%tmp_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_532, i32 7" [src/enc.c:127]   --->   Operation 9667 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9668 [1/1] (0.00ns)   --->   "%x_assign_319 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1200, i1 %tmp_1193" [src/enc.c:127]   --->   Operation 9668 'bitconcatenate' 'x_assign_319' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9669 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_533)   --->   "%tmp_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_532, i32 6" [src/enc.c:124]   --->   Operation 9669 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9670 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_533)   --->   "%xor_ln125_533 = xor i8 %x_assign_319, i8 14" [src/enc.c:125]   --->   Operation 9670 'xor' 'xor_ln125_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9671 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_533 = select i1 %tmp_1194, i8 %xor_ln125_533, i8 %x_assign_319" [src/enc.c:124]   --->   Operation 9671 'select' 'select_ln124_533' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9672 [1/1] (0.00ns)   --->   "%trunc_ln127_1201 = trunc i8 %select_ln124_533" [src/enc.c:127]   --->   Operation 9672 'trunc' 'trunc_ln127_1201' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9673 [1/1] (0.00ns)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_533, i32 7" [src/enc.c:127]   --->   Operation 9673 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9674 [1/1] (0.00ns)   --->   "%x_assign_320 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1201, i1 %tmp_1195" [src/enc.c:127]   --->   Operation 9674 'bitconcatenate' 'x_assign_320' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9675 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_534)   --->   "%tmp_1196 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_533, i32 6" [src/enc.c:124]   --->   Operation 9675 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9676 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_534)   --->   "%xor_ln125_534 = xor i8 %x_assign_320, i8 14" [src/enc.c:125]   --->   Operation 9676 'xor' 'xor_ln125_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9677 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_534 = select i1 %tmp_1196, i8 %xor_ln125_534, i8 %x_assign_320" [src/enc.c:124]   --->   Operation 9677 'select' 'select_ln124_534' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9678 [1/1] (0.00ns)   --->   "%trunc_ln127_1202 = trunc i8 %select_ln124_534" [src/enc.c:127]   --->   Operation 9678 'trunc' 'trunc_ln127_1202' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9679 [1/1] (0.00ns)   --->   "%tmp_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_534, i32 7" [src/enc.c:127]   --->   Operation 9679 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9680 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_535)   --->   "%tmp_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_212, i32 7" [src/enc.c:124]   --->   Operation 9680 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9681 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_535)   --->   "%xor_ln125_535 = xor i8 %z_212, i8 14" [src/enc.c:125]   --->   Operation 9681 'xor' 'xor_ln125_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9682 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_535 = select i1 %tmp_1198, i8 %xor_ln125_535, i8 %z_212" [src/enc.c:124]   --->   Operation 9682 'select' 'select_ln124_535' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9683 [1/1] (0.00ns)   --->   "%trunc_ln127_1203 = trunc i8 %select_ln124_535" [src/enc.c:127]   --->   Operation 9683 'trunc' 'trunc_ln127_1203' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9684 [1/1] (0.00ns)   --->   "%tmp_1199 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_535, i32 7" [src/enc.c:127]   --->   Operation 9684 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9685 [1/1] (0.00ns)   --->   "%x_assign_321 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1203, i1 %tmp_1199" [src/enc.c:127]   --->   Operation 9685 'bitconcatenate' 'x_assign_321' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9686 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_536)   --->   "%tmp_1200 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_535, i32 6" [src/enc.c:124]   --->   Operation 9686 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9687 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_536)   --->   "%xor_ln125_536 = xor i8 %x_assign_321, i8 14" [src/enc.c:125]   --->   Operation 9687 'xor' 'xor_ln125_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9688 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_536 = select i1 %tmp_1200, i8 %xor_ln125_536, i8 %x_assign_321" [src/enc.c:124]   --->   Operation 9688 'select' 'select_ln124_536' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9689 [1/1] (0.00ns)   --->   "%trunc_ln127_1204 = trunc i8 %select_ln124_536" [src/enc.c:127]   --->   Operation 9689 'trunc' 'trunc_ln127_1204' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9690 [1/1] (0.00ns)   --->   "%tmp_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_536, i32 7" [src/enc.c:127]   --->   Operation 9690 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9691 [1/1] (0.00ns)   --->   "%x_assign_322 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1204, i1 %tmp_1201" [src/enc.c:127]   --->   Operation 9691 'bitconcatenate' 'x_assign_322' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9692 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_537)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_536, i32 6" [src/enc.c:124]   --->   Operation 9692 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9693 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_537)   --->   "%xor_ln125_537 = xor i8 %x_assign_322, i8 14" [src/enc.c:125]   --->   Operation 9693 'xor' 'xor_ln125_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9694 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_537 = select i1 %tmp_1202, i8 %xor_ln125_537, i8 %x_assign_322" [src/enc.c:124]   --->   Operation 9694 'select' 'select_ln124_537' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9695 [1/1] (0.00ns)   --->   "%trunc_ln127_1205 = trunc i8 %select_ln124_537" [src/enc.c:127]   --->   Operation 9695 'trunc' 'trunc_ln127_1205' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9696 [1/1] (0.00ns)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_537, i32 7" [src/enc.c:127]   --->   Operation 9696 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9697 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_538)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_531, i32 6" [src/enc.c:124]   --->   Operation 9697 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9698 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_538)   --->   "%xor_ln125_538 = xor i8 %x_assign_318, i8 14" [src/enc.c:125]   --->   Operation 9698 'xor' 'xor_ln125_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9699 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_538 = select i1 %tmp_1204, i8 %xor_ln125_538, i8 %x_assign_318" [src/enc.c:124]   --->   Operation 9699 'select' 'select_ln124_538' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9700 [1/1] (0.00ns)   --->   "%trunc_ln127_1206 = trunc i8 %select_ln124_538" [src/enc.c:127]   --->   Operation 9700 'trunc' 'trunc_ln127_1206' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9701 [1/1] (0.00ns)   --->   "%tmp_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_538, i32 7" [src/enc.c:127]   --->   Operation 9701 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9702 [1/1] (0.00ns)   --->   "%x_assign_323 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1206, i1 %tmp_1205" [src/enc.c:127]   --->   Operation 9702 'bitconcatenate' 'x_assign_323' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9703 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_539)   --->   "%tmp_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_538, i32 6" [src/enc.c:124]   --->   Operation 9703 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9704 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_539)   --->   "%xor_ln125_539 = xor i8 %x_assign_323, i8 14" [src/enc.c:125]   --->   Operation 9704 'xor' 'xor_ln125_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 9705 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_539 = select i1 %tmp_1206, i8 %xor_ln125_539, i8 %x_assign_323" [src/enc.c:124]   --->   Operation 9705 'select' 'select_ln124_539' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 9706 [1/1] (0.00ns)   --->   "%trunc_ln127_1207 = trunc i8 %select_ln124_539" [src/enc.c:127]   --->   Operation 9706 'trunc' 'trunc_ln127_1207' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 9707 [1/1] (0.00ns)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_539, i32 7" [src/enc.c:127]   --->   Operation 9707 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>

State 164 <SV = 163> <Delay = 4.24>
ST_164 : Operation 9708 [1/1] (0.00ns)   --->   "%t_116 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i3.i3.i1, i1 %trunc_ln206_7, i3 %tmp_579, i3 %trunc_ln209_4, i1 %tmp_485" [src/enc.c:206->src/enc.c:270->src/enc.c:305]   --->   Operation 9708 'bitconcatenate' 't_116' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9709 [1/1] (0.00ns)   --->   "%t_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i2.i1.i1.i1, i3 %tmp_596, i2 %trunc_ln209_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518" [src/enc.c:207->src/enc.c:270->src/enc.c:305]   --->   Operation 9709 'bitconcatenate' 't_117' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9710 [1/1] (0.00ns)   --->   "%rk_addr_140 = getelementptr i8 %rk, i64 0, i64 140" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9710 'getelementptr' 'rk_addr_140' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9711 [1/1] (0.99ns)   --->   "%xor_ln117_388 = xor i8 %t_116, i8 60" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9711 'xor' 'xor_ln117_388' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9712 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_388, i8 %rk_addr_140" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9712 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_164 : Operation 9713 [1/1] (0.00ns)   --->   "%rk_addr_141 = getelementptr i8 %rk, i64 0, i64 141" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9713 'getelementptr' 'rk_addr_141' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9714 [1/1] (0.99ns)   --->   "%xor_ln117_389 = xor i8 %t_117, i8 151" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9714 'xor' 'xor_ln117_389' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9715 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_389, i8 %rk_addr_141" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9715 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_164 : Operation 9716 [1/1] (0.00ns)   --->   "%or_ln127_211 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1198, i1 %tmp_1189" [src/enc.c:127]   --->   Operation 9716 'bitconcatenate' 'or_ln127_211' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9717 [1/1] (0.00ns)   --->   "%or_ln127_212 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1202, i1 %tmp_1197" [src/enc.c:127]   --->   Operation 9717 'bitconcatenate' 'or_ln127_212' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9718 [1/1] (0.00ns)   --->   "%or_ln127_213 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1205, i1 %tmp_1203" [src/enc.c:127]   --->   Operation 9718 'bitconcatenate' 'or_ln127_213' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9719 [1/1] (0.00ns)   --->   "%or_ln127_214 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1207, i1 %tmp_1207" [src/enc.c:127]   --->   Operation 9719 'bitconcatenate' 'or_ln127_214' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 9720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_644)   --->   "%xor_ln117_2893 = xor i8 %x_assign_319, i8 %or_ln127_211" [src/enc.c:117]   --->   Operation 9720 'xor' 'xor_ln117_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_644)   --->   "%xor_ln117_2894 = xor i8 %xor_ln117_2893, i8 %z_212" [src/enc.c:117]   --->   Operation 9721 'xor' 'xor_ln117_2894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_644)   --->   "%xor_ln117_2895 = xor i8 %xor_ln117_604, i8 %or_ln127_212" [src/enc.c:117]   --->   Operation 9722 'xor' 'xor_ln117_2895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_644)   --->   "%xor_ln117_2896 = xor i8 %xor_ln117_2895, i8 %x_assign_318" [src/enc.c:117]   --->   Operation 9723 'xor' 'xor_ln117_2896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9724 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_644 = xor i8 %xor_ln117_2896, i8 %xor_ln117_2894" [src/enc.c:117]   --->   Operation 9724 'xor' 'xor_ln117_644' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_645)   --->   "%xor_ln117_2897 = xor i8 %x_assign_319, i8 %or_ln127_213" [src/enc.c:117]   --->   Operation 9725 'xor' 'xor_ln117_2897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_645)   --->   "%xor_ln117_2898 = xor i8 %xor_ln117_2897, i8 %z_213" [src/enc.c:117]   --->   Operation 9726 'xor' 'xor_ln117_2898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_645)   --->   "%xor_ln117_2899 = xor i8 %xor_ln117_605, i8 %or_ln127_214" [src/enc.c:117]   --->   Operation 9727 'xor' 'xor_ln117_2899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_645)   --->   "%xor_ln117_2900 = xor i8 %xor_ln117_2899, i8 %x_assign_318" [src/enc.c:117]   --->   Operation 9728 'xor' 'xor_ln117_2900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9729 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_645 = xor i8 %xor_ln117_2900, i8 %xor_ln117_2898" [src/enc.c:117]   --->   Operation 9729 'xor' 'xor_ln117_645' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_646)   --->   "%xor_ln117_2901 = xor i8 %x_assign_316, i8 %or_ln127_211" [src/enc.c:117]   --->   Operation 9730 'xor' 'xor_ln117_2901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_646)   --->   "%xor_ln117_2902 = xor i8 %xor_ln117_2901, i8 %z_214" [src/enc.c:117]   --->   Operation 9731 'xor' 'xor_ln117_2902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_646)   --->   "%xor_ln117_2903 = xor i8 %x_assign_321, i8 %or_ln127_212" [src/enc.c:117]   --->   Operation 9732 'xor' 'xor_ln117_2903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_646)   --->   "%xor_ln117_2904 = xor i8 %xor_ln117_2903, i8 %xor_ln117_606" [src/enc.c:117]   --->   Operation 9733 'xor' 'xor_ln117_2904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9734 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_646 = xor i8 %xor_ln117_2904, i8 %xor_ln117_2902" [src/enc.c:117]   --->   Operation 9734 'xor' 'xor_ln117_646' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_647)   --->   "%xor_ln117_2905 = xor i8 %x_assign_316, i8 %or_ln127_213" [src/enc.c:117]   --->   Operation 9735 'xor' 'xor_ln117_2905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_647)   --->   "%xor_ln117_2906 = xor i8 %xor_ln117_2905, i8 %z_215" [src/enc.c:117]   --->   Operation 9736 'xor' 'xor_ln117_2906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_647)   --->   "%xor_ln117_2907 = xor i8 %x_assign_321, i8 %or_ln127_214" [src/enc.c:117]   --->   Operation 9737 'xor' 'xor_ln117_2907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_647)   --->   "%xor_ln117_2908 = xor i8 %xor_ln117_2907, i8 %xor_ln117_607" [src/enc.c:117]   --->   Operation 9738 'xor' 'xor_ln117_2908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 9739 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_647 = xor i8 %xor_ln117_2908, i8 %xor_ln117_2906" [src/enc.c:117]   --->   Operation 9739 'xor' 'xor_ln117_647' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.25>
ST_165 : Operation 9740 [2/2] (3.25ns)   --->   "%rk_load_115 = load i8 %rk_addr_131" [src/enc.c:117]   --->   Operation 9740 'load' 'rk_load_115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_165 : Operation 9741 [2/2] (3.25ns)   --->   "%rk_load_116 = load i8 %rk_addr_132" [src/enc.c:117]   --->   Operation 9741 'load' 'rk_load_116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 166 <SV = 165> <Delay = 3.25>
ST_166 : Operation 9742 [1/2] (3.25ns)   --->   "%rk_load_115 = load i8 %rk_addr_131" [src/enc.c:117]   --->   Operation 9742 'load' 'rk_load_115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_166 : Operation 9743 [1/2] (3.25ns)   --->   "%rk_load_116 = load i8 %rk_addr_132" [src/enc.c:117]   --->   Operation 9743 'load' 'rk_load_116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_166 : Operation 9744 [2/2] (3.25ns)   --->   "%rk_load_117 = load i8 %rk_addr_133" [src/enc.c:117]   --->   Operation 9744 'load' 'rk_load_117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_166 : Operation 9745 [2/2] (3.25ns)   --->   "%rk_load_118 = load i8 %rk_addr_134" [src/enc.c:117]   --->   Operation 9745 'load' 'rk_load_118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 167 <SV = 166> <Delay = 3.25>
ST_167 : Operation 9746 [2/2] (3.25ns)   --->   "%rk_load_112 = load i8 %rk_addr_128" [src/enc.c:117]   --->   Operation 9746 'load' 'rk_load_112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_167 : Operation 9747 [1/2] (3.25ns)   --->   "%rk_load_117 = load i8 %rk_addr_133" [src/enc.c:117]   --->   Operation 9747 'load' 'rk_load_117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_167 : Operation 9748 [1/2] (3.25ns)   --->   "%rk_load_118 = load i8 %rk_addr_134" [src/enc.c:117]   --->   Operation 9748 'load' 'rk_load_118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_167 : Operation 9749 [2/2] (3.25ns)   --->   "%rk_load_119 = load i8 %rk_addr_135" [src/enc.c:117]   --->   Operation 9749 'load' 'rk_load_119' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 168 <SV = 167> <Delay = 4.24>
ST_168 : Operation 9750 [1/2] (3.25ns)   --->   "%rk_load_112 = load i8 %rk_addr_128" [src/enc.c:117]   --->   Operation 9750 'load' 'rk_load_112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_168 : Operation 9751 [2/2] (3.25ns)   --->   "%rk_load_113 = load i8 %rk_addr_129" [src/enc.c:117]   --->   Operation 9751 'load' 'rk_load_113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_168 : Operation 9752 [2/2] (3.25ns)   --->   "%rk_load_114 = load i8 %rk_addr_130" [src/enc.c:117]   --->   Operation 9752 'load' 'rk_load_114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_168 : Operation 9753 [1/1] (0.99ns)   --->   "%xor_ln117_656 = xor i8 %rk_load_116, i8 %xor_ln117_644" [src/enc.c:117]   --->   Operation 9753 'xor' 'xor_ln117_656' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 9754 [1/1] (0.99ns)   --->   "%xor_ln117_658 = xor i8 %rk_load_118, i8 %xor_ln117_646" [src/enc.c:117]   --->   Operation 9754 'xor' 'xor_ln117_658' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 9755 [1/2] (3.25ns)   --->   "%rk_load_119 = load i8 %rk_addr_135" [src/enc.c:117]   --->   Operation 9755 'load' 'rk_load_119' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_168 : Operation 9756 [1/1] (0.00ns)   --->   "%zext_ln166_27 = zext i8 %xor_ln117_656" [src/enc.c:166->src/enc.c:188]   --->   Operation 9756 'zext' 'zext_ln166_27' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 9757 [1/1] (0.00ns)   --->   "%clefia_s1_addr_110 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_27" [src/enc.c:166->src/enc.c:188]   --->   Operation 9757 'getelementptr' 'clefia_s1_addr_110' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 9758 [2/2] (3.25ns)   --->   "%z_220 = load i8 %clefia_s1_addr_110" [src/enc.c:166->src/enc.c:188]   --->   Operation 9758 'load' 'z_220' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_168 : Operation 9759 [1/1] (0.00ns)   --->   "%zext_ln168_27 = zext i8 %xor_ln117_658" [src/enc.c:168->src/enc.c:188]   --->   Operation 9759 'zext' 'zext_ln168_27' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 9760 [1/1] (0.00ns)   --->   "%clefia_s1_addr_111 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_27" [src/enc.c:168->src/enc.c:188]   --->   Operation 9760 'getelementptr' 'clefia_s1_addr_111' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 9761 [2/2] (3.25ns)   --->   "%z_222 = load i8 %clefia_s1_addr_111" [src/enc.c:168->src/enc.c:188]   --->   Operation 9761 'load' 'z_222' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 169 <SV = 168> <Delay = 6.99>
ST_169 : Operation 9762 [1/1] (0.00ns)   --->   "%rk_addr_148 = getelementptr i8 %rk, i64 0, i64 148" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9762 'getelementptr' 'rk_addr_148' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9763 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_396, i8 %rk_addr_148" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9763 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_169 : Operation 9764 [1/1] (0.00ns)   --->   "%rk_addr_149 = getelementptr i8 %rk, i64 0, i64 149" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9764 'getelementptr' 'rk_addr_149' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9765 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_397, i8 %rk_addr_149" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9765 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_169 : Operation 9766 [1/2] (3.25ns)   --->   "%rk_load_113 = load i8 %rk_addr_129" [src/enc.c:117]   --->   Operation 9766 'load' 'rk_load_113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_169 : Operation 9767 [1/2] (3.25ns)   --->   "%rk_load_114 = load i8 %rk_addr_130" [src/enc.c:117]   --->   Operation 9767 'load' 'rk_load_114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_169 : Operation 9768 [1/1] (0.99ns)   --->   "%xor_ln117_657 = xor i8 %rk_load_117, i8 %xor_ln117_645" [src/enc.c:117]   --->   Operation 9768 'xor' 'xor_ln117_657' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9769 [1/1] (0.99ns)   --->   "%xor_ln117_659 = xor i8 %rk_load_119, i8 %xor_ln117_647" [src/enc.c:117]   --->   Operation 9769 'xor' 'xor_ln117_659' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9770 [1/2] (3.25ns)   --->   "%z_220 = load i8 %clefia_s1_addr_110" [src/enc.c:166->src/enc.c:188]   --->   Operation 9770 'load' 'z_220' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_169 : Operation 9771 [1/1] (0.00ns)   --->   "%zext_ln167_27 = zext i8 %xor_ln117_657" [src/enc.c:167->src/enc.c:188]   --->   Operation 9771 'zext' 'zext_ln167_27' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9772 [1/1] (0.00ns)   --->   "%clefia_s0_addr_110 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_27" [src/enc.c:167->src/enc.c:188]   --->   Operation 9772 'getelementptr' 'clefia_s0_addr_110' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9773 [2/2] (3.25ns)   --->   "%z_221 = load i8 %clefia_s0_addr_110" [src/enc.c:167->src/enc.c:188]   --->   Operation 9773 'load' 'z_221' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_169 : Operation 9774 [1/2] (3.25ns)   --->   "%z_222 = load i8 %clefia_s1_addr_111" [src/enc.c:168->src/enc.c:188]   --->   Operation 9774 'load' 'z_222' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_169 : Operation 9775 [1/1] (0.00ns)   --->   "%zext_ln169_27 = zext i8 %xor_ln117_659" [src/enc.c:169->src/enc.c:188]   --->   Operation 9775 'zext' 'zext_ln169_27' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9776 [1/1] (0.00ns)   --->   "%clefia_s0_addr_111 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_27" [src/enc.c:169->src/enc.c:188]   --->   Operation 9776 'getelementptr' 'clefia_s0_addr_111' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9777 [2/2] (3.25ns)   --->   "%z_223 = load i8 %clefia_s0_addr_111" [src/enc.c:169->src/enc.c:188]   --->   Operation 9777 'load' 'z_223' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_169 : Operation 9778 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_551)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_222, i32 7" [src/enc.c:124]   --->   Operation 9778 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9779 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_551)   --->   "%xor_ln125_551 = xor i8 %z_222, i8 14" [src/enc.c:125]   --->   Operation 9779 'xor' 'xor_ln125_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9780 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_551 = select i1 %tmp_1230, i8 %xor_ln125_551, i8 %z_222" [src/enc.c:124]   --->   Operation 9780 'select' 'select_ln124_551' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 9781 [1/1] (0.00ns)   --->   "%trunc_ln127_1219 = trunc i8 %select_ln124_551" [src/enc.c:127]   --->   Operation 9781 'trunc' 'trunc_ln127_1219' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9782 [1/1] (0.00ns)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_551, i32 7" [src/enc.c:127]   --->   Operation 9782 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9783 [1/1] (0.00ns)   --->   "%x_assign_330 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1219, i1 %tmp_1231" [src/enc.c:127]   --->   Operation 9783 'bitconcatenate' 'x_assign_330' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9784 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_555)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_220, i32 7" [src/enc.c:124]   --->   Operation 9784 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9785 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_555)   --->   "%xor_ln125_555 = xor i8 %z_220, i8 14" [src/enc.c:125]   --->   Operation 9785 'xor' 'xor_ln125_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9786 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_555 = select i1 %tmp_1238, i8 %xor_ln125_555, i8 %z_220" [src/enc.c:124]   --->   Operation 9786 'select' 'select_ln124_555' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 9787 [1/1] (0.00ns)   --->   "%trunc_ln127_1223 = trunc i8 %select_ln124_555" [src/enc.c:127]   --->   Operation 9787 'trunc' 'trunc_ln127_1223' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9788 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_555, i32 7" [src/enc.c:127]   --->   Operation 9788 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9789 [1/1] (0.00ns)   --->   "%x_assign_333 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1223, i1 %tmp_1239" [src/enc.c:127]   --->   Operation 9789 'bitconcatenate' 'x_assign_333' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9790 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_556)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_555, i32 6" [src/enc.c:124]   --->   Operation 9790 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9791 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_556)   --->   "%xor_ln125_556 = xor i8 %x_assign_333, i8 14" [src/enc.c:125]   --->   Operation 9791 'xor' 'xor_ln125_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9792 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_556 = select i1 %tmp_1240, i8 %xor_ln125_556, i8 %x_assign_333" [src/enc.c:124]   --->   Operation 9792 'select' 'select_ln124_556' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 9793 [1/1] (0.00ns)   --->   "%trunc_ln127_1224 = trunc i8 %select_ln124_556" [src/enc.c:127]   --->   Operation 9793 'trunc' 'trunc_ln127_1224' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9794 [1/1] (0.00ns)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_556, i32 7" [src/enc.c:127]   --->   Operation 9794 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9795 [1/1] (0.00ns)   --->   "%x_assign_334 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1224, i1 %tmp_1241" [src/enc.c:127]   --->   Operation 9795 'bitconcatenate' 'x_assign_334' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9796 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_557)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_556, i32 6" [src/enc.c:124]   --->   Operation 9796 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9797 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_557)   --->   "%xor_ln125_557 = xor i8 %x_assign_334, i8 14" [src/enc.c:125]   --->   Operation 9797 'xor' 'xor_ln125_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9798 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_557 = select i1 %tmp_1242, i8 %xor_ln125_557, i8 %x_assign_334" [src/enc.c:124]   --->   Operation 9798 'select' 'select_ln124_557' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 9799 [1/1] (0.00ns)   --->   "%trunc_ln127_1225 = trunc i8 %select_ln124_557" [src/enc.c:127]   --->   Operation 9799 'trunc' 'trunc_ln127_1225' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9800 [1/1] (0.00ns)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_557, i32 7" [src/enc.c:127]   --->   Operation 9800 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9801 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_558)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_551, i32 6" [src/enc.c:124]   --->   Operation 9801 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9802 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_558)   --->   "%xor_ln125_558 = xor i8 %x_assign_330, i8 14" [src/enc.c:125]   --->   Operation 9802 'xor' 'xor_ln125_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9803 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_558 = select i1 %tmp_1244, i8 %xor_ln125_558, i8 %x_assign_330" [src/enc.c:124]   --->   Operation 9803 'select' 'select_ln124_558' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 9804 [1/1] (0.00ns)   --->   "%trunc_ln127_1226 = trunc i8 %select_ln124_558" [src/enc.c:127]   --->   Operation 9804 'trunc' 'trunc_ln127_1226' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9805 [1/1] (0.00ns)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_558, i32 7" [src/enc.c:127]   --->   Operation 9805 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9806 [1/1] (0.00ns)   --->   "%x_assign_335 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1226, i1 %tmp_1245" [src/enc.c:127]   --->   Operation 9806 'bitconcatenate' 'x_assign_335' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9807 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_559)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_558, i32 6" [src/enc.c:124]   --->   Operation 9807 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9808 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_559)   --->   "%xor_ln125_559 = xor i8 %x_assign_335, i8 14" [src/enc.c:125]   --->   Operation 9808 'xor' 'xor_ln125_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 9809 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_559 = select i1 %tmp_1246, i8 %xor_ln125_559, i8 %x_assign_335" [src/enc.c:124]   --->   Operation 9809 'select' 'select_ln124_559' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 9810 [1/1] (0.00ns)   --->   "%trunc_ln127_1227 = trunc i8 %select_ln124_559" [src/enc.c:127]   --->   Operation 9810 'trunc' 'trunc_ln127_1227' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 9811 [1/1] (0.00ns)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_559, i32 7" [src/enc.c:127]   --->   Operation 9811 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>

State 170 <SV = 169> <Delay = 6.99>
ST_170 : Operation 9812 [1/1] (0.00ns)   --->   "%rk_addr_150 = getelementptr i8 %rk, i64 0, i64 150" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9812 'getelementptr' 'rk_addr_150' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9813 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_398, i8 %rk_addr_150" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9813 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_170 : Operation 9814 [1/1] (0.00ns)   --->   "%rk_addr_151 = getelementptr i8 %rk, i64 0, i64 151" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9814 'getelementptr' 'rk_addr_151' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9815 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_399, i8 %rk_addr_151" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9815 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_170 : Operation 9816 [1/1] (0.99ns)   --->   "%xor_ln117_648 = xor i8 %rk_load_112, i8 %xor_ln117_636" [src/enc.c:117]   --->   Operation 9816 'xor' 'xor_ln117_648' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9817 [1/1] (0.99ns)   --->   "%xor_ln117_649 = xor i8 %rk_load_113, i8 %xor_ln117_637" [src/enc.c:117]   --->   Operation 9817 'xor' 'xor_ln117_649' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9818 [1/1] (0.99ns)   --->   "%xor_ln117_650 = xor i8 %rk_load_114, i8 %xor_ln117_638" [src/enc.c:117]   --->   Operation 9818 'xor' 'xor_ln117_650' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9819 [1/1] (0.99ns)   --->   "%xor_ln117_651 = xor i8 %rk_load_115, i8 %xor_ln117_639" [src/enc.c:117]   --->   Operation 9819 'xor' 'xor_ln117_651' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9820 [1/1] (0.00ns)   --->   "%zext_ln143_27 = zext i8 %xor_ln117_648" [src/enc.c:143->src/enc.c:187]   --->   Operation 9820 'zext' 'zext_ln143_27' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9821 [1/1] (0.00ns)   --->   "%clefia_s0_addr_108 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_27" [src/enc.c:143->src/enc.c:187]   --->   Operation 9821 'getelementptr' 'clefia_s0_addr_108' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9822 [2/2] (3.25ns)   --->   "%z_216 = load i8 %clefia_s0_addr_108" [src/enc.c:143->src/enc.c:187]   --->   Operation 9822 'load' 'z_216' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_170 : Operation 9823 [1/1] (0.00ns)   --->   "%zext_ln144_27 = zext i8 %xor_ln117_649" [src/enc.c:144->src/enc.c:187]   --->   Operation 9823 'zext' 'zext_ln144_27' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9824 [1/1] (0.00ns)   --->   "%clefia_s1_addr_108 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_27" [src/enc.c:144->src/enc.c:187]   --->   Operation 9824 'getelementptr' 'clefia_s1_addr_108' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9825 [2/2] (3.25ns)   --->   "%z_217 = load i8 %clefia_s1_addr_108" [src/enc.c:144->src/enc.c:187]   --->   Operation 9825 'load' 'z_217' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_170 : Operation 9826 [1/1] (0.00ns)   --->   "%zext_ln145_27 = zext i8 %xor_ln117_650" [src/enc.c:145->src/enc.c:187]   --->   Operation 9826 'zext' 'zext_ln145_27' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9827 [1/1] (0.00ns)   --->   "%clefia_s0_addr_109 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_27" [src/enc.c:145->src/enc.c:187]   --->   Operation 9827 'getelementptr' 'clefia_s0_addr_109' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9828 [2/2] (3.25ns)   --->   "%z_218 = load i8 %clefia_s0_addr_109" [src/enc.c:145->src/enc.c:187]   --->   Operation 9828 'load' 'z_218' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_170 : Operation 9829 [1/1] (0.00ns)   --->   "%zext_ln146_27 = zext i8 %xor_ln117_651" [src/enc.c:146->src/enc.c:187]   --->   Operation 9829 'zext' 'zext_ln146_27' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9830 [1/1] (0.00ns)   --->   "%clefia_s1_addr_109 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_27" [src/enc.c:146->src/enc.c:187]   --->   Operation 9830 'getelementptr' 'clefia_s1_addr_109' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9831 [2/2] (3.25ns)   --->   "%z_219 = load i8 %clefia_s1_addr_109" [src/enc.c:146->src/enc.c:187]   --->   Operation 9831 'load' 'z_219' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_170 : Operation 9832 [1/2] (3.25ns)   --->   "%z_221 = load i8 %clefia_s0_addr_110" [src/enc.c:167->src/enc.c:188]   --->   Operation 9832 'load' 'z_221' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_170 : Operation 9833 [1/2] (3.25ns)   --->   "%z_223 = load i8 %clefia_s0_addr_111" [src/enc.c:169->src/enc.c:188]   --->   Operation 9833 'load' 'z_223' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_170 : Operation 9834 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_548)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_221, i32 7" [src/enc.c:124]   --->   Operation 9834 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9835 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_548)   --->   "%xor_ln125_548 = xor i8 %z_221, i8 14" [src/enc.c:125]   --->   Operation 9835 'xor' 'xor_ln125_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9836 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_548 = select i1 %tmp_1224, i8 %xor_ln125_548, i8 %z_221" [src/enc.c:124]   --->   Operation 9836 'select' 'select_ln124_548' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 9837 [1/1] (0.00ns)   --->   "%trunc_ln127_1216 = trunc i8 %select_ln124_548" [src/enc.c:127]   --->   Operation 9837 'trunc' 'trunc_ln127_1216' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9838 [1/1] (0.00ns)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_548, i32 7" [src/enc.c:127]   --->   Operation 9838 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9839 [1/1] (0.00ns)   --->   "%x_assign_328 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1216, i1 %tmp_1225" [src/enc.c:127]   --->   Operation 9839 'bitconcatenate' 'x_assign_328' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9840 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_549)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_548, i32 6" [src/enc.c:124]   --->   Operation 9840 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9841 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_549)   --->   "%xor_ln125_549 = xor i8 %x_assign_328, i8 14" [src/enc.c:125]   --->   Operation 9841 'xor' 'xor_ln125_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9842 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_549 = select i1 %tmp_1226, i8 %xor_ln125_549, i8 %x_assign_328" [src/enc.c:124]   --->   Operation 9842 'select' 'select_ln124_549' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 9843 [1/1] (0.00ns)   --->   "%trunc_ln127_1217 = trunc i8 %select_ln124_549" [src/enc.c:127]   --->   Operation 9843 'trunc' 'trunc_ln127_1217' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9844 [1/1] (0.00ns)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_549, i32 7" [src/enc.c:127]   --->   Operation 9844 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9845 [1/1] (0.00ns)   --->   "%x_assign_329 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1217, i1 %tmp_1227" [src/enc.c:127]   --->   Operation 9845 'bitconcatenate' 'x_assign_329' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9846 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_550)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_549, i32 6" [src/enc.c:124]   --->   Operation 9846 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9847 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_550)   --->   "%xor_ln125_550 = xor i8 %x_assign_329, i8 14" [src/enc.c:125]   --->   Operation 9847 'xor' 'xor_ln125_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9848 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_550 = select i1 %tmp_1228, i8 %xor_ln125_550, i8 %x_assign_329" [src/enc.c:124]   --->   Operation 9848 'select' 'select_ln124_550' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 9849 [1/1] (0.00ns)   --->   "%trunc_ln127_1218 = trunc i8 %select_ln124_550" [src/enc.c:127]   --->   Operation 9849 'trunc' 'trunc_ln127_1218' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9850 [1/1] (0.00ns)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_550, i32 7" [src/enc.c:127]   --->   Operation 9850 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9851 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_552)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_223, i32 7" [src/enc.c:124]   --->   Operation 9851 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9852 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_552)   --->   "%xor_ln125_552 = xor i8 %z_223, i8 14" [src/enc.c:125]   --->   Operation 9852 'xor' 'xor_ln125_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9853 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_552 = select i1 %tmp_1232, i8 %xor_ln125_552, i8 %z_223" [src/enc.c:124]   --->   Operation 9853 'select' 'select_ln124_552' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 9854 [1/1] (0.00ns)   --->   "%trunc_ln127_1220 = trunc i8 %select_ln124_552" [src/enc.c:127]   --->   Operation 9854 'trunc' 'trunc_ln127_1220' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9855 [1/1] (0.00ns)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_552, i32 7" [src/enc.c:127]   --->   Operation 9855 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9856 [1/1] (0.00ns)   --->   "%x_assign_331 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1220, i1 %tmp_1233" [src/enc.c:127]   --->   Operation 9856 'bitconcatenate' 'x_assign_331' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9857 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_553)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_552, i32 6" [src/enc.c:124]   --->   Operation 9857 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9858 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_553)   --->   "%xor_ln125_553 = xor i8 %x_assign_331, i8 14" [src/enc.c:125]   --->   Operation 9858 'xor' 'xor_ln125_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9859 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_553 = select i1 %tmp_1234, i8 %xor_ln125_553, i8 %x_assign_331" [src/enc.c:124]   --->   Operation 9859 'select' 'select_ln124_553' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 9860 [1/1] (0.00ns)   --->   "%trunc_ln127_1221 = trunc i8 %select_ln124_553" [src/enc.c:127]   --->   Operation 9860 'trunc' 'trunc_ln127_1221' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9861 [1/1] (0.00ns)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_553, i32 7" [src/enc.c:127]   --->   Operation 9861 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9862 [1/1] (0.00ns)   --->   "%x_assign_332 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1221, i1 %tmp_1235" [src/enc.c:127]   --->   Operation 9862 'bitconcatenate' 'x_assign_332' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9863 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_554)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_553, i32 6" [src/enc.c:124]   --->   Operation 9863 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9864 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_554)   --->   "%xor_ln125_554 = xor i8 %x_assign_332, i8 14" [src/enc.c:125]   --->   Operation 9864 'xor' 'xor_ln125_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9865 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_554 = select i1 %tmp_1236, i8 %xor_ln125_554, i8 %x_assign_332" [src/enc.c:124]   --->   Operation 9865 'select' 'select_ln124_554' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 9866 [1/1] (0.00ns)   --->   "%trunc_ln127_1222 = trunc i8 %select_ln124_554" [src/enc.c:127]   --->   Operation 9866 'trunc' 'trunc_ln127_1222' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9867 [1/1] (0.00ns)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_554, i32 7" [src/enc.c:127]   --->   Operation 9867 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9868 [1/1] (0.00ns)   --->   "%or_ln127_221 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1225, i1 %tmp_1243" [src/enc.c:127]   --->   Operation 9868 'bitconcatenate' 'or_ln127_221' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9869 [1/1] (0.00ns)   --->   "%or_ln127_222 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1227, i1 %tmp_1247" [src/enc.c:127]   --->   Operation 9869 'bitconcatenate' 'or_ln127_222' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 9870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_661)   --->   "%xor_ln117_2929 = xor i8 %x_assign_331, i8 %or_ln127_221" [src/enc.c:117]   --->   Operation 9870 'xor' 'xor_ln117_2929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_661)   --->   "%xor_ln117_2930 = xor i8 %xor_ln117_2929, i8 %z_221" [src/enc.c:117]   --->   Operation 9871 'xor' 'xor_ln117_2930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_661)   --->   "%xor_ln117_2931 = xor i8 %xor_ln117_621, i8 %or_ln127_222" [src/enc.c:117]   --->   Operation 9872 'xor' 'xor_ln117_2931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_661)   --->   "%xor_ln117_2932 = xor i8 %xor_ln117_2931, i8 %x_assign_330" [src/enc.c:117]   --->   Operation 9873 'xor' 'xor_ln117_2932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9874 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_661 = xor i8 %xor_ln117_2932, i8 %xor_ln117_2930" [src/enc.c:117]   --->   Operation 9874 'xor' 'xor_ln117_661' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_663)   --->   "%xor_ln117_2937 = xor i8 %x_assign_328, i8 %or_ln127_221" [src/enc.c:117]   --->   Operation 9875 'xor' 'xor_ln117_2937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_663)   --->   "%xor_ln117_2938 = xor i8 %xor_ln117_2937, i8 %z_223" [src/enc.c:117]   --->   Operation 9876 'xor' 'xor_ln117_2938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_663)   --->   "%xor_ln117_2939 = xor i8 %x_assign_333, i8 %or_ln127_222" [src/enc.c:117]   --->   Operation 9877 'xor' 'xor_ln117_2939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_663)   --->   "%xor_ln117_2940 = xor i8 %xor_ln117_2939, i8 %xor_ln117_623" [src/enc.c:117]   --->   Operation 9878 'xor' 'xor_ln117_2940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 9879 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_663 = xor i8 %xor_ln117_2940, i8 %xor_ln117_2938" [src/enc.c:117]   --->   Operation 9879 'xor' 'xor_ln117_663' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 6.74>
ST_171 : Operation 9880 [1/1] (0.00ns)   --->   "%t_120 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln202_6, i1 %tmp_599" [src/enc.c:211->src/enc.c:270->src/enc.c:305]   --->   Operation 9880 'bitconcatenate' 't_120' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9881 [1/1] (0.00ns)   --->   "%rk_addr_144 = getelementptr i8 %rk, i64 0, i64 144" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9881 'getelementptr' 'rk_addr_144' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9882 [1/1] (0.99ns)   --->   "%xor_ln117_392 = xor i8 %t_120, i8 16" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9882 'xor' 'xor_ln117_392' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9883 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_392, i8 %rk_addr_144" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9883 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_171 : Operation 9884 [1/1] (0.00ns)   --->   "%rk_addr_145 = getelementptr i8 %rk, i64 0, i64 145" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9884 'getelementptr' 'rk_addr_145' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9885 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_393, i8 %rk_addr_145" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9885 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_171 : Operation 9886 [1/2] (3.25ns)   --->   "%z_216 = load i8 %clefia_s0_addr_108" [src/enc.c:143->src/enc.c:187]   --->   Operation 9886 'load' 'z_216' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_171 : Operation 9887 [1/2] (3.25ns)   --->   "%z_217 = load i8 %clefia_s1_addr_108" [src/enc.c:144->src/enc.c:187]   --->   Operation 9887 'load' 'z_217' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_171 : Operation 9888 [1/2] (3.25ns)   --->   "%z_218 = load i8 %clefia_s0_addr_109" [src/enc.c:145->src/enc.c:187]   --->   Operation 9888 'load' 'z_218' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_171 : Operation 9889 [1/2] (3.25ns)   --->   "%z_219 = load i8 %clefia_s1_addr_109" [src/enc.c:146->src/enc.c:187]   --->   Operation 9889 'load' 'z_219' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_171 : Operation 9890 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_540)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_217, i32 7" [src/enc.c:124]   --->   Operation 9890 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9891 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_540)   --->   "%xor_ln125_540 = xor i8 %z_217, i8 14" [src/enc.c:125]   --->   Operation 9891 'xor' 'xor_ln125_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9892 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_540 = select i1 %tmp_1208, i8 %xor_ln125_540, i8 %z_217" [src/enc.c:124]   --->   Operation 9892 'select' 'select_ln124_540' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9893 [1/1] (0.00ns)   --->   "%trunc_ln127_1208 = trunc i8 %select_ln124_540" [src/enc.c:127]   --->   Operation 9893 'trunc' 'trunc_ln127_1208' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9894 [1/1] (0.00ns)   --->   "%tmp_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_540, i32 7" [src/enc.c:127]   --->   Operation 9894 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9895 [1/1] (0.00ns)   --->   "%x_assign_324 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1208, i1 %tmp_1209" [src/enc.c:127]   --->   Operation 9895 'bitconcatenate' 'x_assign_324' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9896 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_541)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_218, i32 7" [src/enc.c:124]   --->   Operation 9896 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9897 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_541)   --->   "%xor_ln125_541 = xor i8 %z_218, i8 14" [src/enc.c:125]   --->   Operation 9897 'xor' 'xor_ln125_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9898 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_541 = select i1 %tmp_1210, i8 %xor_ln125_541, i8 %z_218" [src/enc.c:124]   --->   Operation 9898 'select' 'select_ln124_541' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9899 [1/1] (0.00ns)   --->   "%trunc_ln127_1209 = trunc i8 %select_ln124_541" [src/enc.c:127]   --->   Operation 9899 'trunc' 'trunc_ln127_1209' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9900 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_541, i32 7" [src/enc.c:127]   --->   Operation 9900 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9901 [1/1] (0.00ns)   --->   "%x_assign_325 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1209, i1 %tmp_1211" [src/enc.c:127]   --->   Operation 9901 'bitconcatenate' 'x_assign_325' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9902 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_542)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_541, i32 6" [src/enc.c:124]   --->   Operation 9902 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9903 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_542)   --->   "%xor_ln125_542 = xor i8 %x_assign_325, i8 14" [src/enc.c:125]   --->   Operation 9903 'xor' 'xor_ln125_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9904 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_542 = select i1 %tmp_1212, i8 %xor_ln125_542, i8 %x_assign_325" [src/enc.c:124]   --->   Operation 9904 'select' 'select_ln124_542' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9905 [1/1] (0.00ns)   --->   "%trunc_ln127_1210 = trunc i8 %select_ln124_542" [src/enc.c:127]   --->   Operation 9905 'trunc' 'trunc_ln127_1210' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9906 [1/1] (0.00ns)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_542, i32 7" [src/enc.c:127]   --->   Operation 9906 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9907 [1/1] (0.00ns)   --->   "%or_ln127_215 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1210, i1 %tmp_1213" [src/enc.c:127]   --->   Operation 9907 'bitconcatenate' 'or_ln127_215' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9908 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_543)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_219, i32 7" [src/enc.c:124]   --->   Operation 9908 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9909 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_543)   --->   "%xor_ln125_543 = xor i8 %z_219, i8 14" [src/enc.c:125]   --->   Operation 9909 'xor' 'xor_ln125_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9910 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_543 = select i1 %tmp_1214, i8 %xor_ln125_543, i8 %z_219" [src/enc.c:124]   --->   Operation 9910 'select' 'select_ln124_543' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9911 [1/1] (0.00ns)   --->   "%trunc_ln127_1211 = trunc i8 %select_ln124_543" [src/enc.c:127]   --->   Operation 9911 'trunc' 'trunc_ln127_1211' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9912 [1/1] (0.00ns)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_543, i32 7" [src/enc.c:127]   --->   Operation 9912 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9913 [1/1] (0.00ns)   --->   "%x_assign_326 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1211, i1 %tmp_1215" [src/enc.c:127]   --->   Operation 9913 'bitconcatenate' 'x_assign_326' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9914 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_544)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_543, i32 6" [src/enc.c:124]   --->   Operation 9914 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9915 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_544)   --->   "%xor_ln125_544 = xor i8 %x_assign_326, i8 14" [src/enc.c:125]   --->   Operation 9915 'xor' 'xor_ln125_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9916 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_544 = select i1 %tmp_1216, i8 %xor_ln125_544, i8 %x_assign_326" [src/enc.c:124]   --->   Operation 9916 'select' 'select_ln124_544' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9917 [1/1] (0.00ns)   --->   "%trunc_ln127_1212 = trunc i8 %select_ln124_544" [src/enc.c:127]   --->   Operation 9917 'trunc' 'trunc_ln127_1212' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9918 [1/1] (0.00ns)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_544, i32 7" [src/enc.c:127]   --->   Operation 9918 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9919 [1/1] (0.00ns)   --->   "%or_ln127_216 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1212, i1 %tmp_1217" [src/enc.c:127]   --->   Operation 9919 'bitconcatenate' 'or_ln127_216' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9920 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_545)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_216, i32 7" [src/enc.c:124]   --->   Operation 9920 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9921 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_545)   --->   "%xor_ln125_545 = xor i8 %z_216, i8 14" [src/enc.c:125]   --->   Operation 9921 'xor' 'xor_ln125_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9922 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_545 = select i1 %tmp_1218, i8 %xor_ln125_545, i8 %z_216" [src/enc.c:124]   --->   Operation 9922 'select' 'select_ln124_545' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9923 [1/1] (0.00ns)   --->   "%trunc_ln127_1213 = trunc i8 %select_ln124_545" [src/enc.c:127]   --->   Operation 9923 'trunc' 'trunc_ln127_1213' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9924 [1/1] (0.00ns)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_545, i32 7" [src/enc.c:127]   --->   Operation 9924 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9925 [1/1] (0.00ns)   --->   "%x_assign_327 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1213, i1 %tmp_1219" [src/enc.c:127]   --->   Operation 9925 'bitconcatenate' 'x_assign_327' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9926 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_546)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_545, i32 6" [src/enc.c:124]   --->   Operation 9926 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9927 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_546)   --->   "%xor_ln125_546 = xor i8 %x_assign_327, i8 14" [src/enc.c:125]   --->   Operation 9927 'xor' 'xor_ln125_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9928 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_546 = select i1 %tmp_1220, i8 %xor_ln125_546, i8 %x_assign_327" [src/enc.c:124]   --->   Operation 9928 'select' 'select_ln124_546' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9929 [1/1] (0.00ns)   --->   "%trunc_ln127_1214 = trunc i8 %select_ln124_546" [src/enc.c:127]   --->   Operation 9929 'trunc' 'trunc_ln127_1214' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9930 [1/1] (0.00ns)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_546, i32 7" [src/enc.c:127]   --->   Operation 9930 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9931 [1/1] (0.00ns)   --->   "%or_ln127_217 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1214, i1 %tmp_1221" [src/enc.c:127]   --->   Operation 9931 'bitconcatenate' 'or_ln127_217' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9932 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_547)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_540, i32 6" [src/enc.c:124]   --->   Operation 9932 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9933 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_547)   --->   "%xor_ln125_547 = xor i8 %x_assign_324, i8 14" [src/enc.c:125]   --->   Operation 9933 'xor' 'xor_ln125_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9934 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_547 = select i1 %tmp_1222, i8 %xor_ln125_547, i8 %x_assign_324" [src/enc.c:124]   --->   Operation 9934 'select' 'select_ln124_547' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 9935 [1/1] (0.00ns)   --->   "%trunc_ln127_1215 = trunc i8 %select_ln124_547" [src/enc.c:127]   --->   Operation 9935 'trunc' 'trunc_ln127_1215' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9936 [1/1] (0.00ns)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_547, i32 7" [src/enc.c:127]   --->   Operation 9936 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9937 [1/1] (0.00ns)   --->   "%or_ln127_218 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1215, i1 %tmp_1223" [src/enc.c:127]   --->   Operation 9937 'bitconcatenate' 'or_ln127_218' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_652)   --->   "%xor_ln117_2909 = xor i8 %x_assign_326, i8 %or_ln127_215" [src/enc.c:117]   --->   Operation 9938 'xor' 'xor_ln117_2909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_652)   --->   "%xor_ln117_2910 = xor i8 %xor_ln117_2909, i8 %z_216" [src/enc.c:117]   --->   Operation 9939 'xor' 'xor_ln117_2910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_652)   --->   "%xor_ln117_2911 = xor i8 %xor_ln117_628, i8 %or_ln127_216" [src/enc.c:117]   --->   Operation 9940 'xor' 'xor_ln117_2911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_652)   --->   "%xor_ln117_2912 = xor i8 %xor_ln117_2911, i8 %x_assign_324" [src/enc.c:117]   --->   Operation 9941 'xor' 'xor_ln117_2912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9942 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_652 = xor i8 %xor_ln117_2912, i8 %xor_ln117_2910" [src/enc.c:117]   --->   Operation 9942 'xor' 'xor_ln117_652' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_653)   --->   "%xor_ln117_2913 = xor i8 %x_assign_325, i8 %or_ln127_215" [src/enc.c:117]   --->   Operation 9943 'xor' 'xor_ln117_2913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_653)   --->   "%xor_ln117_2914 = xor i8 %xor_ln117_2913, i8 %z_217" [src/enc.c:117]   --->   Operation 9944 'xor' 'xor_ln117_2914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_653)   --->   "%xor_ln117_2915 = xor i8 %xor_ln117_629, i8 %or_ln127_216" [src/enc.c:117]   --->   Operation 9945 'xor' 'xor_ln117_2915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_653)   --->   "%xor_ln117_2916 = xor i8 %xor_ln117_2915, i8 %x_assign_327" [src/enc.c:117]   --->   Operation 9946 'xor' 'xor_ln117_2916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9947 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_653 = xor i8 %xor_ln117_2916, i8 %xor_ln117_2914" [src/enc.c:117]   --->   Operation 9947 'xor' 'xor_ln117_653' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_654)   --->   "%xor_ln117_2917 = xor i8 %or_ln127_217, i8 %x_assign_326" [src/enc.c:117]   --->   Operation 9948 'xor' 'xor_ln117_2917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_654)   --->   "%xor_ln117_2918 = xor i8 %xor_ln117_2917, i8 %z_218" [src/enc.c:117]   --->   Operation 9949 'xor' 'xor_ln117_2918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_654)   --->   "%xor_ln117_2919 = xor i8 %xor_ln117_630, i8 %or_ln127_218" [src/enc.c:117]   --->   Operation 9950 'xor' 'xor_ln117_2919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_654)   --->   "%xor_ln117_2920 = xor i8 %xor_ln117_2919, i8 %x_assign_324" [src/enc.c:117]   --->   Operation 9951 'xor' 'xor_ln117_2920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9952 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_654 = xor i8 %xor_ln117_2920, i8 %xor_ln117_2918" [src/enc.c:117]   --->   Operation 9952 'xor' 'xor_ln117_654' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_655)   --->   "%xor_ln117_2921 = xor i8 %x_assign_325, i8 %or_ln127_217" [src/enc.c:117]   --->   Operation 9953 'xor' 'xor_ln117_2921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_655)   --->   "%xor_ln117_2922 = xor i8 %xor_ln117_2921, i8 %z_219" [src/enc.c:117]   --->   Operation 9954 'xor' 'xor_ln117_2922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_655)   --->   "%xor_ln117_2923 = xor i8 %x_assign_327, i8 %or_ln127_218" [src/enc.c:117]   --->   Operation 9955 'xor' 'xor_ln117_2923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_655)   --->   "%xor_ln117_2924 = xor i8 %xor_ln117_2923, i8 %xor_ln117_631" [src/enc.c:117]   --->   Operation 9956 'xor' 'xor_ln117_2924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9957 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_655 = xor i8 %xor_ln117_2924, i8 %xor_ln117_2922" [src/enc.c:117]   --->   Operation 9957 'xor' 'xor_ln117_655' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9958 [1/1] (0.00ns)   --->   "%or_ln127_219 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1218, i1 %tmp_1229" [src/enc.c:127]   --->   Operation 9958 'bitconcatenate' 'or_ln127_219' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9959 [1/1] (0.00ns)   --->   "%or_ln127_220 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1222, i1 %tmp_1237" [src/enc.c:127]   --->   Operation 9959 'bitconcatenate' 'or_ln127_220' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 9960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_660)   --->   "%xor_ln117_2925 = xor i8 %x_assign_331, i8 %or_ln127_219" [src/enc.c:117]   --->   Operation 9960 'xor' 'xor_ln117_2925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_660)   --->   "%xor_ln117_2926 = xor i8 %xor_ln117_2925, i8 %z_220" [src/enc.c:117]   --->   Operation 9961 'xor' 'xor_ln117_2926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_660)   --->   "%xor_ln117_2927 = xor i8 %xor_ln117_620, i8 %or_ln127_220" [src/enc.c:117]   --->   Operation 9962 'xor' 'xor_ln117_2927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_660)   --->   "%xor_ln117_2928 = xor i8 %xor_ln117_2927, i8 %x_assign_330" [src/enc.c:117]   --->   Operation 9963 'xor' 'xor_ln117_2928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9964 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_660 = xor i8 %xor_ln117_2928, i8 %xor_ln117_2926" [src/enc.c:117]   --->   Operation 9964 'xor' 'xor_ln117_660' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_662)   --->   "%xor_ln117_2933 = xor i8 %x_assign_328, i8 %or_ln127_219" [src/enc.c:117]   --->   Operation 9965 'xor' 'xor_ln117_2933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_662)   --->   "%xor_ln117_2934 = xor i8 %xor_ln117_2933, i8 %z_222" [src/enc.c:117]   --->   Operation 9966 'xor' 'xor_ln117_2934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_662)   --->   "%xor_ln117_2935 = xor i8 %x_assign_333, i8 %or_ln127_220" [src/enc.c:117]   --->   Operation 9967 'xor' 'xor_ln117_2935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_662)   --->   "%xor_ln117_2936 = xor i8 %xor_ln117_2935, i8 %xor_ln117_622" [src/enc.c:117]   --->   Operation 9968 'xor' 'xor_ln117_2936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 9969 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_662 = xor i8 %xor_ln117_2936, i8 %xor_ln117_2934" [src/enc.c:117]   --->   Operation 9969 'xor' 'xor_ln117_662' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 4.24>
ST_172 : Operation 9970 [1/1] (0.00ns)   --->   "%t_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i2.i1.i1.i1, i3 %trunc_ln204_2, i2 %tmp_564, i1 %tmp_563, i1 %tmp_584, i1 %tmp_480" [src/enc.c:213->src/enc.c:270->src/enc.c:305]   --->   Operation 9970 'bitconcatenate' 't_122' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 9971 [1/1] (0.00ns)   --->   "%t_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i3.i2.i1.i1, i1 %trunc_ln205, i3 %tmp_547, i2 %tmp_565, i1 %xor_ln117_2118, i1 %tmp_601" [src/enc.c:214->src/enc.c:270->src/enc.c:305]   --->   Operation 9971 'bitconcatenate' 't_123' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 9972 [1/1] (0.00ns)   --->   "%rk_addr_146 = getelementptr i8 %rk, i64 0, i64 146" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9972 'getelementptr' 'rk_addr_146' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 9973 [1/1] (0.99ns)   --->   "%xor_ln117_394 = xor i8 %t_122, i8 176" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9973 'xor' 'xor_ln117_394' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 9974 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_394, i8 %rk_addr_146" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9974 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_172 : Operation 9975 [1/1] (0.00ns)   --->   "%rk_addr_147 = getelementptr i8 %rk, i64 0, i64 147" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 9975 'getelementptr' 'rk_addr_147' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 9976 [1/1] (0.99ns)   --->   "%xor_ln117_395 = xor i8 %t_123, i8 152" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9976 'xor' 'xor_ln117_395' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 9977 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_395, i8 %rk_addr_147" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 9977 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 173 <SV = 172> <Delay = 3.25>
ST_173 : Operation 9978 [2/2] (3.25ns)   --->   "%rk_load_126 = load i8 %rk_addr_142" [src/enc.c:117]   --->   Operation 9978 'load' 'rk_load_126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_173 : Operation 9979 [2/2] (3.25ns)   --->   "%rk_load_127 = load i8 %rk_addr_143" [src/enc.c:117]   --->   Operation 9979 'load' 'rk_load_127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 174 <SV = 173> <Delay = 3.25>
ST_174 : Operation 9980 [2/2] (3.25ns)   --->   "%rk_load_120 = load i8 %rk_addr_136" [src/enc.c:117]   --->   Operation 9980 'load' 'rk_load_120' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_174 : Operation 9981 [2/2] (3.25ns)   --->   "%rk_load_121 = load i8 %rk_addr_137" [src/enc.c:117]   --->   Operation 9981 'load' 'rk_load_121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_174 : Operation 9982 [1/2] (3.25ns)   --->   "%rk_load_126 = load i8 %rk_addr_142" [src/enc.c:117]   --->   Operation 9982 'load' 'rk_load_126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_174 : Operation 9983 [1/2] (3.25ns)   --->   "%rk_load_127 = load i8 %rk_addr_143" [src/enc.c:117]   --->   Operation 9983 'load' 'rk_load_127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 175 <SV = 174> <Delay = 3.25>
ST_175 : Operation 9984 [1/2] (3.25ns)   --->   "%rk_load_120 = load i8 %rk_addr_136" [src/enc.c:117]   --->   Operation 9984 'load' 'rk_load_120' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_175 : Operation 9985 [1/2] (3.25ns)   --->   "%rk_load_121 = load i8 %rk_addr_137" [src/enc.c:117]   --->   Operation 9985 'load' 'rk_load_121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_175 : Operation 9986 [2/2] (3.25ns)   --->   "%rk_load_122 = load i8 %rk_addr_138" [src/enc.c:117]   --->   Operation 9986 'load' 'rk_load_122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_175 : Operation 9987 [2/2] (3.25ns)   --->   "%rk_load_123 = load i8 %rk_addr_139" [src/enc.c:117]   --->   Operation 9987 'load' 'rk_load_123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 176 <SV = 175> <Delay = 3.25>
ST_176 : Operation 9988 [1/2] (3.25ns)   --->   "%rk_load_122 = load i8 %rk_addr_138" [src/enc.c:117]   --->   Operation 9988 'load' 'rk_load_122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_176 : Operation 9989 [1/2] (3.25ns)   --->   "%rk_load_123 = load i8 %rk_addr_139" [src/enc.c:117]   --->   Operation 9989 'load' 'rk_load_123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_176 : Operation 9990 [2/2] (3.25ns)   --->   "%rk_load_124 = load i8 %rk_addr_140" [src/enc.c:117]   --->   Operation 9990 'load' 'rk_load_124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_176 : Operation 9991 [2/2] (3.25ns)   --->   "%rk_load_125 = load i8 %rk_addr_141" [src/enc.c:117]   --->   Operation 9991 'load' 'rk_load_125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 177 <SV = 176> <Delay = 4.24>
ST_177 : Operation 9992 [1/1] (0.00ns)   --->   "%rk_addr_152 = getelementptr i8 %rk, i64 0, i64 152" [src/enc.c:271->src/enc.c:305]   --->   Operation 9992 'getelementptr' 'rk_addr_152' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 9993 [1/1] (0.00ns)   --->   "%rk_addr_153 = getelementptr i8 %rk, i64 0, i64 153" [src/enc.c:110]   --->   Operation 9993 'getelementptr' 'rk_addr_153' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 9994 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_24, i8 %rk_addr_152" [src/enc.c:110]   --->   Operation 9994 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_177 : Operation 9995 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_25, i8 %rk_addr_153" [src/enc.c:110]   --->   Operation 9995 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_177 : Operation 9996 [1/1] (0.99ns)   --->   "%xor_ln117_664 = xor i8 %rk_load_120, i8 %xor_ln117_652" [src/enc.c:117]   --->   Operation 9996 'xor' 'xor_ln117_664' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 9997 [1/1] (0.99ns)   --->   "%xor_ln117_665 = xor i8 %rk_load_121, i8 %xor_ln117_653" [src/enc.c:117]   --->   Operation 9997 'xor' 'xor_ln117_665' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 9998 [1/1] (0.99ns)   --->   "%xor_ln117_666 = xor i8 %rk_load_122, i8 %xor_ln117_654" [src/enc.c:117]   --->   Operation 9998 'xor' 'xor_ln117_666' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 9999 [1/1] (0.99ns)   --->   "%xor_ln117_667 = xor i8 %rk_load_123, i8 %xor_ln117_655" [src/enc.c:117]   --->   Operation 9999 'xor' 'xor_ln117_667' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 10000 [1/1] (0.00ns)   --->   "%zext_ln143_28 = zext i8 %xor_ln117_664" [src/enc.c:143->src/enc.c:187]   --->   Operation 10000 'zext' 'zext_ln143_28' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10001 [1/1] (0.00ns)   --->   "%clefia_s0_addr_112 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_28" [src/enc.c:143->src/enc.c:187]   --->   Operation 10001 'getelementptr' 'clefia_s0_addr_112' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10002 [2/2] (3.25ns)   --->   "%z_224 = load i8 %clefia_s0_addr_112" [src/enc.c:143->src/enc.c:187]   --->   Operation 10002 'load' 'z_224' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_177 : Operation 10003 [1/1] (0.00ns)   --->   "%zext_ln144_28 = zext i8 %xor_ln117_665" [src/enc.c:144->src/enc.c:187]   --->   Operation 10003 'zext' 'zext_ln144_28' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10004 [1/1] (0.00ns)   --->   "%clefia_s1_addr_112 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_28" [src/enc.c:144->src/enc.c:187]   --->   Operation 10004 'getelementptr' 'clefia_s1_addr_112' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10005 [2/2] (3.25ns)   --->   "%z_225 = load i8 %clefia_s1_addr_112" [src/enc.c:144->src/enc.c:187]   --->   Operation 10005 'load' 'z_225' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_177 : Operation 10006 [1/1] (0.00ns)   --->   "%zext_ln145_28 = zext i8 %xor_ln117_666" [src/enc.c:145->src/enc.c:187]   --->   Operation 10006 'zext' 'zext_ln145_28' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10007 [1/1] (0.00ns)   --->   "%clefia_s0_addr_113 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_28" [src/enc.c:145->src/enc.c:187]   --->   Operation 10007 'getelementptr' 'clefia_s0_addr_113' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10008 [2/2] (3.25ns)   --->   "%z_226 = load i8 %clefia_s0_addr_113" [src/enc.c:145->src/enc.c:187]   --->   Operation 10008 'load' 'z_226' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_177 : Operation 10009 [1/1] (0.00ns)   --->   "%zext_ln146_28 = zext i8 %xor_ln117_667" [src/enc.c:146->src/enc.c:187]   --->   Operation 10009 'zext' 'zext_ln146_28' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10010 [1/1] (0.00ns)   --->   "%clefia_s1_addr_113 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_28" [src/enc.c:146->src/enc.c:187]   --->   Operation 10010 'getelementptr' 'clefia_s1_addr_113' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 10011 [2/2] (3.25ns)   --->   "%z_227 = load i8 %clefia_s1_addr_113" [src/enc.c:146->src/enc.c:187]   --->   Operation 10011 'load' 'z_227' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_177 : Operation 10012 [1/2] (3.25ns)   --->   "%rk_load_124 = load i8 %rk_addr_140" [src/enc.c:117]   --->   Operation 10012 'load' 'rk_load_124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_177 : Operation 10013 [1/2] (3.25ns)   --->   "%rk_load_125 = load i8 %rk_addr_141" [src/enc.c:117]   --->   Operation 10013 'load' 'rk_load_125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 178 <SV = 177> <Delay = 6.74>
ST_178 : Operation 10014 [1/1] (0.00ns)   --->   "%rk_addr_154 = getelementptr i8 %rk, i64 0, i64 154" [src/enc.c:110]   --->   Operation 10014 'getelementptr' 'rk_addr_154' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10015 [1/1] (0.00ns)   --->   "%rk_addr_155 = getelementptr i8 %rk, i64 0, i64 155" [src/enc.c:110]   --->   Operation 10015 'getelementptr' 'rk_addr_155' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10016 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_26, i8 %rk_addr_154" [src/enc.c:110]   --->   Operation 10016 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_178 : Operation 10017 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_27, i8 %rk_addr_155" [src/enc.c:110]   --->   Operation 10017 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_178 : Operation 10018 [1/2] (3.25ns)   --->   "%z_224 = load i8 %clefia_s0_addr_112" [src/enc.c:143->src/enc.c:187]   --->   Operation 10018 'load' 'z_224' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_178 : Operation 10019 [1/2] (3.25ns)   --->   "%z_225 = load i8 %clefia_s1_addr_112" [src/enc.c:144->src/enc.c:187]   --->   Operation 10019 'load' 'z_225' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_178 : Operation 10020 [1/2] (3.25ns)   --->   "%z_226 = load i8 %clefia_s0_addr_113" [src/enc.c:145->src/enc.c:187]   --->   Operation 10020 'load' 'z_226' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_178 : Operation 10021 [1/2] (3.25ns)   --->   "%z_227 = load i8 %clefia_s1_addr_113" [src/enc.c:146->src/enc.c:187]   --->   Operation 10021 'load' 'z_227' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_178 : Operation 10022 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_560)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_225, i32 7" [src/enc.c:124]   --->   Operation 10022 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10023 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_560)   --->   "%xor_ln125_560 = xor i8 %z_225, i8 14" [src/enc.c:125]   --->   Operation 10023 'xor' 'xor_ln125_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10024 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_560 = select i1 %tmp_1248, i8 %xor_ln125_560, i8 %z_225" [src/enc.c:124]   --->   Operation 10024 'select' 'select_ln124_560' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10025 [1/1] (0.00ns)   --->   "%trunc_ln127_1228 = trunc i8 %select_ln124_560" [src/enc.c:127]   --->   Operation 10025 'trunc' 'trunc_ln127_1228' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10026 [1/1] (0.00ns)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_560, i32 7" [src/enc.c:127]   --->   Operation 10026 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10027 [1/1] (0.00ns)   --->   "%x_assign_336 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1228, i1 %tmp_1249" [src/enc.c:127]   --->   Operation 10027 'bitconcatenate' 'x_assign_336' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10028 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_561)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_226, i32 7" [src/enc.c:124]   --->   Operation 10028 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10029 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_561)   --->   "%xor_ln125_561 = xor i8 %z_226, i8 14" [src/enc.c:125]   --->   Operation 10029 'xor' 'xor_ln125_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10030 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_561 = select i1 %tmp_1250, i8 %xor_ln125_561, i8 %z_226" [src/enc.c:124]   --->   Operation 10030 'select' 'select_ln124_561' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10031 [1/1] (0.00ns)   --->   "%trunc_ln127_1229 = trunc i8 %select_ln124_561" [src/enc.c:127]   --->   Operation 10031 'trunc' 'trunc_ln127_1229' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10032 [1/1] (0.00ns)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_561, i32 7" [src/enc.c:127]   --->   Operation 10032 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10033 [1/1] (0.00ns)   --->   "%x_assign_337 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1229, i1 %tmp_1251" [src/enc.c:127]   --->   Operation 10033 'bitconcatenate' 'x_assign_337' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10034 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_562)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_561, i32 6" [src/enc.c:124]   --->   Operation 10034 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10035 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_562)   --->   "%xor_ln125_562 = xor i8 %x_assign_337, i8 14" [src/enc.c:125]   --->   Operation 10035 'xor' 'xor_ln125_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10036 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_562 = select i1 %tmp_1252, i8 %xor_ln125_562, i8 %x_assign_337" [src/enc.c:124]   --->   Operation 10036 'select' 'select_ln124_562' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10037 [1/1] (0.00ns)   --->   "%trunc_ln127_1230 = trunc i8 %select_ln124_562" [src/enc.c:127]   --->   Operation 10037 'trunc' 'trunc_ln127_1230' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10038 [1/1] (0.00ns)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_562, i32 7" [src/enc.c:127]   --->   Operation 10038 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10039 [1/1] (0.00ns)   --->   "%or_ln127_223 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1230, i1 %tmp_1253" [src/enc.c:127]   --->   Operation 10039 'bitconcatenate' 'or_ln127_223' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10040 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_563)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_227, i32 7" [src/enc.c:124]   --->   Operation 10040 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10041 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_563)   --->   "%xor_ln125_563 = xor i8 %z_227, i8 14" [src/enc.c:125]   --->   Operation 10041 'xor' 'xor_ln125_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10042 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_563 = select i1 %tmp_1254, i8 %xor_ln125_563, i8 %z_227" [src/enc.c:124]   --->   Operation 10042 'select' 'select_ln124_563' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10043 [1/1] (0.00ns)   --->   "%trunc_ln127_1231 = trunc i8 %select_ln124_563" [src/enc.c:127]   --->   Operation 10043 'trunc' 'trunc_ln127_1231' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10044 [1/1] (0.00ns)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_563, i32 7" [src/enc.c:127]   --->   Operation 10044 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10045 [1/1] (0.00ns)   --->   "%x_assign_338 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1231, i1 %tmp_1255" [src/enc.c:127]   --->   Operation 10045 'bitconcatenate' 'x_assign_338' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10046 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_564)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_563, i32 6" [src/enc.c:124]   --->   Operation 10046 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10047 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_564)   --->   "%xor_ln125_564 = xor i8 %x_assign_338, i8 14" [src/enc.c:125]   --->   Operation 10047 'xor' 'xor_ln125_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10048 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_564 = select i1 %tmp_1256, i8 %xor_ln125_564, i8 %x_assign_338" [src/enc.c:124]   --->   Operation 10048 'select' 'select_ln124_564' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10049 [1/1] (0.00ns)   --->   "%trunc_ln127_1232 = trunc i8 %select_ln124_564" [src/enc.c:127]   --->   Operation 10049 'trunc' 'trunc_ln127_1232' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10050 [1/1] (0.00ns)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_564, i32 7" [src/enc.c:127]   --->   Operation 10050 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10051 [1/1] (0.00ns)   --->   "%or_ln127_224 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1232, i1 %tmp_1257" [src/enc.c:127]   --->   Operation 10051 'bitconcatenate' 'or_ln127_224' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10052 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_565)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_224, i32 7" [src/enc.c:124]   --->   Operation 10052 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10053 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_565)   --->   "%xor_ln125_565 = xor i8 %z_224, i8 14" [src/enc.c:125]   --->   Operation 10053 'xor' 'xor_ln125_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10054 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_565 = select i1 %tmp_1258, i8 %xor_ln125_565, i8 %z_224" [src/enc.c:124]   --->   Operation 10054 'select' 'select_ln124_565' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10055 [1/1] (0.00ns)   --->   "%trunc_ln127_1233 = trunc i8 %select_ln124_565" [src/enc.c:127]   --->   Operation 10055 'trunc' 'trunc_ln127_1233' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10056 [1/1] (0.00ns)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_565, i32 7" [src/enc.c:127]   --->   Operation 10056 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10057 [1/1] (0.00ns)   --->   "%x_assign_339 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1233, i1 %tmp_1259" [src/enc.c:127]   --->   Operation 10057 'bitconcatenate' 'x_assign_339' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10058 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_566)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_565, i32 6" [src/enc.c:124]   --->   Operation 10058 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10059 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_566)   --->   "%xor_ln125_566 = xor i8 %x_assign_339, i8 14" [src/enc.c:125]   --->   Operation 10059 'xor' 'xor_ln125_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10060 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_566 = select i1 %tmp_1260, i8 %xor_ln125_566, i8 %x_assign_339" [src/enc.c:124]   --->   Operation 10060 'select' 'select_ln124_566' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10061 [1/1] (0.00ns)   --->   "%trunc_ln127_1234 = trunc i8 %select_ln124_566" [src/enc.c:127]   --->   Operation 10061 'trunc' 'trunc_ln127_1234' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10062 [1/1] (0.00ns)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_566, i32 7" [src/enc.c:127]   --->   Operation 10062 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10063 [1/1] (0.00ns)   --->   "%or_ln127_225 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1234, i1 %tmp_1261" [src/enc.c:127]   --->   Operation 10063 'bitconcatenate' 'or_ln127_225' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10064 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_567)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_560, i32 6" [src/enc.c:124]   --->   Operation 10064 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10065 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_567)   --->   "%xor_ln125_567 = xor i8 %x_assign_336, i8 14" [src/enc.c:125]   --->   Operation 10065 'xor' 'xor_ln125_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10066 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_567 = select i1 %tmp_1262, i8 %xor_ln125_567, i8 %x_assign_336" [src/enc.c:124]   --->   Operation 10066 'select' 'select_ln124_567' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 10067 [1/1] (0.00ns)   --->   "%trunc_ln127_1235 = trunc i8 %select_ln124_567" [src/enc.c:127]   --->   Operation 10067 'trunc' 'trunc_ln127_1235' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10068 [1/1] (0.00ns)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_567, i32 7" [src/enc.c:127]   --->   Operation 10068 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10069 [1/1] (0.00ns)   --->   "%or_ln127_226 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1235, i1 %tmp_1263" [src/enc.c:127]   --->   Operation 10069 'bitconcatenate' 'or_ln127_226' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_668)   --->   "%xor_ln117_2941 = xor i8 %x_assign_338, i8 %or_ln127_223" [src/enc.c:117]   --->   Operation 10070 'xor' 'xor_ln117_2941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_668)   --->   "%xor_ln117_2942 = xor i8 %xor_ln117_2941, i8 %z_224" [src/enc.c:117]   --->   Operation 10071 'xor' 'xor_ln117_2942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_668)   --->   "%xor_ln117_2943 = xor i8 %xor_ln117_644, i8 %or_ln127_224" [src/enc.c:117]   --->   Operation 10072 'xor' 'xor_ln117_2943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_668)   --->   "%xor_ln117_2944 = xor i8 %xor_ln117_2943, i8 %x_assign_336" [src/enc.c:117]   --->   Operation 10073 'xor' 'xor_ln117_2944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10074 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_668 = xor i8 %xor_ln117_2944, i8 %xor_ln117_2942" [src/enc.c:117]   --->   Operation 10074 'xor' 'xor_ln117_668' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_669)   --->   "%xor_ln117_2945 = xor i8 %x_assign_337, i8 %or_ln127_223" [src/enc.c:117]   --->   Operation 10075 'xor' 'xor_ln117_2945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_669)   --->   "%xor_ln117_2946 = xor i8 %xor_ln117_2945, i8 %z_225" [src/enc.c:117]   --->   Operation 10076 'xor' 'xor_ln117_2946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_669)   --->   "%xor_ln117_2947 = xor i8 %xor_ln117_645, i8 %or_ln127_224" [src/enc.c:117]   --->   Operation 10077 'xor' 'xor_ln117_2947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_669)   --->   "%xor_ln117_2948 = xor i8 %xor_ln117_2947, i8 %x_assign_339" [src/enc.c:117]   --->   Operation 10078 'xor' 'xor_ln117_2948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10079 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_669 = xor i8 %xor_ln117_2948, i8 %xor_ln117_2946" [src/enc.c:117]   --->   Operation 10079 'xor' 'xor_ln117_669' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_670)   --->   "%xor_ln117_2949 = xor i8 %or_ln127_225, i8 %x_assign_338" [src/enc.c:117]   --->   Operation 10080 'xor' 'xor_ln117_2949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_670)   --->   "%xor_ln117_2950 = xor i8 %xor_ln117_2949, i8 %z_226" [src/enc.c:117]   --->   Operation 10081 'xor' 'xor_ln117_2950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_670)   --->   "%xor_ln117_2951 = xor i8 %xor_ln117_646, i8 %or_ln127_226" [src/enc.c:117]   --->   Operation 10082 'xor' 'xor_ln117_2951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_670)   --->   "%xor_ln117_2952 = xor i8 %xor_ln117_2951, i8 %x_assign_336" [src/enc.c:117]   --->   Operation 10083 'xor' 'xor_ln117_2952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10084 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_670 = xor i8 %xor_ln117_2952, i8 %xor_ln117_2950" [src/enc.c:117]   --->   Operation 10084 'xor' 'xor_ln117_670' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_671)   --->   "%xor_ln117_2953 = xor i8 %x_assign_337, i8 %or_ln127_225" [src/enc.c:117]   --->   Operation 10085 'xor' 'xor_ln117_2953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_671)   --->   "%xor_ln117_2954 = xor i8 %xor_ln117_2953, i8 %z_227" [src/enc.c:117]   --->   Operation 10086 'xor' 'xor_ln117_2954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_671)   --->   "%xor_ln117_2955 = xor i8 %x_assign_339, i8 %or_ln127_226" [src/enc.c:117]   --->   Operation 10087 'xor' 'xor_ln117_2955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_671)   --->   "%xor_ln117_2956 = xor i8 %xor_ln117_2955, i8 %xor_ln117_647" [src/enc.c:117]   --->   Operation 10088 'xor' 'xor_ln117_2956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10089 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_671 = xor i8 %xor_ln117_2956, i8 %xor_ln117_2954" [src/enc.c:117]   --->   Operation 10089 'xor' 'xor_ln117_671' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10090 [1/1] (0.99ns)   --->   "%xor_ln117_672 = xor i8 %rk_load_124, i8 %xor_ln117_660" [src/enc.c:117]   --->   Operation 10090 'xor' 'xor_ln117_672' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10091 [1/1] (0.99ns)   --->   "%xor_ln117_673 = xor i8 %rk_load_125, i8 %xor_ln117_661" [src/enc.c:117]   --->   Operation 10091 'xor' 'xor_ln117_673' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10092 [1/1] (0.99ns)   --->   "%xor_ln117_674 = xor i8 %rk_load_126, i8 %xor_ln117_662" [src/enc.c:117]   --->   Operation 10092 'xor' 'xor_ln117_674' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10093 [1/1] (0.99ns)   --->   "%xor_ln117_675 = xor i8 %rk_load_127, i8 %xor_ln117_663" [src/enc.c:117]   --->   Operation 10093 'xor' 'xor_ln117_675' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 10094 [1/1] (0.00ns)   --->   "%zext_ln166_28 = zext i8 %xor_ln117_672" [src/enc.c:166->src/enc.c:188]   --->   Operation 10094 'zext' 'zext_ln166_28' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10095 [1/1] (0.00ns)   --->   "%clefia_s1_addr_114 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_28" [src/enc.c:166->src/enc.c:188]   --->   Operation 10095 'getelementptr' 'clefia_s1_addr_114' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10096 [2/2] (3.25ns)   --->   "%z_228 = load i8 %clefia_s1_addr_114" [src/enc.c:166->src/enc.c:188]   --->   Operation 10096 'load' 'z_228' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_178 : Operation 10097 [1/1] (0.00ns)   --->   "%zext_ln167_28 = zext i8 %xor_ln117_673" [src/enc.c:167->src/enc.c:188]   --->   Operation 10097 'zext' 'zext_ln167_28' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10098 [1/1] (0.00ns)   --->   "%clefia_s0_addr_114 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_28" [src/enc.c:167->src/enc.c:188]   --->   Operation 10098 'getelementptr' 'clefia_s0_addr_114' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10099 [2/2] (3.25ns)   --->   "%z_229 = load i8 %clefia_s0_addr_114" [src/enc.c:167->src/enc.c:188]   --->   Operation 10099 'load' 'z_229' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_178 : Operation 10100 [1/1] (0.00ns)   --->   "%zext_ln168_28 = zext i8 %xor_ln117_674" [src/enc.c:168->src/enc.c:188]   --->   Operation 10100 'zext' 'zext_ln168_28' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10101 [1/1] (0.00ns)   --->   "%clefia_s1_addr_115 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_28" [src/enc.c:168->src/enc.c:188]   --->   Operation 10101 'getelementptr' 'clefia_s1_addr_115' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10102 [2/2] (3.25ns)   --->   "%z_230 = load i8 %clefia_s1_addr_115" [src/enc.c:168->src/enc.c:188]   --->   Operation 10102 'load' 'z_230' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_178 : Operation 10103 [1/1] (0.00ns)   --->   "%zext_ln169_28 = zext i8 %xor_ln117_675" [src/enc.c:169->src/enc.c:188]   --->   Operation 10103 'zext' 'zext_ln169_28' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10104 [1/1] (0.00ns)   --->   "%clefia_s0_addr_115 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_28" [src/enc.c:169->src/enc.c:188]   --->   Operation 10104 'getelementptr' 'clefia_s0_addr_115' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 10105 [2/2] (3.25ns)   --->   "%z_231 = load i8 %clefia_s0_addr_115" [src/enc.c:169->src/enc.c:188]   --->   Operation 10105 'load' 'z_231' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 179 <SV = 178> <Delay = 6.99>
ST_179 : Operation 10106 [1/1] (0.00ns)   --->   "%rk_addr_156 = getelementptr i8 %rk, i64 0, i64 156" [src/enc.c:110]   --->   Operation 10106 'getelementptr' 'rk_addr_156' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10107 [1/1] (0.00ns)   --->   "%rk_addr_157 = getelementptr i8 %rk, i64 0, i64 157" [src/enc.c:110]   --->   Operation 10107 'getelementptr' 'rk_addr_157' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10108 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_28, i8 %rk_addr_156" [src/enc.c:110]   --->   Operation 10108 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_179 : Operation 10109 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_29, i8 %rk_addr_157" [src/enc.c:110]   --->   Operation 10109 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_179 : Operation 10110 [1/2] (3.25ns)   --->   "%z_228 = load i8 %clefia_s1_addr_114" [src/enc.c:166->src/enc.c:188]   --->   Operation 10110 'load' 'z_228' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_179 : Operation 10111 [1/2] (3.25ns)   --->   "%z_229 = load i8 %clefia_s0_addr_114" [src/enc.c:167->src/enc.c:188]   --->   Operation 10111 'load' 'z_229' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_179 : Operation 10112 [1/2] (3.25ns)   --->   "%z_230 = load i8 %clefia_s1_addr_115" [src/enc.c:168->src/enc.c:188]   --->   Operation 10112 'load' 'z_230' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_179 : Operation 10113 [1/2] (3.25ns)   --->   "%z_231 = load i8 %clefia_s0_addr_115" [src/enc.c:169->src/enc.c:188]   --->   Operation 10113 'load' 'z_231' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_179 : Operation 10114 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_568)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_229, i32 7" [src/enc.c:124]   --->   Operation 10114 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10115 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_568)   --->   "%xor_ln125_568 = xor i8 %z_229, i8 14" [src/enc.c:125]   --->   Operation 10115 'xor' 'xor_ln125_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10116 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_568 = select i1 %tmp_1264, i8 %xor_ln125_568, i8 %z_229" [src/enc.c:124]   --->   Operation 10116 'select' 'select_ln124_568' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10117 [1/1] (0.00ns)   --->   "%trunc_ln127_1236 = trunc i8 %select_ln124_568" [src/enc.c:127]   --->   Operation 10117 'trunc' 'trunc_ln127_1236' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10118 [1/1] (0.00ns)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_568, i32 7" [src/enc.c:127]   --->   Operation 10118 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10119 [1/1] (0.00ns)   --->   "%x_assign_340 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1236, i1 %tmp_1265" [src/enc.c:127]   --->   Operation 10119 'bitconcatenate' 'x_assign_340' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10120 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_569)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_568, i32 6" [src/enc.c:124]   --->   Operation 10120 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10121 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_569)   --->   "%xor_ln125_569 = xor i8 %x_assign_340, i8 14" [src/enc.c:125]   --->   Operation 10121 'xor' 'xor_ln125_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10122 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_569 = select i1 %tmp_1266, i8 %xor_ln125_569, i8 %x_assign_340" [src/enc.c:124]   --->   Operation 10122 'select' 'select_ln124_569' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10123 [1/1] (0.00ns)   --->   "%trunc_ln127_1237 = trunc i8 %select_ln124_569" [src/enc.c:127]   --->   Operation 10123 'trunc' 'trunc_ln127_1237' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10124 [1/1] (0.00ns)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_569, i32 7" [src/enc.c:127]   --->   Operation 10124 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10125 [1/1] (0.00ns)   --->   "%x_assign_341 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1237, i1 %tmp_1267" [src/enc.c:127]   --->   Operation 10125 'bitconcatenate' 'x_assign_341' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10126 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_570)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_569, i32 6" [src/enc.c:124]   --->   Operation 10126 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10127 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_570)   --->   "%xor_ln125_570 = xor i8 %x_assign_341, i8 14" [src/enc.c:125]   --->   Operation 10127 'xor' 'xor_ln125_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10128 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_570 = select i1 %tmp_1268, i8 %xor_ln125_570, i8 %x_assign_341" [src/enc.c:124]   --->   Operation 10128 'select' 'select_ln124_570' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10129 [1/1] (0.00ns)   --->   "%trunc_ln127_1238 = trunc i8 %select_ln124_570" [src/enc.c:127]   --->   Operation 10129 'trunc' 'trunc_ln127_1238' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10130 [1/1] (0.00ns)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_570, i32 7" [src/enc.c:127]   --->   Operation 10130 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10131 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_571)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_230, i32 7" [src/enc.c:124]   --->   Operation 10131 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10132 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_571)   --->   "%xor_ln125_571 = xor i8 %z_230, i8 14" [src/enc.c:125]   --->   Operation 10132 'xor' 'xor_ln125_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_571 = select i1 %tmp_1270, i8 %xor_ln125_571, i8 %z_230" [src/enc.c:124]   --->   Operation 10133 'select' 'select_ln124_571' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10134 [1/1] (0.00ns)   --->   "%trunc_ln127_1239 = trunc i8 %select_ln124_571" [src/enc.c:127]   --->   Operation 10134 'trunc' 'trunc_ln127_1239' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10135 [1/1] (0.00ns)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_571, i32 7" [src/enc.c:127]   --->   Operation 10135 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10136 [1/1] (0.00ns)   --->   "%x_assign_342 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1239, i1 %tmp_1271" [src/enc.c:127]   --->   Operation 10136 'bitconcatenate' 'x_assign_342' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10137 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_572)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_231, i32 7" [src/enc.c:124]   --->   Operation 10137 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10138 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_572)   --->   "%xor_ln125_572 = xor i8 %z_231, i8 14" [src/enc.c:125]   --->   Operation 10138 'xor' 'xor_ln125_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10139 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_572 = select i1 %tmp_1272, i8 %xor_ln125_572, i8 %z_231" [src/enc.c:124]   --->   Operation 10139 'select' 'select_ln124_572' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10140 [1/1] (0.00ns)   --->   "%trunc_ln127_1240 = trunc i8 %select_ln124_572" [src/enc.c:127]   --->   Operation 10140 'trunc' 'trunc_ln127_1240' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10141 [1/1] (0.00ns)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_572, i32 7" [src/enc.c:127]   --->   Operation 10141 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10142 [1/1] (0.00ns)   --->   "%x_assign_343 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1240, i1 %tmp_1273" [src/enc.c:127]   --->   Operation 10142 'bitconcatenate' 'x_assign_343' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10143 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_573)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_572, i32 6" [src/enc.c:124]   --->   Operation 10143 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10144 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_573)   --->   "%xor_ln125_573 = xor i8 %x_assign_343, i8 14" [src/enc.c:125]   --->   Operation 10144 'xor' 'xor_ln125_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10145 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_573 = select i1 %tmp_1274, i8 %xor_ln125_573, i8 %x_assign_343" [src/enc.c:124]   --->   Operation 10145 'select' 'select_ln124_573' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10146 [1/1] (0.00ns)   --->   "%trunc_ln127_1241 = trunc i8 %select_ln124_573" [src/enc.c:127]   --->   Operation 10146 'trunc' 'trunc_ln127_1241' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10147 [1/1] (0.00ns)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_573, i32 7" [src/enc.c:127]   --->   Operation 10147 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10148 [1/1] (0.00ns)   --->   "%x_assign_344 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1241, i1 %tmp_1275" [src/enc.c:127]   --->   Operation 10148 'bitconcatenate' 'x_assign_344' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10149 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_574)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_573, i32 6" [src/enc.c:124]   --->   Operation 10149 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10150 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_574)   --->   "%xor_ln125_574 = xor i8 %x_assign_344, i8 14" [src/enc.c:125]   --->   Operation 10150 'xor' 'xor_ln125_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10151 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_574 = select i1 %tmp_1276, i8 %xor_ln125_574, i8 %x_assign_344" [src/enc.c:124]   --->   Operation 10151 'select' 'select_ln124_574' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10152 [1/1] (0.00ns)   --->   "%trunc_ln127_1242 = trunc i8 %select_ln124_574" [src/enc.c:127]   --->   Operation 10152 'trunc' 'trunc_ln127_1242' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10153 [1/1] (0.00ns)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_574, i32 7" [src/enc.c:127]   --->   Operation 10153 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10154 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_575)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_228, i32 7" [src/enc.c:124]   --->   Operation 10154 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10155 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_575)   --->   "%xor_ln125_575 = xor i8 %z_228, i8 14" [src/enc.c:125]   --->   Operation 10155 'xor' 'xor_ln125_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10156 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_575 = select i1 %tmp_1278, i8 %xor_ln125_575, i8 %z_228" [src/enc.c:124]   --->   Operation 10156 'select' 'select_ln124_575' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10157 [1/1] (0.00ns)   --->   "%trunc_ln127_1243 = trunc i8 %select_ln124_575" [src/enc.c:127]   --->   Operation 10157 'trunc' 'trunc_ln127_1243' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10158 [1/1] (0.00ns)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_575, i32 7" [src/enc.c:127]   --->   Operation 10158 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10159 [1/1] (0.00ns)   --->   "%x_assign_345 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1243, i1 %tmp_1279" [src/enc.c:127]   --->   Operation 10159 'bitconcatenate' 'x_assign_345' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10160 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_576)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_575, i32 6" [src/enc.c:124]   --->   Operation 10160 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10161 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_576)   --->   "%xor_ln125_576 = xor i8 %x_assign_345, i8 14" [src/enc.c:125]   --->   Operation 10161 'xor' 'xor_ln125_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10162 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_576 = select i1 %tmp_1280, i8 %xor_ln125_576, i8 %x_assign_345" [src/enc.c:124]   --->   Operation 10162 'select' 'select_ln124_576' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10163 [1/1] (0.00ns)   --->   "%trunc_ln127_1244 = trunc i8 %select_ln124_576" [src/enc.c:127]   --->   Operation 10163 'trunc' 'trunc_ln127_1244' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10164 [1/1] (0.00ns)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_576, i32 7" [src/enc.c:127]   --->   Operation 10164 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10165 [1/1] (0.00ns)   --->   "%x_assign_346 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1244, i1 %tmp_1281" [src/enc.c:127]   --->   Operation 10165 'bitconcatenate' 'x_assign_346' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10166 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_577)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_576, i32 6" [src/enc.c:124]   --->   Operation 10166 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10167 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_577)   --->   "%xor_ln125_577 = xor i8 %x_assign_346, i8 14" [src/enc.c:125]   --->   Operation 10167 'xor' 'xor_ln125_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10168 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_577 = select i1 %tmp_1282, i8 %xor_ln125_577, i8 %x_assign_346" [src/enc.c:124]   --->   Operation 10168 'select' 'select_ln124_577' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10169 [1/1] (0.00ns)   --->   "%trunc_ln127_1245 = trunc i8 %select_ln124_577" [src/enc.c:127]   --->   Operation 10169 'trunc' 'trunc_ln127_1245' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10170 [1/1] (0.00ns)   --->   "%tmp_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_577, i32 7" [src/enc.c:127]   --->   Operation 10170 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10171 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_578)   --->   "%tmp_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_571, i32 6" [src/enc.c:124]   --->   Operation 10171 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10172 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_578)   --->   "%xor_ln125_578 = xor i8 %x_assign_342, i8 14" [src/enc.c:125]   --->   Operation 10172 'xor' 'xor_ln125_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10173 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_578 = select i1 %tmp_1284, i8 %xor_ln125_578, i8 %x_assign_342" [src/enc.c:124]   --->   Operation 10173 'select' 'select_ln124_578' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10174 [1/1] (0.00ns)   --->   "%trunc_ln127_1246 = trunc i8 %select_ln124_578" [src/enc.c:127]   --->   Operation 10174 'trunc' 'trunc_ln127_1246' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10175 [1/1] (0.00ns)   --->   "%tmp_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_578, i32 7" [src/enc.c:127]   --->   Operation 10175 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10176 [1/1] (0.00ns)   --->   "%x_assign_347 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1246, i1 %tmp_1285" [src/enc.c:127]   --->   Operation 10176 'bitconcatenate' 'x_assign_347' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10177 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_579)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_578, i32 6" [src/enc.c:124]   --->   Operation 10177 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10178 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_579)   --->   "%xor_ln125_579 = xor i8 %x_assign_347, i8 14" [src/enc.c:125]   --->   Operation 10178 'xor' 'xor_ln125_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 10179 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_579 = select i1 %tmp_1286, i8 %xor_ln125_579, i8 %x_assign_347" [src/enc.c:124]   --->   Operation 10179 'select' 'select_ln124_579' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 10180 [1/1] (0.00ns)   --->   "%trunc_ln127_1247 = trunc i8 %select_ln124_579" [src/enc.c:127]   --->   Operation 10180 'trunc' 'trunc_ln127_1247' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10181 [1/1] (0.00ns)   --->   "%tmp_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_579, i32 7" [src/enc.c:127]   --->   Operation 10181 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10182 [1/1] (0.00ns)   --->   "%ct_addr = getelementptr i8 %ct, i64 0, i64 0" [src/enc.c:110]   --->   Operation 10182 'getelementptr' 'ct_addr' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 10183 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_668, i4 %ct_addr" [src/enc.c:110]   --->   Operation 10183 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 180 <SV = 179> <Delay = 3.25>
ST_180 : Operation 10184 [1/1] (0.00ns)   --->   "%rk_addr_158 = getelementptr i8 %rk, i64 0, i64 158" [src/enc.c:110]   --->   Operation 10184 'getelementptr' 'rk_addr_158' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 10185 [1/1] (0.00ns)   --->   "%rk_addr_159 = getelementptr i8 %rk, i64 0, i64 159" [src/enc.c:110]   --->   Operation 10185 'getelementptr' 'rk_addr_159' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 10186 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_30, i8 %rk_addr_158" [src/enc.c:110]   --->   Operation 10186 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_180 : Operation 10187 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %skey_load_31, i8 %rk_addr_159" [src/enc.c:110]   --->   Operation 10187 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_180 : Operation 10188 [1/1] (0.00ns)   --->   "%or_ln127_227 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1238, i1 %tmp_1269" [src/enc.c:127]   --->   Operation 10188 'bitconcatenate' 'or_ln127_227' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 10189 [1/1] (0.00ns)   --->   "%or_ln127_228 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1242, i1 %tmp_1277" [src/enc.c:127]   --->   Operation 10189 'bitconcatenate' 'or_ln127_228' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 10190 [1/1] (0.00ns)   --->   "%or_ln127_229 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1245, i1 %tmp_1283" [src/enc.c:127]   --->   Operation 10190 'bitconcatenate' 'or_ln127_229' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 10191 [1/1] (0.00ns)   --->   "%or_ln127_230 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1247, i1 %tmp_1287" [src/enc.c:127]   --->   Operation 10191 'bitconcatenate' 'or_ln127_230' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 10192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_676)   --->   "%xor_ln117_2957 = xor i8 %x_assign_343, i8 %or_ln127_227" [src/enc.c:117]   --->   Operation 10192 'xor' 'xor_ln117_2957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_676)   --->   "%xor_ln117_2958 = xor i8 %xor_ln117_2957, i8 %z_228" [src/enc.c:117]   --->   Operation 10193 'xor' 'xor_ln117_2958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_676)   --->   "%xor_ln117_2959 = xor i8 %xor_ln117_636, i8 %or_ln127_228" [src/enc.c:117]   --->   Operation 10194 'xor' 'xor_ln117_2959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_676)   --->   "%xor_ln117_2960 = xor i8 %xor_ln117_2959, i8 %x_assign_342" [src/enc.c:117]   --->   Operation 10195 'xor' 'xor_ln117_2960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10196 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_676 = xor i8 %xor_ln117_2960, i8 %xor_ln117_2958" [src/enc.c:117]   --->   Operation 10196 'xor' 'xor_ln117_676' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_677)   --->   "%xor_ln117_2961 = xor i8 %x_assign_343, i8 %or_ln127_229" [src/enc.c:117]   --->   Operation 10197 'xor' 'xor_ln117_2961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_677)   --->   "%xor_ln117_2962 = xor i8 %xor_ln117_2961, i8 %z_229" [src/enc.c:117]   --->   Operation 10198 'xor' 'xor_ln117_2962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_677)   --->   "%xor_ln117_2963 = xor i8 %xor_ln117_637, i8 %or_ln127_230" [src/enc.c:117]   --->   Operation 10199 'xor' 'xor_ln117_2963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_677)   --->   "%xor_ln117_2964 = xor i8 %xor_ln117_2963, i8 %x_assign_342" [src/enc.c:117]   --->   Operation 10200 'xor' 'xor_ln117_2964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10201 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_677 = xor i8 %xor_ln117_2964, i8 %xor_ln117_2962" [src/enc.c:117]   --->   Operation 10201 'xor' 'xor_ln117_677' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_678)   --->   "%xor_ln117_2965 = xor i8 %x_assign_340, i8 %or_ln127_227" [src/enc.c:117]   --->   Operation 10202 'xor' 'xor_ln117_2965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_678)   --->   "%xor_ln117_2966 = xor i8 %xor_ln117_2965, i8 %z_230" [src/enc.c:117]   --->   Operation 10203 'xor' 'xor_ln117_2966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_678)   --->   "%xor_ln117_2967 = xor i8 %x_assign_345, i8 %or_ln127_228" [src/enc.c:117]   --->   Operation 10204 'xor' 'xor_ln117_2967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_678)   --->   "%xor_ln117_2968 = xor i8 %xor_ln117_2967, i8 %xor_ln117_638" [src/enc.c:117]   --->   Operation 10205 'xor' 'xor_ln117_2968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10206 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_678 = xor i8 %xor_ln117_2968, i8 %xor_ln117_2966" [src/enc.c:117]   --->   Operation 10206 'xor' 'xor_ln117_678' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_679)   --->   "%xor_ln117_2969 = xor i8 %x_assign_340, i8 %or_ln127_229" [src/enc.c:117]   --->   Operation 10207 'xor' 'xor_ln117_2969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_679)   --->   "%xor_ln117_2970 = xor i8 %xor_ln117_2969, i8 %z_231" [src/enc.c:117]   --->   Operation 10208 'xor' 'xor_ln117_2970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_679)   --->   "%xor_ln117_2971 = xor i8 %x_assign_345, i8 %or_ln127_230" [src/enc.c:117]   --->   Operation 10209 'xor' 'xor_ln117_2971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_679)   --->   "%xor_ln117_2972 = xor i8 %xor_ln117_2971, i8 %xor_ln117_639" [src/enc.c:117]   --->   Operation 10210 'xor' 'xor_ln117_2972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10211 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_679 = xor i8 %xor_ln117_2972, i8 %xor_ln117_2970" [src/enc.c:117]   --->   Operation 10211 'xor' 'xor_ln117_679' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 10212 [1/1] (0.00ns)   --->   "%ct_addr_1 = getelementptr i8 %ct, i64 0, i64 1" [src/enc.c:110]   --->   Operation 10212 'getelementptr' 'ct_addr_1' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 10213 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_669, i4 %ct_addr_1" [src/enc.c:110]   --->   Operation 10213 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 181 <SV = 180> <Delay = 3.25>
ST_181 : Operation 10214 [2/2] (3.25ns)   --->   "%rk_load_132 = load i8 %rk_addr_148" [src/enc.c:117]   --->   Operation 10214 'load' 'rk_load_132' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_181 : Operation 10215 [2/2] (3.25ns)   --->   "%rk_load_133 = load i8 %rk_addr_149" [src/enc.c:117]   --->   Operation 10215 'load' 'rk_load_133' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_181 : Operation 10216 [1/1] (0.00ns)   --->   "%ct_addr_2 = getelementptr i8 %ct, i64 0, i64 2" [src/enc.c:110]   --->   Operation 10216 'getelementptr' 'ct_addr_2' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 10217 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_670, i4 %ct_addr_2" [src/enc.c:110]   --->   Operation 10217 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 182 <SV = 181> <Delay = 4.24>
ST_182 : Operation 10218 [1/2] (3.25ns)   --->   "%rk_load_132 = load i8 %rk_addr_148" [src/enc.c:117]   --->   Operation 10218 'load' 'rk_load_132' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_182 : Operation 10219 [1/1] (0.99ns)   --->   "%xor_ln117_688 = xor i8 %rk_load_132, i8 %xor_ln117_676" [src/enc.c:117]   --->   Operation 10219 'xor' 'xor_ln117_688' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 10220 [1/2] (3.25ns)   --->   "%rk_load_133 = load i8 %rk_addr_149" [src/enc.c:117]   --->   Operation 10220 'load' 'rk_load_133' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_182 : Operation 10221 [1/1] (0.99ns)   --->   "%xor_ln117_689 = xor i8 %rk_load_133, i8 %xor_ln117_677" [src/enc.c:117]   --->   Operation 10221 'xor' 'xor_ln117_689' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 10222 [2/2] (3.25ns)   --->   "%rk_load_134 = load i8 %rk_addr_150" [src/enc.c:117]   --->   Operation 10222 'load' 'rk_load_134' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_182 : Operation 10223 [2/2] (3.25ns)   --->   "%rk_load_135 = load i8 %rk_addr_151" [src/enc.c:117]   --->   Operation 10223 'load' 'rk_load_135' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_182 : Operation 10224 [1/1] (0.00ns)   --->   "%ct_addr_3 = getelementptr i8 %ct, i64 0, i64 3" [src/enc.c:110]   --->   Operation 10224 'getelementptr' 'ct_addr_3' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 10225 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_671, i4 %ct_addr_3" [src/enc.c:110]   --->   Operation 10225 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 183 <SV = 182> <Delay = 3.25>
ST_183 : Operation 10226 [2/2] (3.25ns)   --->   "%rk_load_128 = load i8 %rk_addr_144" [src/enc.c:117]   --->   Operation 10226 'load' 'rk_load_128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_183 : Operation 10227 [2/2] (3.25ns)   --->   "%rk_load_129 = load i8 %rk_addr_145" [src/enc.c:117]   --->   Operation 10227 'load' 'rk_load_129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_183 : Operation 10228 [1/2] (3.25ns)   --->   "%rk_load_134 = load i8 %rk_addr_150" [src/enc.c:117]   --->   Operation 10228 'load' 'rk_load_134' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_183 : Operation 10229 [1/2] (3.25ns)   --->   "%rk_load_135 = load i8 %rk_addr_151" [src/enc.c:117]   --->   Operation 10229 'load' 'rk_load_135' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_183 : Operation 10230 [1/1] (0.00ns)   --->   "%ct_addr_4 = getelementptr i8 %ct, i64 0, i64 8" [src/enc.c:110]   --->   Operation 10230 'getelementptr' 'ct_addr_4' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 10231 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_676, i4 %ct_addr_4" [src/enc.c:110]   --->   Operation 10231 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 184 <SV = 183> <Delay = 4.24>
ST_184 : Operation 10232 [1/2] (3.25ns)   --->   "%rk_load_128 = load i8 %rk_addr_144" [src/enc.c:117]   --->   Operation 10232 'load' 'rk_load_128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_184 : Operation 10233 [1/1] (0.99ns)   --->   "%xor_ln117_680 = xor i8 %rk_load_128, i8 %xor_ln117_668" [src/enc.c:117]   --->   Operation 10233 'xor' 'xor_ln117_680' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 10234 [1/2] (3.25ns)   --->   "%rk_load_129 = load i8 %rk_addr_145" [src/enc.c:117]   --->   Operation 10234 'load' 'rk_load_129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_184 : Operation 10235 [1/1] (0.99ns)   --->   "%xor_ln117_681 = xor i8 %rk_load_129, i8 %xor_ln117_669" [src/enc.c:117]   --->   Operation 10235 'xor' 'xor_ln117_681' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 10236 [2/2] (3.25ns)   --->   "%rk_load_130 = load i8 %rk_addr_146" [src/enc.c:117]   --->   Operation 10236 'load' 'rk_load_130' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_184 : Operation 10237 [2/2] (3.25ns)   --->   "%rk_load_131 = load i8 %rk_addr_147" [src/enc.c:117]   --->   Operation 10237 'load' 'rk_load_131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_184 : Operation 10238 [1/1] (0.00ns)   --->   "%ct_addr_5 = getelementptr i8 %ct, i64 0, i64 9" [src/enc.c:110]   --->   Operation 10238 'getelementptr' 'ct_addr_5' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 10239 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_677, i4 %ct_addr_5" [src/enc.c:110]   --->   Operation 10239 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 185 <SV = 184> <Delay = 4.24>
ST_185 : Operation 10240 [1/2] (3.25ns)   --->   "%rk_load_130 = load i8 %rk_addr_146" [src/enc.c:117]   --->   Operation 10240 'load' 'rk_load_130' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_185 : Operation 10241 [1/1] (0.99ns)   --->   "%xor_ln117_682 = xor i8 %rk_load_130, i8 %xor_ln117_670" [src/enc.c:117]   --->   Operation 10241 'xor' 'xor_ln117_682' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 10242 [1/2] (3.25ns)   --->   "%rk_load_131 = load i8 %rk_addr_147" [src/enc.c:117]   --->   Operation 10242 'load' 'rk_load_131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_185 : Operation 10243 [1/1] (0.99ns)   --->   "%xor_ln117_683 = xor i8 %rk_load_131, i8 %xor_ln117_671" [src/enc.c:117]   --->   Operation 10243 'xor' 'xor_ln117_683' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 10244 [1/1] (0.99ns)   --->   "%xor_ln117_690 = xor i8 %rk_load_134, i8 %xor_ln117_678" [src/enc.c:117]   --->   Operation 10244 'xor' 'xor_ln117_690' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 10245 [1/1] (0.00ns)   --->   "%ct_addr_6 = getelementptr i8 %ct, i64 0, i64 10" [src/enc.c:110]   --->   Operation 10245 'getelementptr' 'ct_addr_6' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 10246 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_678, i4 %ct_addr_6" [src/enc.c:110]   --->   Operation 10246 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_185 : Operation 10247 [2/2] (3.25ns)   --->   "%rk_load_136 = load i8 %rk_addr_152" [src/enc.c:117]   --->   Operation 10247 'load' 'rk_load_136' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_185 : Operation 10248 [2/2] (3.25ns)   --->   "%rk_load_137 = load i8 %rk_addr_153" [src/enc.c:117]   --->   Operation 10248 'load' 'rk_load_137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 186 <SV = 185> <Delay = 4.24>
ST_186 : Operation 10249 [1/1] (0.00ns)   --->   "%zext_ln143_29 = zext i8 %xor_ln117_680" [src/enc.c:143->src/enc.c:187]   --->   Operation 10249 'zext' 'zext_ln143_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10250 [1/1] (0.00ns)   --->   "%clefia_s0_addr_116 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln143_29" [src/enc.c:143->src/enc.c:187]   --->   Operation 10250 'getelementptr' 'clefia_s0_addr_116' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10251 [2/2] (3.25ns)   --->   "%z_232 = load i8 %clefia_s0_addr_116" [src/enc.c:143->src/enc.c:187]   --->   Operation 10251 'load' 'z_232' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10252 [1/1] (0.00ns)   --->   "%zext_ln144_29 = zext i8 %xor_ln117_681" [src/enc.c:144->src/enc.c:187]   --->   Operation 10252 'zext' 'zext_ln144_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10253 [1/1] (0.00ns)   --->   "%clefia_s1_addr_116 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln144_29" [src/enc.c:144->src/enc.c:187]   --->   Operation 10253 'getelementptr' 'clefia_s1_addr_116' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10254 [2/2] (3.25ns)   --->   "%z_233 = load i8 %clefia_s1_addr_116" [src/enc.c:144->src/enc.c:187]   --->   Operation 10254 'load' 'z_233' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10255 [1/1] (0.00ns)   --->   "%zext_ln145_29 = zext i8 %xor_ln117_682" [src/enc.c:145->src/enc.c:187]   --->   Operation 10255 'zext' 'zext_ln145_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10256 [1/1] (0.00ns)   --->   "%clefia_s0_addr_117 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln145_29" [src/enc.c:145->src/enc.c:187]   --->   Operation 10256 'getelementptr' 'clefia_s0_addr_117' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10257 [2/2] (3.25ns)   --->   "%z_234 = load i8 %clefia_s0_addr_117" [src/enc.c:145->src/enc.c:187]   --->   Operation 10257 'load' 'z_234' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10258 [1/1] (0.00ns)   --->   "%zext_ln146_29 = zext i8 %xor_ln117_683" [src/enc.c:146->src/enc.c:187]   --->   Operation 10258 'zext' 'zext_ln146_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10259 [1/1] (0.00ns)   --->   "%clefia_s1_addr_117 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln146_29" [src/enc.c:146->src/enc.c:187]   --->   Operation 10259 'getelementptr' 'clefia_s1_addr_117' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10260 [2/2] (3.25ns)   --->   "%z_235 = load i8 %clefia_s1_addr_117" [src/enc.c:146->src/enc.c:187]   --->   Operation 10260 'load' 'z_235' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10261 [1/1] (0.99ns)   --->   "%xor_ln117_691 = xor i8 %rk_load_135, i8 %xor_ln117_679" [src/enc.c:117]   --->   Operation 10261 'xor' 'xor_ln117_691' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 10262 [1/1] (0.00ns)   --->   "%zext_ln166_29 = zext i8 %xor_ln117_688" [src/enc.c:166->src/enc.c:188]   --->   Operation 10262 'zext' 'zext_ln166_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10263 [1/1] (0.00ns)   --->   "%clefia_s1_addr_118 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln166_29" [src/enc.c:166->src/enc.c:188]   --->   Operation 10263 'getelementptr' 'clefia_s1_addr_118' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10264 [2/2] (3.25ns)   --->   "%z_236 = load i8 %clefia_s1_addr_118" [src/enc.c:166->src/enc.c:188]   --->   Operation 10264 'load' 'z_236' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10265 [1/1] (0.00ns)   --->   "%zext_ln167_29 = zext i8 %xor_ln117_689" [src/enc.c:167->src/enc.c:188]   --->   Operation 10265 'zext' 'zext_ln167_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10266 [1/1] (0.00ns)   --->   "%clefia_s0_addr_118 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln167_29" [src/enc.c:167->src/enc.c:188]   --->   Operation 10266 'getelementptr' 'clefia_s0_addr_118' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10267 [2/2] (3.25ns)   --->   "%z_237 = load i8 %clefia_s0_addr_118" [src/enc.c:167->src/enc.c:188]   --->   Operation 10267 'load' 'z_237' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10268 [1/1] (0.00ns)   --->   "%zext_ln168_29 = zext i8 %xor_ln117_690" [src/enc.c:168->src/enc.c:188]   --->   Operation 10268 'zext' 'zext_ln168_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10269 [1/1] (0.00ns)   --->   "%clefia_s1_addr_119 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln168_29" [src/enc.c:168->src/enc.c:188]   --->   Operation 10269 'getelementptr' 'clefia_s1_addr_119' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10270 [2/2] (3.25ns)   --->   "%z_238 = load i8 %clefia_s1_addr_119" [src/enc.c:168->src/enc.c:188]   --->   Operation 10270 'load' 'z_238' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10271 [1/1] (0.00ns)   --->   "%zext_ln169_29 = zext i8 %xor_ln117_691" [src/enc.c:169->src/enc.c:188]   --->   Operation 10271 'zext' 'zext_ln169_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10272 [1/1] (0.00ns)   --->   "%clefia_s0_addr_119 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln169_29" [src/enc.c:169->src/enc.c:188]   --->   Operation 10272 'getelementptr' 'clefia_s0_addr_119' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10273 [2/2] (3.25ns)   --->   "%z_239 = load i8 %clefia_s0_addr_119" [src/enc.c:169->src/enc.c:188]   --->   Operation 10273 'load' 'z_239' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_186 : Operation 10274 [1/1] (0.00ns)   --->   "%ct_addr_7 = getelementptr i8 %ct, i64 0, i64 11" [src/enc.c:110]   --->   Operation 10274 'getelementptr' 'ct_addr_7' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 10275 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %xor_ln117_679, i4 %ct_addr_7" [src/enc.c:110]   --->   Operation 10275 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_186 : Operation 10276 [1/2] (3.25ns)   --->   "%rk_load_136 = load i8 %rk_addr_152" [src/enc.c:117]   --->   Operation 10276 'load' 'rk_load_136' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_186 : Operation 10277 [1/2] (3.25ns)   --->   "%rk_load_137 = load i8 %rk_addr_153" [src/enc.c:117]   --->   Operation 10277 'load' 'rk_load_137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_186 : Operation 10278 [2/2] (3.25ns)   --->   "%rk_load_138 = load i8 %rk_addr_154" [src/enc.c:117]   --->   Operation 10278 'load' 'rk_load_138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_186 : Operation 10279 [2/2] (3.25ns)   --->   "%rk_load_139 = load i8 %rk_addr_155" [src/enc.c:117]   --->   Operation 10279 'load' 'rk_load_139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 187 <SV = 186> <Delay = 6.99>
ST_187 : Operation 10280 [1/2] (3.25ns)   --->   "%z_232 = load i8 %clefia_s0_addr_116" [src/enc.c:143->src/enc.c:187]   --->   Operation 10280 'load' 'z_232' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10281 [1/2] (3.25ns)   --->   "%z_233 = load i8 %clefia_s1_addr_116" [src/enc.c:144->src/enc.c:187]   --->   Operation 10281 'load' 'z_233' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10282 [1/2] (3.25ns)   --->   "%z_234 = load i8 %clefia_s0_addr_117" [src/enc.c:145->src/enc.c:187]   --->   Operation 10282 'load' 'z_234' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10283 [1/2] (3.25ns)   --->   "%z_235 = load i8 %clefia_s1_addr_117" [src/enc.c:146->src/enc.c:187]   --->   Operation 10283 'load' 'z_235' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10284 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_580)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_233, i32 7" [src/enc.c:124]   --->   Operation 10284 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10285 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_580)   --->   "%xor_ln125_580 = xor i8 %z_233, i8 14" [src/enc.c:125]   --->   Operation 10285 'xor' 'xor_ln125_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10286 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_580 = select i1 %tmp_1288, i8 %xor_ln125_580, i8 %z_233" [src/enc.c:124]   --->   Operation 10286 'select' 'select_ln124_580' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10287 [1/1] (0.00ns)   --->   "%trunc_ln127_1248 = trunc i8 %select_ln124_580" [src/enc.c:127]   --->   Operation 10287 'trunc' 'trunc_ln127_1248' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10288 [1/1] (0.00ns)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_580, i32 7" [src/enc.c:127]   --->   Operation 10288 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10289 [1/1] (0.00ns)   --->   "%x_assign_348 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1248, i1 %tmp_1289" [src/enc.c:127]   --->   Operation 10289 'bitconcatenate' 'x_assign_348' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10290 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_581)   --->   "%tmp_1290 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_234, i32 7" [src/enc.c:124]   --->   Operation 10290 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10291 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_581)   --->   "%xor_ln125_581 = xor i8 %z_234, i8 14" [src/enc.c:125]   --->   Operation 10291 'xor' 'xor_ln125_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10292 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_581 = select i1 %tmp_1290, i8 %xor_ln125_581, i8 %z_234" [src/enc.c:124]   --->   Operation 10292 'select' 'select_ln124_581' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10293 [1/1] (0.00ns)   --->   "%trunc_ln127_1249 = trunc i8 %select_ln124_581" [src/enc.c:127]   --->   Operation 10293 'trunc' 'trunc_ln127_1249' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10294 [1/1] (0.00ns)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_581, i32 7" [src/enc.c:127]   --->   Operation 10294 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10295 [1/1] (0.00ns)   --->   "%x_assign_349 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1249, i1 %tmp_1291" [src/enc.c:127]   --->   Operation 10295 'bitconcatenate' 'x_assign_349' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10296 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_582)   --->   "%tmp_1292 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_581, i32 6" [src/enc.c:124]   --->   Operation 10296 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10297 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_582)   --->   "%xor_ln125_582 = xor i8 %x_assign_349, i8 14" [src/enc.c:125]   --->   Operation 10297 'xor' 'xor_ln125_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10298 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_582 = select i1 %tmp_1292, i8 %xor_ln125_582, i8 %x_assign_349" [src/enc.c:124]   --->   Operation 10298 'select' 'select_ln124_582' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10299 [1/1] (0.00ns)   --->   "%trunc_ln127_1250 = trunc i8 %select_ln124_582" [src/enc.c:127]   --->   Operation 10299 'trunc' 'trunc_ln127_1250' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10300 [1/1] (0.00ns)   --->   "%tmp_1293 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_582, i32 7" [src/enc.c:127]   --->   Operation 10300 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10301 [1/1] (0.00ns)   --->   "%or_ln127_231 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1250, i1 %tmp_1293" [src/enc.c:127]   --->   Operation 10301 'bitconcatenate' 'or_ln127_231' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10302 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_583)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_235, i32 7" [src/enc.c:124]   --->   Operation 10302 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10303 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_583)   --->   "%xor_ln125_583 = xor i8 %z_235, i8 14" [src/enc.c:125]   --->   Operation 10303 'xor' 'xor_ln125_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10304 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_583 = select i1 %tmp_1294, i8 %xor_ln125_583, i8 %z_235" [src/enc.c:124]   --->   Operation 10304 'select' 'select_ln124_583' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10305 [1/1] (0.00ns)   --->   "%trunc_ln127_1251 = trunc i8 %select_ln124_583" [src/enc.c:127]   --->   Operation 10305 'trunc' 'trunc_ln127_1251' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10306 [1/1] (0.00ns)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_583, i32 7" [src/enc.c:127]   --->   Operation 10306 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10307 [1/1] (0.00ns)   --->   "%x_assign_350 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1251, i1 %tmp_1295" [src/enc.c:127]   --->   Operation 10307 'bitconcatenate' 'x_assign_350' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10308 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_584)   --->   "%tmp_1296 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_583, i32 6" [src/enc.c:124]   --->   Operation 10308 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10309 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_584)   --->   "%xor_ln125_584 = xor i8 %x_assign_350, i8 14" [src/enc.c:125]   --->   Operation 10309 'xor' 'xor_ln125_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10310 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_584 = select i1 %tmp_1296, i8 %xor_ln125_584, i8 %x_assign_350" [src/enc.c:124]   --->   Operation 10310 'select' 'select_ln124_584' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10311 [1/1] (0.00ns)   --->   "%trunc_ln127_1252 = trunc i8 %select_ln124_584" [src/enc.c:127]   --->   Operation 10311 'trunc' 'trunc_ln127_1252' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10312 [1/1] (0.00ns)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_584, i32 7" [src/enc.c:127]   --->   Operation 10312 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10313 [1/1] (0.00ns)   --->   "%or_ln127_232 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1252, i1 %tmp_1297" [src/enc.c:127]   --->   Operation 10313 'bitconcatenate' 'or_ln127_232' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10314 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_585)   --->   "%tmp_1298 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_232, i32 7" [src/enc.c:124]   --->   Operation 10314 'bitselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10315 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_585)   --->   "%xor_ln125_585 = xor i8 %z_232, i8 14" [src/enc.c:125]   --->   Operation 10315 'xor' 'xor_ln125_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10316 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_585 = select i1 %tmp_1298, i8 %xor_ln125_585, i8 %z_232" [src/enc.c:124]   --->   Operation 10316 'select' 'select_ln124_585' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10317 [1/1] (0.00ns)   --->   "%trunc_ln127_1253 = trunc i8 %select_ln124_585" [src/enc.c:127]   --->   Operation 10317 'trunc' 'trunc_ln127_1253' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10318 [1/1] (0.00ns)   --->   "%tmp_1299 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_585, i32 7" [src/enc.c:127]   --->   Operation 10318 'bitselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10319 [1/1] (0.00ns)   --->   "%x_assign_351 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1253, i1 %tmp_1299" [src/enc.c:127]   --->   Operation 10319 'bitconcatenate' 'x_assign_351' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10320 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_586)   --->   "%tmp_1300 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_585, i32 6" [src/enc.c:124]   --->   Operation 10320 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10321 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_586)   --->   "%xor_ln125_586 = xor i8 %x_assign_351, i8 14" [src/enc.c:125]   --->   Operation 10321 'xor' 'xor_ln125_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10322 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_586 = select i1 %tmp_1300, i8 %xor_ln125_586, i8 %x_assign_351" [src/enc.c:124]   --->   Operation 10322 'select' 'select_ln124_586' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10323 [1/1] (0.00ns)   --->   "%trunc_ln127_1254 = trunc i8 %select_ln124_586" [src/enc.c:127]   --->   Operation 10323 'trunc' 'trunc_ln127_1254' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10324 [1/1] (0.00ns)   --->   "%tmp_1301 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_586, i32 7" [src/enc.c:127]   --->   Operation 10324 'bitselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10325 [1/1] (0.00ns)   --->   "%or_ln127_233 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1254, i1 %tmp_1301" [src/enc.c:127]   --->   Operation 10325 'bitconcatenate' 'or_ln127_233' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10326 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_587)   --->   "%tmp_1302 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_580, i32 6" [src/enc.c:124]   --->   Operation 10326 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10327 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_587)   --->   "%xor_ln125_587 = xor i8 %x_assign_348, i8 14" [src/enc.c:125]   --->   Operation 10327 'xor' 'xor_ln125_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10328 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_587 = select i1 %tmp_1302, i8 %xor_ln125_587, i8 %x_assign_348" [src/enc.c:124]   --->   Operation 10328 'select' 'select_ln124_587' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10329 [1/1] (0.00ns)   --->   "%trunc_ln127_1255 = trunc i8 %select_ln124_587" [src/enc.c:127]   --->   Operation 10329 'trunc' 'trunc_ln127_1255' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10330 [1/1] (0.00ns)   --->   "%tmp_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_587, i32 7" [src/enc.c:127]   --->   Operation 10330 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10331 [1/1] (0.00ns)   --->   "%or_ln127_234 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1255, i1 %tmp_1303" [src/enc.c:127]   --->   Operation 10331 'bitconcatenate' 'or_ln127_234' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10332 [1/2] (3.25ns)   --->   "%z_236 = load i8 %clefia_s1_addr_118" [src/enc.c:166->src/enc.c:188]   --->   Operation 10332 'load' 'z_236' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10333 [1/2] (3.25ns)   --->   "%z_237 = load i8 %clefia_s0_addr_118" [src/enc.c:167->src/enc.c:188]   --->   Operation 10333 'load' 'z_237' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10334 [1/2] (3.25ns)   --->   "%z_238 = load i8 %clefia_s1_addr_119" [src/enc.c:168->src/enc.c:188]   --->   Operation 10334 'load' 'z_238' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10335 [1/2] (3.25ns)   --->   "%z_239 = load i8 %clefia_s0_addr_119" [src/enc.c:169->src/enc.c:188]   --->   Operation 10335 'load' 'z_239' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_187 : Operation 10336 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_588)   --->   "%tmp_1304 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_237, i32 7" [src/enc.c:124]   --->   Operation 10336 'bitselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10337 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_588)   --->   "%xor_ln125_588 = xor i8 %z_237, i8 14" [src/enc.c:125]   --->   Operation 10337 'xor' 'xor_ln125_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10338 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_588 = select i1 %tmp_1304, i8 %xor_ln125_588, i8 %z_237" [src/enc.c:124]   --->   Operation 10338 'select' 'select_ln124_588' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10339 [1/1] (0.00ns)   --->   "%trunc_ln127_1256 = trunc i8 %select_ln124_588" [src/enc.c:127]   --->   Operation 10339 'trunc' 'trunc_ln127_1256' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10340 [1/1] (0.00ns)   --->   "%tmp_1305 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_588, i32 7" [src/enc.c:127]   --->   Operation 10340 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10341 [1/1] (0.00ns)   --->   "%x_assign_352 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1256, i1 %tmp_1305" [src/enc.c:127]   --->   Operation 10341 'bitconcatenate' 'x_assign_352' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10342 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_589)   --->   "%tmp_1306 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_588, i32 6" [src/enc.c:124]   --->   Operation 10342 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10343 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_589)   --->   "%xor_ln125_589 = xor i8 %x_assign_352, i8 14" [src/enc.c:125]   --->   Operation 10343 'xor' 'xor_ln125_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10344 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_589 = select i1 %tmp_1306, i8 %xor_ln125_589, i8 %x_assign_352" [src/enc.c:124]   --->   Operation 10344 'select' 'select_ln124_589' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10345 [1/1] (0.00ns)   --->   "%trunc_ln127_1257 = trunc i8 %select_ln124_589" [src/enc.c:127]   --->   Operation 10345 'trunc' 'trunc_ln127_1257' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10346 [1/1] (0.00ns)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_589, i32 7" [src/enc.c:127]   --->   Operation 10346 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10347 [1/1] (0.00ns)   --->   "%x_assign_353 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1257, i1 %tmp_1307" [src/enc.c:127]   --->   Operation 10347 'bitconcatenate' 'x_assign_353' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10348 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_590)   --->   "%tmp_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_589, i32 6" [src/enc.c:124]   --->   Operation 10348 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10349 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_590)   --->   "%xor_ln125_590 = xor i8 %x_assign_353, i8 14" [src/enc.c:125]   --->   Operation 10349 'xor' 'xor_ln125_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10350 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_590 = select i1 %tmp_1308, i8 %xor_ln125_590, i8 %x_assign_353" [src/enc.c:124]   --->   Operation 10350 'select' 'select_ln124_590' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10351 [1/1] (0.00ns)   --->   "%trunc_ln127_1258 = trunc i8 %select_ln124_590" [src/enc.c:127]   --->   Operation 10351 'trunc' 'trunc_ln127_1258' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10352 [1/1] (0.00ns)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_590, i32 7" [src/enc.c:127]   --->   Operation 10352 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10353 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_591)   --->   "%tmp_1310 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_238, i32 7" [src/enc.c:124]   --->   Operation 10353 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10354 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_591)   --->   "%xor_ln125_591 = xor i8 %z_238, i8 14" [src/enc.c:125]   --->   Operation 10354 'xor' 'xor_ln125_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10355 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_591 = select i1 %tmp_1310, i8 %xor_ln125_591, i8 %z_238" [src/enc.c:124]   --->   Operation 10355 'select' 'select_ln124_591' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10356 [1/1] (0.00ns)   --->   "%trunc_ln127_1259 = trunc i8 %select_ln124_591" [src/enc.c:127]   --->   Operation 10356 'trunc' 'trunc_ln127_1259' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10357 [1/1] (0.00ns)   --->   "%tmp_1311 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_591, i32 7" [src/enc.c:127]   --->   Operation 10357 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10358 [1/1] (0.00ns)   --->   "%x_assign_354 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1259, i1 %tmp_1311" [src/enc.c:127]   --->   Operation 10358 'bitconcatenate' 'x_assign_354' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10359 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_592)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_239, i32 7" [src/enc.c:124]   --->   Operation 10359 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10360 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_592)   --->   "%xor_ln125_592 = xor i8 %z_239, i8 14" [src/enc.c:125]   --->   Operation 10360 'xor' 'xor_ln125_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10361 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_592 = select i1 %tmp_1312, i8 %xor_ln125_592, i8 %z_239" [src/enc.c:124]   --->   Operation 10361 'select' 'select_ln124_592' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10362 [1/1] (0.00ns)   --->   "%trunc_ln127_1260 = trunc i8 %select_ln124_592" [src/enc.c:127]   --->   Operation 10362 'trunc' 'trunc_ln127_1260' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10363 [1/1] (0.00ns)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_592, i32 7" [src/enc.c:127]   --->   Operation 10363 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10364 [1/1] (0.00ns)   --->   "%x_assign_355 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1260, i1 %tmp_1313" [src/enc.c:127]   --->   Operation 10364 'bitconcatenate' 'x_assign_355' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10365 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_593)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_592, i32 6" [src/enc.c:124]   --->   Operation 10365 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10366 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_593)   --->   "%xor_ln125_593 = xor i8 %x_assign_355, i8 14" [src/enc.c:125]   --->   Operation 10366 'xor' 'xor_ln125_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10367 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_593 = select i1 %tmp_1314, i8 %xor_ln125_593, i8 %x_assign_355" [src/enc.c:124]   --->   Operation 10367 'select' 'select_ln124_593' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10368 [1/1] (0.00ns)   --->   "%trunc_ln127_1261 = trunc i8 %select_ln124_593" [src/enc.c:127]   --->   Operation 10368 'trunc' 'trunc_ln127_1261' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10369 [1/1] (0.00ns)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_593, i32 7" [src/enc.c:127]   --->   Operation 10369 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10370 [1/1] (0.00ns)   --->   "%x_assign_356 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1261, i1 %tmp_1315" [src/enc.c:127]   --->   Operation 10370 'bitconcatenate' 'x_assign_356' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10371 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_594)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_593, i32 6" [src/enc.c:124]   --->   Operation 10371 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10372 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_594)   --->   "%xor_ln125_594 = xor i8 %x_assign_356, i8 14" [src/enc.c:125]   --->   Operation 10372 'xor' 'xor_ln125_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10373 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_594 = select i1 %tmp_1316, i8 %xor_ln125_594, i8 %x_assign_356" [src/enc.c:124]   --->   Operation 10373 'select' 'select_ln124_594' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10374 [1/1] (0.00ns)   --->   "%trunc_ln127_1262 = trunc i8 %select_ln124_594" [src/enc.c:127]   --->   Operation 10374 'trunc' 'trunc_ln127_1262' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10375 [1/1] (0.00ns)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_594, i32 7" [src/enc.c:127]   --->   Operation 10375 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10376 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_595)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_236, i32 7" [src/enc.c:124]   --->   Operation 10376 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10377 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_595)   --->   "%xor_ln125_595 = xor i8 %z_236, i8 14" [src/enc.c:125]   --->   Operation 10377 'xor' 'xor_ln125_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10378 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_595 = select i1 %tmp_1318, i8 %xor_ln125_595, i8 %z_236" [src/enc.c:124]   --->   Operation 10378 'select' 'select_ln124_595' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10379 [1/1] (0.00ns)   --->   "%trunc_ln127_1263 = trunc i8 %select_ln124_595" [src/enc.c:127]   --->   Operation 10379 'trunc' 'trunc_ln127_1263' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10380 [1/1] (0.00ns)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_595, i32 7" [src/enc.c:127]   --->   Operation 10380 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10381 [1/1] (0.00ns)   --->   "%x_assign_357 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1263, i1 %tmp_1319" [src/enc.c:127]   --->   Operation 10381 'bitconcatenate' 'x_assign_357' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10382 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_596)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_595, i32 6" [src/enc.c:124]   --->   Operation 10382 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10383 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_596)   --->   "%xor_ln125_596 = xor i8 %x_assign_357, i8 14" [src/enc.c:125]   --->   Operation 10383 'xor' 'xor_ln125_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10384 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_596 = select i1 %tmp_1320, i8 %xor_ln125_596, i8 %x_assign_357" [src/enc.c:124]   --->   Operation 10384 'select' 'select_ln124_596' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10385 [1/1] (0.00ns)   --->   "%trunc_ln127_1264 = trunc i8 %select_ln124_596" [src/enc.c:127]   --->   Operation 10385 'trunc' 'trunc_ln127_1264' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10386 [1/1] (0.00ns)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_596, i32 7" [src/enc.c:127]   --->   Operation 10386 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10387 [1/1] (0.00ns)   --->   "%x_assign_358 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1264, i1 %tmp_1321" [src/enc.c:127]   --->   Operation 10387 'bitconcatenate' 'x_assign_358' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10388 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_597)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_596, i32 6" [src/enc.c:124]   --->   Operation 10388 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10389 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_597)   --->   "%xor_ln125_597 = xor i8 %x_assign_358, i8 14" [src/enc.c:125]   --->   Operation 10389 'xor' 'xor_ln125_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10390 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_597 = select i1 %tmp_1322, i8 %xor_ln125_597, i8 %x_assign_358" [src/enc.c:124]   --->   Operation 10390 'select' 'select_ln124_597' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10391 [1/1] (0.00ns)   --->   "%trunc_ln127_1265 = trunc i8 %select_ln124_597" [src/enc.c:127]   --->   Operation 10391 'trunc' 'trunc_ln127_1265' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10392 [1/1] (0.00ns)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_597, i32 7" [src/enc.c:127]   --->   Operation 10392 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10393 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_598)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_591, i32 6" [src/enc.c:124]   --->   Operation 10393 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10394 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_598)   --->   "%xor_ln125_598 = xor i8 %x_assign_354, i8 14" [src/enc.c:125]   --->   Operation 10394 'xor' 'xor_ln125_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10395 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_598 = select i1 %tmp_1324, i8 %xor_ln125_598, i8 %x_assign_354" [src/enc.c:124]   --->   Operation 10395 'select' 'select_ln124_598' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10396 [1/1] (0.00ns)   --->   "%trunc_ln127_1266 = trunc i8 %select_ln124_598" [src/enc.c:127]   --->   Operation 10396 'trunc' 'trunc_ln127_1266' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10397 [1/1] (0.00ns)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_598, i32 7" [src/enc.c:127]   --->   Operation 10397 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10398 [1/1] (0.00ns)   --->   "%x_assign_359 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1266, i1 %tmp_1325" [src/enc.c:127]   --->   Operation 10398 'bitconcatenate' 'x_assign_359' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10399 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_599)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_598, i32 6" [src/enc.c:124]   --->   Operation 10399 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10400 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_599)   --->   "%xor_ln125_599 = xor i8 %x_assign_359, i8 14" [src/enc.c:125]   --->   Operation 10400 'xor' 'xor_ln125_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10401 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln124_599 = select i1 %tmp_1326, i8 %xor_ln125_599, i8 %x_assign_359" [src/enc.c:124]   --->   Operation 10401 'select' 'select_ln124_599' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 10402 [1/1] (0.00ns)   --->   "%trunc_ln127_1267 = trunc i8 %select_ln124_599" [src/enc.c:127]   --->   Operation 10402 'trunc' 'trunc_ln127_1267' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10403 [1/1] (0.00ns)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln124_599, i32 7" [src/enc.c:127]   --->   Operation 10403 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 10404 [1/1] (0.99ns)   --->   "%xor_ln117_2976 = xor i8 %or_ln127_231, i8 %or_ln127_232" [src/enc.c:117]   --->   Operation 10404 'xor' 'xor_ln117_2976' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10405 [1/2] (3.25ns)   --->   "%rk_load_138 = load i8 %rk_addr_154" [src/enc.c:117]   --->   Operation 10405 'load' 'rk_load_138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_187 : Operation 10406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2983)   --->   "%xor_ln117_2982 = xor i8 %rk_load_138, i8 %xor_ln117_662" [src/enc.c:117]   --->   Operation 10406 'xor' 'xor_ln117_2982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10407 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2983 = xor i8 %xor_ln117_2982, i8 %z_234" [src/enc.c:117]   --->   Operation 10407 'xor' 'xor_ln117_2983' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_698)   --->   "%xor_ln117_2984 = xor i8 %x_assign_348, i8 %or_ln127_233" [src/enc.c:117]   --->   Operation 10408 'xor' 'xor_ln117_2984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_698)   --->   "%xor_ln117_2985 = xor i8 %x_assign_350, i8 %or_ln127_234" [src/enc.c:117]   --->   Operation 10409 'xor' 'xor_ln117_2985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_698)   --->   "%xor_ln117_2986 = xor i8 %xor_ln117_2985, i8 %xor_ln117_2984" [src/enc.c:117]   --->   Operation 10410 'xor' 'xor_ln117_2986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10411 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_698 = xor i8 %xor_ln117_2986, i8 %xor_ln117_2983" [src/enc.c:117]   --->   Operation 10411 'xor' 'xor_ln117_698' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10412 [1/2] (3.25ns)   --->   "%rk_load_139 = load i8 %rk_addr_155" [src/enc.c:117]   --->   Operation 10412 'load' 'rk_load_139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_187 : Operation 10413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2988)   --->   "%xor_ln117_2987 = xor i8 %rk_load_139, i8 %x_assign_351" [src/enc.c:117]   --->   Operation 10413 'xor' 'xor_ln117_2987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10414 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_2988 = xor i8 %xor_ln117_2987, i8 %z_235" [src/enc.c:117]   --->   Operation 10414 'xor' 'xor_ln117_2988' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_699)   --->   "%xor_ln117_2989 = xor i8 %xor_ln117_663, i8 %x_assign_349" [src/enc.c:117]   --->   Operation 10415 'xor' 'xor_ln117_2989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_699)   --->   "%xor_ln117_2990 = xor i8 %or_ln127_233, i8 %or_ln127_234" [src/enc.c:117]   --->   Operation 10416 'xor' 'xor_ln117_2990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_699)   --->   "%xor_ln117_2991 = xor i8 %xor_ln117_2990, i8 %xor_ln117_2989" [src/enc.c:117]   --->   Operation 10417 'xor' 'xor_ln117_2991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10418 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_699 = xor i8 %xor_ln117_2991, i8 %xor_ln117_2988" [src/enc.c:117]   --->   Operation 10418 'xor' 'xor_ln117_699' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10419 [2/2] (3.25ns)   --->   "%rk_load_140 = load i8 %rk_addr_156" [src/enc.c:117]   --->   Operation 10419 'load' 'rk_load_140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_187 : Operation 10420 [1/1] (0.99ns)   --->   "%xor_ln117_2994 = xor i8 %x_assign_354, i8 %x_assign_355" [src/enc.c:117]   --->   Operation 10420 'xor' 'xor_ln117_2994' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 10421 [2/2] (3.25ns)   --->   "%rk_load_141 = load i8 %rk_addr_157" [src/enc.c:117]   --->   Operation 10421 'load' 'rk_load_141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 188 <SV = 187> <Delay = 4.24>
ST_188 : Operation 10422 [1/1] (0.00ns)   --->   "%or_ln127_235 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1258, i1 %tmp_1309" [src/enc.c:127]   --->   Operation 10422 'bitconcatenate' 'or_ln127_235' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 10423 [1/1] (0.00ns)   --->   "%or_ln127_236 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1262, i1 %tmp_1317" [src/enc.c:127]   --->   Operation 10423 'bitconcatenate' 'or_ln127_236' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 10424 [1/1] (0.00ns)   --->   "%or_ln127_237 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1265, i1 %tmp_1323" [src/enc.c:127]   --->   Operation 10424 'bitconcatenate' 'or_ln127_237' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 10425 [1/1] (0.00ns)   --->   "%or_ln127_238 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln127_1267, i1 %tmp_1327" [src/enc.c:127]   --->   Operation 10425 'bitconcatenate' 'or_ln127_238' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 10426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_696)   --->   "%xor_ln117_2973 = xor i8 %rk_load_136, i8 %xor_ln117_660" [src/enc.c:117]   --->   Operation 10426 'xor' 'xor_ln117_2973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_696)   --->   "%xor_ln117_2974 = xor i8 %xor_ln117_2973, i8 %z_232" [src/enc.c:117]   --->   Operation 10427 'xor' 'xor_ln117_2974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_696)   --->   "%xor_ln117_2975 = xor i8 %x_assign_348, i8 %x_assign_350" [src/enc.c:117]   --->   Operation 10428 'xor' 'xor_ln117_2975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_696)   --->   "%xor_ln117_2977 = xor i8 %xor_ln117_2976, i8 %xor_ln117_2975" [src/enc.c:117]   --->   Operation 10429 'xor' 'xor_ln117_2977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10430 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_696 = xor i8 %xor_ln117_2977, i8 %xor_ln117_2974" [src/enc.c:117]   --->   Operation 10430 'xor' 'xor_ln117_696' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10431 [1/1] (0.00ns)   --->   "%ct_addr_8 = getelementptr i8 %ct, i64 0, i64 4" [src/enc.c:117]   --->   Operation 10431 'getelementptr' 'ct_addr_8' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 10432 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_696, i4 %ct_addr_8" [src/enc.c:117]   --->   Operation 10432 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_188 : Operation 10433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_697)   --->   "%xor_ln117_2978 = xor i8 %rk_load_137, i8 %xor_ln117_661" [src/enc.c:117]   --->   Operation 10433 'xor' 'xor_ln117_2978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_697)   --->   "%xor_ln117_2979 = xor i8 %xor_ln117_2978, i8 %z_233" [src/enc.c:117]   --->   Operation 10434 'xor' 'xor_ln117_2979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_697)   --->   "%xor_ln117_2980 = xor i8 %x_assign_351, i8 %x_assign_349" [src/enc.c:117]   --->   Operation 10435 'xor' 'xor_ln117_2980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_697)   --->   "%xor_ln117_2981 = xor i8 %xor_ln117_2976, i8 %xor_ln117_2980" [src/enc.c:117]   --->   Operation 10436 'xor' 'xor_ln117_2981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10437 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_697 = xor i8 %xor_ln117_2981, i8 %xor_ln117_2979" [src/enc.c:117]   --->   Operation 10437 'xor' 'xor_ln117_697' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10438 [1/2] (3.25ns)   --->   "%rk_load_140 = load i8 %rk_addr_156" [src/enc.c:117]   --->   Operation 10438 'load' 'rk_load_140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_188 : Operation 10439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_700)   --->   "%xor_ln117_2992 = xor i8 %rk_load_140, i8 %xor_ln117_652" [src/enc.c:117]   --->   Operation 10439 'xor' 'xor_ln117_2992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_700)   --->   "%xor_ln117_2993 = xor i8 %xor_ln117_2992, i8 %z_236" [src/enc.c:117]   --->   Operation 10440 'xor' 'xor_ln117_2993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10441 [1/1] (0.99ns)   --->   "%xor_ln117_2995 = xor i8 %or_ln127_235, i8 %or_ln127_236" [src/enc.c:117]   --->   Operation 10441 'xor' 'xor_ln117_2995' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_700)   --->   "%xor_ln117_2996 = xor i8 %xor_ln117_2995, i8 %xor_ln117_2994" [src/enc.c:117]   --->   Operation 10442 'xor' 'xor_ln117_2996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10443 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_700 = xor i8 %xor_ln117_2996, i8 %xor_ln117_2993" [src/enc.c:117]   --->   Operation 10443 'xor' 'xor_ln117_700' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10444 [1/2] (3.25ns)   --->   "%rk_load_141 = load i8 %rk_addr_157" [src/enc.c:117]   --->   Operation 10444 'load' 'rk_load_141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_188 : Operation 10445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_701)   --->   "%xor_ln117_2997 = xor i8 %rk_load_141, i8 %xor_ln117_653" [src/enc.c:117]   --->   Operation 10445 'xor' 'xor_ln117_2997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_701)   --->   "%xor_ln117_2998 = xor i8 %xor_ln117_2997, i8 %z_237" [src/enc.c:117]   --->   Operation 10446 'xor' 'xor_ln117_2998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10447 [1/1] (0.99ns)   --->   "%xor_ln117_2999 = xor i8 %or_ln127_237, i8 %or_ln127_238" [src/enc.c:117]   --->   Operation 10447 'xor' 'xor_ln117_2999' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_701)   --->   "%xor_ln117_3000 = xor i8 %xor_ln117_2999, i8 %xor_ln117_2994" [src/enc.c:117]   --->   Operation 10448 'xor' 'xor_ln117_3000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10449 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_701 = xor i8 %xor_ln117_3000, i8 %xor_ln117_2998" [src/enc.c:117]   --->   Operation 10449 'xor' 'xor_ln117_701' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 10450 [2/2] (3.25ns)   --->   "%rk_load_142 = load i8 %rk_addr_158" [src/enc.c:117]   --->   Operation 10450 'load' 'rk_load_142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_188 : Operation 10451 [2/2] (3.25ns)   --->   "%rk_load_143 = load i8 %rk_addr_159" [src/enc.c:117]   --->   Operation 10451 'load' 'rk_load_143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 189 <SV = 188> <Delay = 4.24>
ST_189 : Operation 10452 [1/1] (0.00ns)   --->   "%rk_addr_8 = getelementptr i8 %rk, i64 0, i64 8" [src/enc.c:264->src/enc.c:305]   --->   Operation 10452 'getelementptr' 'rk_addr_8' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 10453 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_192, i8 %rk_addr_8" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10453 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_189 : Operation 10454 [1/1] (0.00ns)   --->   "%rk_addr_9 = getelementptr i8 %rk, i64 0, i64 9" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 10454 'getelementptr' 'rk_addr_9' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 10455 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_193, i8 %rk_addr_9" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10455 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_189 : Operation 10456 [1/1] (0.00ns)   --->   "%ct_addr_9 = getelementptr i8 %ct, i64 0, i64 5" [src/enc.c:117]   --->   Operation 10456 'getelementptr' 'ct_addr_9' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 10457 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_697, i4 %ct_addr_9" [src/enc.c:117]   --->   Operation 10457 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_189 : Operation 10458 [1/2] (3.25ns)   --->   "%rk_load_142 = load i8 %rk_addr_158" [src/enc.c:117]   --->   Operation 10458 'load' 'rk_load_142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_189 : Operation 10459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_702)   --->   "%xor_ln117_3001 = xor i8 %rk_load_142, i8 %x_assign_357" [src/enc.c:117]   --->   Operation 10459 'xor' 'xor_ln117_3001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_702)   --->   "%xor_ln117_3002 = xor i8 %xor_ln117_3001, i8 %z_238" [src/enc.c:117]   --->   Operation 10460 'xor' 'xor_ln117_3002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_702)   --->   "%xor_ln117_3003 = xor i8 %xor_ln117_654, i8 %x_assign_352" [src/enc.c:117]   --->   Operation 10461 'xor' 'xor_ln117_3003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_702)   --->   "%xor_ln117_3004 = xor i8 %xor_ln117_2995, i8 %xor_ln117_3003" [src/enc.c:117]   --->   Operation 10462 'xor' 'xor_ln117_3004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10463 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_702 = xor i8 %xor_ln117_3004, i8 %xor_ln117_3002" [src/enc.c:117]   --->   Operation 10463 'xor' 'xor_ln117_702' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10464 [1/2] (3.25ns)   --->   "%rk_load_143 = load i8 %rk_addr_159" [src/enc.c:117]   --->   Operation 10464 'load' 'rk_load_143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_189 : Operation 10465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_703)   --->   "%xor_ln117_3005 = xor i8 %rk_load_143, i8 %x_assign_357" [src/enc.c:117]   --->   Operation 10465 'xor' 'xor_ln117_3005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_703)   --->   "%xor_ln117_3006 = xor i8 %xor_ln117_3005, i8 %z_239" [src/enc.c:117]   --->   Operation 10466 'xor' 'xor_ln117_3006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_703)   --->   "%xor_ln117_3007 = xor i8 %xor_ln117_655, i8 %x_assign_352" [src/enc.c:117]   --->   Operation 10467 'xor' 'xor_ln117_3007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_703)   --->   "%xor_ln117_3008 = xor i8 %xor_ln117_2999, i8 %xor_ln117_3007" [src/enc.c:117]   --->   Operation 10468 'xor' 'xor_ln117_3008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 10469 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117_703 = xor i8 %xor_ln117_3008, i8 %xor_ln117_3006" [src/enc.c:117]   --->   Operation 10469 'xor' 'xor_ln117_703' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 3.25>
ST_190 : Operation 10470 [1/1] (0.00ns)   --->   "%rk_addr_10 = getelementptr i8 %rk, i64 0, i64 10" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 10470 'getelementptr' 'rk_addr_10' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 10471 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_194, i8 %rk_addr_10" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10471 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_190 : Operation 10472 [1/1] (0.00ns)   --->   "%rk_addr_11 = getelementptr i8 %rk, i64 0, i64 11" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 10472 'getelementptr' 'rk_addr_11' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 10473 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_195, i8 %rk_addr_11" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10473 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_190 : Operation 10474 [1/1] (0.00ns)   --->   "%ct_addr_10 = getelementptr i8 %ct, i64 0, i64 6" [src/enc.c:117]   --->   Operation 10474 'getelementptr' 'ct_addr_10' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 10475 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_698, i4 %ct_addr_10" [src/enc.c:117]   --->   Operation 10475 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 191 <SV = 190> <Delay = 3.25>
ST_191 : Operation 10476 [1/1] (0.00ns)   --->   "%rk_addr_12 = getelementptr i8 %rk, i64 0, i64 12" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 10476 'getelementptr' 'rk_addr_12' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 10477 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_196, i8 %rk_addr_12" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10477 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_191 : Operation 10478 [1/1] (0.00ns)   --->   "%rk_addr_13 = getelementptr i8 %rk, i64 0, i64 13" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 10478 'getelementptr' 'rk_addr_13' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 10479 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_197, i8 %rk_addr_13" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10479 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_191 : Operation 10480 [1/1] (0.00ns)   --->   "%ct_addr_11 = getelementptr i8 %ct, i64 0, i64 7" [src/enc.c:117]   --->   Operation 10480 'getelementptr' 'ct_addr_11' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 10481 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_699, i4 %ct_addr_11" [src/enc.c:117]   --->   Operation 10481 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 192 <SV = 191> <Delay = 3.25>
ST_192 : Operation 10482 [1/1] (0.00ns)   --->   "%rk_addr_14 = getelementptr i8 %rk, i64 0, i64 14" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 10482 'getelementptr' 'rk_addr_14' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 10483 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_198, i8 %rk_addr_14" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10483 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_192 : Operation 10484 [1/1] (0.00ns)   --->   "%rk_addr_15 = getelementptr i8 %rk, i64 0, i64 15" [src/enc.c:114->src/enc.c:266->src/enc.c:305]   --->   Operation 10484 'getelementptr' 'rk_addr_15' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 10485 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %xor_ln117_199, i8 %rk_addr_15" [src/enc.c:117->src/enc.c:266->src/enc.c:305]   --->   Operation 10485 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_192 : Operation 10486 [1/1] (0.00ns)   --->   "%ct_addr_12 = getelementptr i8 %ct, i64 0, i64 12" [src/enc.c:117]   --->   Operation 10486 'getelementptr' 'ct_addr_12' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 10487 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_700, i4 %ct_addr_12" [src/enc.c:117]   --->   Operation 10487 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 193 <SV = 192> <Delay = 2.32>
ST_193 : Operation 10488 [1/1] (0.00ns)   --->   "%ct_addr_13 = getelementptr i8 %ct, i64 0, i64 13" [src/enc.c:117]   --->   Operation 10488 'getelementptr' 'ct_addr_13' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 10489 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_701, i4 %ct_addr_13" [src/enc.c:117]   --->   Operation 10489 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 194 <SV = 193> <Delay = 2.32>
ST_194 : Operation 10490 [1/1] (0.00ns)   --->   "%ct_addr_14 = getelementptr i8 %ct, i64 0, i64 14" [src/enc.c:117]   --->   Operation 10490 'getelementptr' 'ct_addr_14' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 10491 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_702, i4 %ct_addr_14" [src/enc.c:117]   --->   Operation 10491 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 195 <SV = 194> <Delay = 2.32>
ST_195 : Operation 10492 [1/1] (0.00ns)   --->   "%spectopmodule_ln299 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/enc.c:299]   --->   Operation 10492 'spectopmodule' 'spectopmodule_ln299' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10493 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10493 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10494 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10494 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10495 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 10495 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10496 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt"   --->   Operation 10496 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10497 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %skey, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10497 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10498 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %skey, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10498 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10499 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %skey, i64 666, i64 207, i64 1"   --->   Operation 10499 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10500 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %skey"   --->   Operation 10500 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10501 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10501 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10502 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10502 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10503 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %ct, i64 666, i64 207, i64 1"   --->   Operation 10503 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10504 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ct"   --->   Operation 10504 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10505 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10505 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10506 [1/1] (0.00ns)   --->   "%ct_addr_15 = getelementptr i8 %ct, i64 0, i64 15" [src/enc.c:117]   --->   Operation 10506 'getelementptr' 'ct_addr_15' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 10507 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln117_703, i4 %ct_addr_15" [src/enc.c:117]   --->   Operation 10507 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_195 : Operation 10508 [1/1] (0.00ns)   --->   "%ret_ln308 = ret" [src/enc.c:308]   --->   Operation 10508 'ret' 'ret_ln308' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('skey_addr_8', src/enc.c:110) [38]  (0 ns)
	'load' operation ('skey_load_8', src/enc.c:110) on array 'skey' [39]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_8', src/enc.c:110) on array 'skey' [39]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_9', src/enc.c:110) on array 'skey' [41]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_10', src/enc.c:110) on array 'skey' [43]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('skey_addr', src/enc.c:110) [22]  (0 ns)
	'load' operation ('skey_load', src/enc.c:110) on array 'skey' [23]  (2.32 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('skey_load', src/enc.c:110) on array 'skey' [23]  (2.32 ns)
	'store' operation ('store_ln110', src/enc.c:110) of variable 'skey_load', src/enc.c:110 on array 'rk', src/enc.c:301 [5320]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('skey_load_1', src/enc.c:110) on array 'skey' [25]  (2.32 ns)
	'store' operation ('store_ln110', src/enc.c:110) of variable 'skey_load_1', src/enc.c:110 on array 'rk', src/enc.c:301 [5322]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('skey_load_2', src/enc.c:110) on array 'skey' [27]  (2.32 ns)
	'store' operation ('store_ln110', src/enc.c:110) of variable 'skey_load_2', src/enc.c:110 on array 'rk', src/enc.c:301 [5324]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('skey_load_3', src/enc.c:110) on array 'skey' [29]  (2.32 ns)
	'store' operation ('store_ln110', src/enc.c:110) of variable 'skey_load_3', src/enc.c:110 on array 'rk', src/enc.c:301 [5326]  (3.25 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_12', src/enc.c:110) on array 'skey' [47]  (2.32 ns)

 <State 11>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_8', src/enc.c:117) [362]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_2', src/enc.c:166->src/enc.c:188) [367]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [368]  (3.25 ns)

 <State 12>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [368]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [449]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [458]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [464]  (1.25 ns)

 <State 13>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [371]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [380]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [389]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [395]  (1.25 ns)

 <State 14>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_25', src/enc.c:117) [803]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_6', src/enc.c:167->src/enc.c:188) [810]  (0 ns)
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [811]  (3.25 ns)

 <State 15>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [811]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [820]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [826]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [832]  (1.25 ns)

 <State 16>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [808]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [866]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [872]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [878]  (1.25 ns)

 <State 17>: 5.58ns
The critical path consists of the following:
	'load' operation ('skey_load_5', src/enc.c:110) on array 'skey' [33]  (2.32 ns)
	'store' operation ('store_ln110', src/enc.c:110) of variable 'skey_load_5', src/enc.c:110 on array 'rk', src/enc.c:301 [5330]  (3.25 ns)

 <State 18>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [1187]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [1196]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1207]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1213]  (1.25 ns)

 <State 19>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [1184]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [1267]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1278]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1284]  (1.25 ns)

 <State 20>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_997', src/enc.c:117) [1389]  (0 ns)
	'xor' operation ('xor_ln117_1004', src/enc.c:117) [1402]  (0 ns)
	'xor' operation ('xor_ln117_45', src/enc.c:117) [1435]  (0.99 ns)
	'xor' operation ('xor_ln117_57', src/enc.c:117) [1609]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_14', src/enc.c:167->src/enc.c:188) [1616]  (0 ns)
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [1617]  (3.25 ns)

 <State 21>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [1617]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [1626]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1633]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1639]  (1.25 ns)

 <State 22>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [1614]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [1681]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1688]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1694]  (1.25 ns)

 <State 23>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [936]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [954]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [965]  (1.25 ns)
	'xor' operation ('xor_ln117_867', src/enc.c:117) [1040]  (0 ns)
	'xor' operation ('xor_ln117_874', src/enc.c:117) [1053]  (0 ns)
	'xor' operation ('xor_ln117_36', src/enc.c:117) [1092]  (0.99 ns)

 <State 24>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [2108]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [2189]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2198]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2204]  (1.25 ns)

 <State 25>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [2111]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [2120]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2129]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2135]  (1.25 ns)

 <State 26>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [1522]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [1535]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1541]  (1.25 ns)
	'xor' operation ('xor_ln117_1084', src/enc.c:117) [1580]  (0 ns)
	'xor' operation ('xor_ln117_1086', src/enc.c:117) [1583]  (0 ns)
	'xor' operation ('xor_ln117_52', src/enc.c:117) [1592]  (0.99 ns)

 <State 27>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [2551]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [2560]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2566]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2572]  (1.25 ns)

 <State 28>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [2548]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [2606]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2612]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2618]  (1.25 ns)

 <State 29>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [1806]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [1824]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [1836]  (1.25 ns)
	'xor' operation ('xor_ln117_1156', src/enc.c:117) [1916]  (0 ns)
	'xor' operation ('xor_ln117_1164', src/enc.c:117) [1931]  (0 ns)
	'xor' operation ('xor_ln117_68', src/enc.c:117) [1974]  (0.99 ns)

 <State 30>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [2927]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [2936]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2947]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2953]  (1.25 ns)

 <State 31>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [2924]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [3007]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3018]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3024]  (1.25 ns)

 <State 32>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [2392]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [2407]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2415]  (1.25 ns)
	'xor' operation ('xor_ln117_1373', src/enc.c:117) [2468]  (0 ns)
	'xor' operation ('xor_ln117_1377', src/enc.c:117) [2475]  (0 ns)
	'xor' operation ('xor_ln117_84', src/enc.c:117) [2496]  (0.99 ns)

 <State 33>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [3357]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [3366]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3373]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3379]  (1.25 ns)

 <State 34>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [3354]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [3421]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3428]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3434]  (1.25 ns)

 <State 35>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [2676]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [2694]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [2705]  (1.25 ns)
	'xor' operation ('xor_ln117_1445', src/enc.c:117) [2780]  (0 ns)
	'xor' operation ('xor_ln117_1452', src/enc.c:117) [2793]  (0 ns)
	'xor' operation ('xor_ln117_100', src/enc.c:117) [2832]  (0.99 ns)

 <State 36>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [3848]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [3929]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3938]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3944]  (1.25 ns)

 <State 37>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [3851]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [3860]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3869]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3875]  (1.25 ns)

 <State 38>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [3262]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [3275]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3281]  (1.25 ns)
	'xor' operation ('xor_ln117_1662', src/enc.c:117) [3320]  (0 ns)
	'xor' operation ('xor_ln117_1664', src/enc.c:117) [3323]  (0 ns)
	'xor' operation ('xor_ln117_116', src/enc.c:117) [3332]  (0.99 ns)

 <State 39>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [4291]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [4300]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4306]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4312]  (1.25 ns)

 <State 40>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [4288]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [4346]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4352]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4358]  (1.25 ns)

 <State 41>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [3546]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [3564]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [3576]  (1.25 ns)
	'xor' operation ('xor_ln117_1734', src/enc.c:117) [3656]  (0 ns)
	'xor' operation ('xor_ln117_1742', src/enc.c:117) [3671]  (0 ns)
	'xor' operation ('xor_ln117_132', src/enc.c:117) [3714]  (0.99 ns)

 <State 42>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [4682]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [4691]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4702]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4708]  (1.25 ns)

 <State 43>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [4679]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [4768]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4779]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4785]  (1.25 ns)

 <State 44>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [4132]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [4147]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4155]  (1.25 ns)
	'xor' operation ('xor_ln117_1951', src/enc.c:117) [4208]  (0 ns)
	'xor' operation ('xor_ln117_1955', src/enc.c:117) [4215]  (0 ns)
	'xor' operation ('xor_ln117_148', src/enc.c:117) [4236]  (0.99 ns)

 <State 45>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [5135]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [5144]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [5151]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [5157]  (1.25 ns)

 <State 46>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [5132]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [5202]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [5209]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [5215]  (1.25 ns)

 <State 47>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [4410]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [4487]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [4502]  (1.25 ns)
	'xor' operation ('xor_ln117_2099', src/enc.c:117) [4633]  (0 ns)
	'xor' operation ('xor_ln117_2112', src/enc.c:117) [4649]  (0 ns)
	'xor' operation ('xor_ln117_2117', src/enc.c:117) [4655]  (0.99 ns)

 <State 48>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2097', src/enc.c:117) [4629]  (0 ns)
	'xor' operation ('xor_ln117_2101', src/enc.c:117) [4636]  (0 ns)
	'xor' operation ('xor_ln117_166', src/enc.c:117) [4653]  (0.99 ns)
	'xor' operation ('xor_ln117_178', src/enc.c:117) [5029]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_45', src/enc.c:145->src/enc.c:187) [5038]  (0 ns)
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [5039]  (3.25 ns)

 <State 49>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [5039]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [5053]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [5059]  (1.25 ns)

 <State 50>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2277', src/enc.c:117) [5098]  (0 ns)
	'xor' operation ('xor_ln117_2279', src/enc.c:117) [5101]  (0 ns)
	'xor' operation ('xor_ln117_180', src/enc.c:117) [5109]  (0.99 ns)
	'xor' operation ('xor_ln117_2360', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5460]  (0 ns)
	'xor' operation ('xor_ln117_227', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5461]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_227', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5462]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5435]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_228', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5466]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5437]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_230', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5474]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load', src/enc.c:117) on array 'rk', src/enc.c:301 [6442]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load', src/enc.c:117) on array 'rk', src/enc.c:301 [6442]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_2', src/enc.c:117) on array 'rk', src/enc.c:301 [6446]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_4', src/enc.c:117) on array 'rk', src/enc.c:301 [6530]  (3.25 ns)

 <State 57>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2366', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5484]  (0 ns)
	'xor' operation ('xor_ln117_233', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5485]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_233', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5486]  (3.25 ns)

 <State 58>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_192', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5335]  (0.99 ns)
	'xor' operation ('xor_ln117_408', src/enc.c:117) [6242]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_48', src/enc.c:143->src/enc.c:187) [6247]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [6248]  (3.25 ns)

 <State 59>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [6254]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [6266]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6272]  (1.25 ns)
	'xor' operation ('xor_ln117_2423', src/enc.c:117) [6308]  (0 ns)
	'xor' operation ('xor_ln117_2425', src/enc.c:117) [6310]  (0 ns)
	'xor' operation ('xor_ln117_412', src/enc.c:117) [6311]  (0.99 ns)

 <State 60>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_424', src/enc.c:117) [6443]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_52', src/enc.c:143->src/enc.c:187) [6451]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [6452]  (3.25 ns)

 <State 61>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [6458]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [6470]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6476]  (1.25 ns)
	'xor' operation ('xor_ln117_2464', src/enc.c:117) [6513]  (0 ns)
	'xor' operation ('xor_ln117_428', src/enc.c:117) [6514]  (0.99 ns)

 <State 62>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [6339]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [6348]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6354]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6360]  (1.25 ns)

 <State 63>: 4.3ns
The critical path consists of the following:
	'load' operation ('pt_load_11', src/enc.c:110) on array 'pt' [6241]  (2.32 ns)
	'xor' operation ('xor_ln117_2456', src/enc.c:117) [6436]  (0 ns)
	'xor' operation ('xor_ln117_2457', src/enc.c:117) [6437]  (0.99 ns)
	'xor' operation ('xor_ln117_423', src/enc.c:117) [6441]  (0.99 ns)

 <State 64>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_432', src/enc.c:117) [6531]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_54', src/enc.c:166->src/enc.c:188) [6539]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [6540]  (3.25 ns)

 <State 65>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [6543]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [6552]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6558]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6564]  (1.25 ns)

 <State 66>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2480', src/enc.c:117) [6625]  (0 ns)
	'xor' operation ('xor_ln117_436', src/enc.c:117) [6626]  (0.99 ns)
	'xor' operation ('xor_ln117_448', src/enc.c:117) [6731]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_58', src/enc.c:166->src/enc.c:188) [6739]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [6740]  (3.25 ns)

 <State 67>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [6743]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [6752]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6758]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6764]  (1.25 ns)

 <State 68>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_246', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5577]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_246', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5578]  (3.25 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_16', src/enc.c:117) on array 'rk', src/enc.c:301 [6842]  (3.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_16', src/enc.c:117) on array 'rk', src/enc.c:301 [6842]  (3.25 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_18', src/enc.c:117) on array 'rk', src/enc.c:301 [6846]  (3.25 ns)

 <State 72>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_456', src/enc.c:117) [6843]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_60', src/enc.c:143->src/enc.c:187) [6851]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [6852]  (3.25 ns)

 <State 73>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [6858]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [6870]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6876]  (1.25 ns)
	'xor' operation ('xor_ln117_2525', src/enc.c:117) [6910]  (0 ns)
	'xor' operation ('xor_ln117_2526', src/enc.c:117) [6911]  (0 ns)
	'xor' operation ('xor_ln117_460', src/enc.c:117) [6914]  (0.99 ns)

 <State 74>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_250', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5589]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_250', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5590]  (3.25 ns)

 <State 75>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [6943]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [6952]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6958]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [6964]  (1.25 ns)

 <State 76>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_254', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5601]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_254', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5602]  (3.25 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_24', src/enc.c:117) on array 'rk', src/enc.c:301 [7042]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_24', src/enc.c:117) on array 'rk', src/enc.c:301 [7042]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_26', src/enc.c:117) on array 'rk', src/enc.c:301 [7046]  (3.25 ns)

 <State 80>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_472', src/enc.c:117) [7043]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_64', src/enc.c:143->src/enc.c:187) [7051]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [7052]  (3.25 ns)

 <State 81>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [7058]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7070]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7076]  (1.25 ns)
	'xor' operation ('xor_ln117_2557', src/enc.c:117) [7110]  (0 ns)
	'xor' operation ('xor_ln117_2558', src/enc.c:117) [7111]  (0 ns)
	'xor' operation ('xor_ln117_476', src/enc.c:117) [7114]  (0.99 ns)

 <State 82>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_480', src/enc.c:117) [7131]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_66', src/enc.c:166->src/enc.c:188) [7139]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [7140]  (3.25 ns)

 <State 83>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [7143]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7152]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7158]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7164]  (1.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5656]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_278', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5686]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_32', src/enc.c:117) on array 'rk', src/enc.c:301 [7242]  (3.25 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_32', src/enc.c:117) on array 'rk', src/enc.c:301 [7242]  (3.25 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_34', src/enc.c:117) on array 'rk', src/enc.c:301 [7246]  (3.25 ns)

 <State 88>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_488', src/enc.c:117) [7243]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_68', src/enc.c:143->src/enc.c:187) [7251]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [7252]  (3.25 ns)

 <State 89>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [7258]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7270]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7276]  (1.25 ns)
	'xor' operation ('xor_ln117_2589', src/enc.c:117) [7310]  (0 ns)
	'xor' operation ('xor_ln117_2590', src/enc.c:117) [7311]  (0 ns)
	'xor' operation ('xor_ln117_492', src/enc.c:117) [7314]  (0.99 ns)

 <State 90>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2384', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5699]  (0 ns)
	'xor' operation ('xor_ln117_283', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5700]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_283', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5701]  (3.25 ns)

 <State 91>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [7343]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7352]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7358]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7364]  (1.25 ns)

 <State 92>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2387', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5708]  (0 ns)
	'xor' operation ('xor_ln117_286', src/enc.c:117->src/enc.c:268->src/enc.c:305) [5709]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_286', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5710]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_40', src/enc.c:117) on array 'rk', src/enc.c:301 [7442]  (3.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_40', src/enc.c:117) on array 'rk', src/enc.c:301 [7442]  (3.25 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_42', src/enc.c:117) on array 'rk', src/enc.c:301 [7446]  (3.25 ns)

 <State 96>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_504', src/enc.c:117) [7443]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_72', src/enc.c:143->src/enc.c:187) [7451]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [7452]  (3.25 ns)

 <State 97>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [7458]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7470]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7476]  (1.25 ns)
	'xor' operation ('xor_ln117_2621', src/enc.c:117) [7510]  (0 ns)
	'xor' operation ('xor_ln117_2622', src/enc.c:117) [7511]  (0 ns)
	'xor' operation ('xor_ln117_508', src/enc.c:117) [7514]  (0.99 ns)

 <State 98>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_290', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5767]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_290', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5768]  (3.25 ns)

 <State 99>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [7543]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7552]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7558]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7564]  (1.25 ns)

 <State 100>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_294', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5779]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_294', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5780]  (3.25 ns)

 <State 101>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_48', src/enc.c:117) on array 'rk', src/enc.c:301 [7642]  (3.25 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_48', src/enc.c:117) on array 'rk', src/enc.c:301 [7642]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_50', src/enc.c:117) on array 'rk', src/enc.c:301 [7646]  (3.25 ns)

 <State 104>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_520', src/enc.c:117) [7643]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_76', src/enc.c:143->src/enc.c:187) [7651]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [7652]  (3.25 ns)

 <State 105>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [7658]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7670]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7676]  (1.25 ns)
	'xor' operation ('xor_ln117_2653', src/enc.c:117) [7710]  (0 ns)
	'xor' operation ('xor_ln117_2654', src/enc.c:117) [7711]  (0 ns)
	'xor' operation ('xor_ln117_524', src/enc.c:117) [7714]  (0.99 ns)

 <State 106>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_298', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5791]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_298', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5792]  (3.25 ns)

 <State 107>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [7743]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7752]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7758]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7764]  (1.25 ns)

 <State 108>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_302', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5803]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_302', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5804]  (3.25 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_56', src/enc.c:117) on array 'rk', src/enc.c:301 [7842]  (3.25 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_56', src/enc.c:117) on array 'rk', src/enc.c:301 [7842]  (3.25 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_58', src/enc.c:117) on array 'rk', src/enc.c:301 [7846]  (3.25 ns)

 <State 112>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_536', src/enc.c:117) [7843]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_80', src/enc.c:143->src/enc.c:187) [7851]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [7852]  (3.25 ns)

 <State 113>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [7858]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7870]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7876]  (1.25 ns)
	'xor' operation ('xor_ln117_2685', src/enc.c:117) [7910]  (0 ns)
	'xor' operation ('xor_ln117_2686', src/enc.c:117) [7911]  (0 ns)
	'xor' operation ('xor_ln117_540', src/enc.c:117) [7914]  (0.99 ns)

 <State 114>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_544', src/enc.c:117) [7931]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_82', src/enc.c:166->src/enc.c:188) [7939]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [7940]  (3.25 ns)

 <State 115>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [7943]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [7952]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7958]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [7964]  (1.25 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5857]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_326', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5887]  (3.25 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_64', src/enc.c:117) on array 'rk', src/enc.c:301 [8042]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_64', src/enc.c:117) on array 'rk', src/enc.c:301 [8042]  (3.25 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_66', src/enc.c:117) on array 'rk', src/enc.c:301 [8046]  (3.25 ns)

 <State 120>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_552', src/enc.c:117) [8043]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_84', src/enc.c:143->src/enc.c:187) [8051]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [8052]  (3.25 ns)

 <State 121>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [8058]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8070]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8076]  (1.25 ns)
	'xor' operation ('xor_ln117_2717', src/enc.c:117) [8110]  (0 ns)
	'xor' operation ('xor_ln117_2718', src/enc.c:117) [8111]  (0 ns)
	'xor' operation ('xor_ln117_556', src/enc.c:117) [8114]  (0.99 ns)

 <State 122>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_560', src/enc.c:117) [8131]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_86', src/enc.c:166->src/enc.c:188) [8139]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [8140]  (3.25 ns)

 <State 123>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [8143]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8152]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8158]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8164]  (1.25 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5859]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_328', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [5893]  (3.25 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_72', src/enc.c:117) on array 'rk', src/enc.c:301 [8242]  (3.25 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_72', src/enc.c:117) on array 'rk', src/enc.c:301 [8242]  (3.25 ns)

 <State 127>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_74', src/enc.c:117) on array 'rk', src/enc.c:301 [8246]  (3.25 ns)

 <State 128>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_568', src/enc.c:117) [8243]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_88', src/enc.c:143->src/enc.c:187) [8251]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [8252]  (3.25 ns)

 <State 129>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [8258]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8270]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8276]  (1.25 ns)
	'xor' operation ('xor_ln117_2749', src/enc.c:117) [8310]  (0 ns)
	'xor' operation ('xor_ln117_2750', src/enc.c:117) [8311]  (0 ns)
	'xor' operation ('xor_ln117_572', src/enc.c:117) [8314]  (0.99 ns)

 <State 130>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_338', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5966]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_338', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5967]  (3.25 ns)

 <State 131>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [8343]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8352]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8358]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8364]  (1.25 ns)

 <State 132>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_342', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5978]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_342', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5979]  (3.25 ns)

 <State 133>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_81', src/enc.c:117) on array 'rk', src/enc.c:301 [8444]  (3.25 ns)

 <State 134>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_81', src/enc.c:117) on array 'rk', src/enc.c:301 [8444]  (3.25 ns)

 <State 135>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_83', src/enc.c:117) on array 'rk', src/enc.c:301 [8448]  (3.25 ns)

 <State 136>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_80', src/enc.c:117) on array 'rk', src/enc.c:301 [8442]  (3.25 ns)

 <State 137>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_346', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5990]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_346', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5991]  (3.25 ns)

 <State 138>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [8540]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8594]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8600]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8606]  (1.25 ns)

 <State 139>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [8543]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8552]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8558]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8564]  (1.25 ns)

 <State 140>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_344', src/enc.c:117->src/enc.c:266->src/enc.c:305) [5984]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_344', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5985]  (3.25 ns)

 <State 141>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_88', src/enc.c:117) on array 'rk', src/enc.c:301 [8642]  (3.25 ns)

 <State 142>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_88', src/enc.c:117) on array 'rk', src/enc.c:301 [8642]  (3.25 ns)

 <State 143>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_90', src/enc.c:117) on array 'rk', src/enc.c:301 [8646]  (3.25 ns)

 <State 144>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_600', src/enc.c:117) [8643]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_96', src/enc.c:143->src/enc.c:187) [8651]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [8652]  (3.25 ns)

 <State 145>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [8658]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8670]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8676]  (1.25 ns)
	'xor' operation ('xor_ln117_2813', src/enc.c:117) [8710]  (0 ns)
	'xor' operation ('xor_ln117_2814', src/enc.c:117) [8711]  (0 ns)
	'xor' operation ('xor_ln117_604', src/enc.c:117) [8714]  (0.99 ns)

 <State 146>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_608', src/enc.c:117) [8731]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_98', src/enc.c:166->src/enc.c:188) [8739]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [8740]  (3.25 ns)

 <State 147>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [8743]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8752]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8758]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8764]  (1.25 ns)

 <State 148>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [6053]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_373', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [6081]  (3.25 ns)

 <State 149>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_98', src/enc.c:117) on array 'rk', src/enc.c:301 [8846]  (3.25 ns)

 <State 150>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_98', src/enc.c:117) on array 'rk', src/enc.c:301 [8846]  (3.25 ns)

 <State 151>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_100', src/enc.c:117) on array 'rk', src/enc.c:301 [8930]  (3.25 ns)

 <State 152>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_96', src/enc.c:117) on array 'rk', src/enc.c:301 [8842]  (3.25 ns)

 <State 153>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2416', src/enc.c:117->src/enc.c:268->src/enc.c:305) [6097]  (0 ns)
	'xor' operation ('xor_ln117_379', src/enc.c:117->src/enc.c:268->src/enc.c:305) [6098]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_379', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [6099]  (3.25 ns)

 <State 154>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [8943]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8952]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8958]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8964]  (1.25 ns)

 <State 155>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [8858]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [8870]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [8876]  (1.25 ns)
	'xor' operation ('xor_ln117_2845', src/enc.c:117) [8910]  (0 ns)
	'xor' operation ('xor_ln117_2846', src/enc.c:117) [8911]  (0 ns)
	'xor' operation ('xor_ln117_620', src/enc.c:117) [8914]  (0.99 ns)

 <State 156>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_2414', src/enc.c:117->src/enc.c:268->src/enc.c:305) [6091]  (0 ns)
	'xor' operation ('xor_ln117_377', src/enc.c:117->src/enc.c:268->src/enc.c:305) [6092]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:268->src/enc.c:305) of variable 'xor_ln117_377', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [6093]  (3.25 ns)

 <State 157>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_104', src/enc.c:117) on array 'rk', src/enc.c:301 [9042]  (3.25 ns)

 <State 158>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_104', src/enc.c:117) on array 'rk', src/enc.c:301 [9042]  (3.25 ns)

 <State 159>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_105', src/enc.c:117) on array 'rk', src/enc.c:301 [9044]  (3.25 ns)

 <State 160>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_107', src/enc.c:117) on array 'rk', src/enc.c:301 [9048]  (3.25 ns)

 <State 161>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_390', src/enc.c:117->src/enc.c:266->src/enc.c:305) [6165]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_390', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [6166]  (3.25 ns)

 <State 162>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [9058]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9070]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9076]  (1.25 ns)
	'xor' operation ('xor_ln117_2877', src/enc.c:117) [9110]  (0 ns)
	'xor' operation ('xor_ln117_2878', src/enc.c:117) [9111]  (0 ns)
	'xor' operation ('xor_ln117_636', src/enc.c:117) [9114]  (0.99 ns)

 <State 163>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [9143]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9152]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9158]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9164]  (1.25 ns)

 <State 164>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_388', src/enc.c:117->src/enc.c:266->src/enc.c:305) [6159]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_388', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [6160]  (3.25 ns)

 <State 165>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_115', src/enc.c:117) on array 'rk', src/enc.c:301 [9248]  (3.25 ns)

 <State 166>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_115', src/enc.c:117) on array 'rk', src/enc.c:301 [9248]  (3.25 ns)

 <State 167>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_112', src/enc.c:117) on array 'rk', src/enc.c:301 [9242]  (3.25 ns)

 <State 168>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_656', src/enc.c:117) [9331]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_110', src/enc.c:166->src/enc.c:188) [9339]  (0 ns)
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [9340]  (3.25 ns)

 <State 169>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:166->src/enc.c:188) on array 'clefia_s1' [9340]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9394]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9400]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9406]  (1.25 ns)

 <State 170>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [9343]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9352]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9358]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9364]  (1.25 ns)

 <State 171>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [9258]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9270]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9276]  (1.25 ns)
	'xor' operation ('xor_ln117_2909', src/enc.c:117) [9310]  (0 ns)
	'xor' operation ('xor_ln117_2910', src/enc.c:117) [9311]  (0 ns)
	'xor' operation ('xor_ln117_652', src/enc.c:117) [9314]  (0.99 ns)

 <State 172>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_394', src/enc.c:117->src/enc.c:266->src/enc.c:305) [6177]  (0.99 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_394', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [6178]  (3.25 ns)

 <State 173>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_126', src/enc.c:117) on array 'rk', src/enc.c:301 [9534]  (3.25 ns)

 <State 174>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_120', src/enc.c:117) on array 'rk', src/enc.c:301 [9442]  (3.25 ns)

 <State 175>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_120', src/enc.c:117) on array 'rk', src/enc.c:301 [9442]  (3.25 ns)

 <State 176>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_122', src/enc.c:117) on array 'rk', src/enc.c:301 [9446]  (3.25 ns)

 <State 177>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_664', src/enc.c:117) [9443]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_112', src/enc.c:143->src/enc.c:187) [9451]  (0 ns)
	'load' operation ('z', src/enc.c:143->src/enc.c:187) on array 'clefia_s0' [9452]  (3.25 ns)

 <State 178>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:145->src/enc.c:187) on array 'clefia_s0' [9458]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9470]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9476]  (1.25 ns)
	'xor' operation ('xor_ln117_2941', src/enc.c:117) [9510]  (0 ns)
	'xor' operation ('xor_ln117_2942', src/enc.c:117) [9511]  (0 ns)
	'xor' operation ('xor_ln117_668', src/enc.c:117) [9514]  (0.99 ns)

 <State 179>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [9543]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9552]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9558]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9564]  (1.25 ns)

 <State 180>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:110) [6205]  (0 ns)
	'store' operation ('store_ln110', src/enc.c:110) of variable 'skey_load_30', src/enc.c:117->src/enc.c:268->src/enc.c:305 on array 'rk', src/enc.c:301 [6208]  (3.25 ns)

 <State 181>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_132', src/enc.c:117) on array 'rk', src/enc.c:301 [9710]  (3.25 ns)

 <State 182>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_132', src/enc.c:117) on array 'rk', src/enc.c:301 [9710]  (3.25 ns)
	'xor' operation ('xor_ln117_688', src/enc.c:117) [9711]  (0.99 ns)

 <State 183>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_128', src/enc.c:117) on array 'rk', src/enc.c:301 [9642]  (3.25 ns)

 <State 184>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_128', src/enc.c:117) on array 'rk', src/enc.c:301 [9642]  (3.25 ns)
	'xor' operation ('xor_ln117_680', src/enc.c:117) [9643]  (0.99 ns)

 <State 185>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_130', src/enc.c:117) on array 'rk', src/enc.c:301 [9646]  (3.25 ns)
	'xor' operation ('xor_ln117_682', src/enc.c:117) [9647]  (0.99 ns)

 <State 186>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln117_691', src/enc.c:117) [9717]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_119', src/enc.c:169->src/enc.c:188) [9728]  (0 ns)
	'load' operation ('z', src/enc.c:169->src/enc.c:188) on array 'clefia_s0' [9729]  (3.25 ns)

 <State 187>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/enc.c:167->src/enc.c:188) on array 'clefia_s0' [9723]  (3.25 ns)
	'select' operation ('x', src/enc.c:124) [9732]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9738]  (1.25 ns)
	'select' operation ('x', src/enc.c:124) [9744]  (1.25 ns)

 <State 188>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_140', src/enc.c:117) on array 'rk', src/enc.c:301 [9853]  (3.25 ns)
	'xor' operation ('xor_ln117_2992', src/enc.c:117) [9854]  (0 ns)
	'xor' operation ('xor_ln117_2993', src/enc.c:117) [9855]  (0 ns)
	'xor' operation ('xor_ln117_700', src/enc.c:117) [9859]  (0.99 ns)

 <State 189>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_142', src/enc.c:117) on array 'rk', src/enc.c:301 [9870]  (3.25 ns)
	'xor' operation ('xor_ln117_3001', src/enc.c:117) [9871]  (0 ns)
	'xor' operation ('xor_ln117_3002', src/enc.c:117) [9872]  (0 ns)
	'xor' operation ('xor_ln117_702', src/enc.c:117) [9875]  (0.99 ns)

 <State 190>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5340]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_194', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5342]  (3.25 ns)

 <State 191>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5346]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_196', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5348]  (3.25 ns)

 <State 192>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/enc.c:114->src/enc.c:266->src/enc.c:305) [5352]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117->src/enc.c:266->src/enc.c:305) of variable 'xor_ln117_198', src/enc.c:117->src/enc.c:266->src/enc.c:305 on array 'rk', src/enc.c:301 [5354]  (3.25 ns)

 <State 193>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ct_addr_13', src/enc.c:117) [9868]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117) of variable 'xor_ln117_701', src/enc.c:117 on array 'ct' [9869]  (2.32 ns)

 <State 194>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ct_addr_14', src/enc.c:117) [9876]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117) of variable 'xor_ln117_702', src/enc.c:117 on array 'ct' [9877]  (2.32 ns)

 <State 195>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ct_addr_15', src/enc.c:117) [9884]  (0 ns)
	'store' operation ('store_ln117', src/enc.c:117) of variable 'xor_ln117_703', src/enc.c:117 on array 'ct' [9885]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
