###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:18:57 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.080
- Arrival Time                 16.482
= Slack Time                    3.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.597 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    3.623 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |    3.648 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |    3.864 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |    4.011 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |    4.086 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.557 |    4.154 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |    4.218 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |    4.277 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.258 | 0.600 |   1.280 |    4.877 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.750 | 0.493 |   1.773 |    5.370 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.220 |   1.993 |    5.591 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.160 |   2.154 |    5.751 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.335 |    5.933 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.506 |    6.103 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.584 |    6.181 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.647 |    6.245 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.790 |    6.387 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.255 |    6.853 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.454 |    7.052 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.695 |    7.292 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.200 |    7.797 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.458 |    8.055 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.555 |    8.152 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.716 |    8.314 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.970 |    8.568 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.434 |    9.031 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.776 |    9.373 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.109 |    9.707 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.191 |    9.788 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.399 |    9.997 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.654 |   10.251 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.121 |   10.718 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.468 |   11.065 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.810 |   11.407 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.138 |   11.735 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.261 |   11.858 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.480 |   12.077 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.725 |   12.322 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.184 |   12.781 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   9.526 |   13.123 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.867 |   13.465 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.186 |   13.783 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |  10.454 |   14.052 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.244 | 0.152 |  10.606 |   14.203 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.131 | 0.137 |  10.743 |   14.341 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.128 | 0.334 |  11.078 |   14.675 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.125 | 0.329 |  11.406 |   15.004 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.097 | 0.092 |  11.498 |   15.095 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.086 | 0.083 |  11.582 |   15.179 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.148 | 0.073 |  11.654 |   15.252 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.109 | 0.111 |  11.765 |   15.362 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.332 |  12.097 |   15.694 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.134 | 0.344 |  12.441 |   16.038 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.126 | 0.334 |  12.775 |   16.372 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.058 | 0.160 |  12.935 |   16.532 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.093 | 0.073 |  13.007 |   16.604 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.369 | 0.246 |  13.253 |   16.851 | 
     | U12_ALU/div_29/U97                       | S0 v -> Y v  | MXI2X1M     | 0.165 | 0.263 |  13.517 |   17.114 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | A v -> CO v  | ADDFX2M     | 0.128 | 0.476 |  13.992 |   17.590 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M     | 0.130 | 0.337 |  14.329 |   17.927 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M     | 0.136 | 0.347 |  14.676 |   18.274 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M     | 0.128 | 0.337 |  15.013 |   18.610 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |  15.355 |   18.952 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M     | 0.138 | 0.351 |  15.705 |   19.303 | 
     | U12_ALU/U244                             | A v -> Y ^   | CLKINVX2M   | 0.078 | 0.081 |  15.786 |   19.384 | 
     | U12_ALU/U242                             | A0 ^ -> Y v  | OAI211X2M   | 0.133 | 0.120 |  15.906 |   19.504 | 
     | U12_ALU/U243                             | A v -> Y ^   | CLKINVX2M   | 0.082 | 0.083 |  15.990 |   19.587 | 
     | U12_ALU/U235                             | A ^ -> Y v   | CLKNAND2X2M | 0.086 | 0.080 |  16.069 |   19.667 | 
     | U12_ALU/U17                              | B1 v -> Y v  | AO22X1M     | 0.116 | 0.413 |  16.482 |   20.080 | 
     | U12_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M   | 0.116 | 0.000 |  16.482 |   20.080 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.597 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -3.572 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   -3.546 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |   -3.330 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |   -3.144 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |   -3.144 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |   -3.081 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |   -2.960 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -2.910 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -2.909 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                 14.069
= Slack Time                    5.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    5.996 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    6.021 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |    6.047 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |    6.263 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |    6.410 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |    6.484 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.557 |    6.552 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |    6.616 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |    6.676 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.258 | 0.600 |   1.280 |    7.276 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.750 | 0.493 |   1.773 |    7.768 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.220 |   1.993 |    7.989 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.160 |   2.154 |    8.149 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.335 |    8.331 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.506 |    8.502 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.584 |    8.579 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.647 |    8.643 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.790 |    8.786 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.255 |    9.251 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.454 |    9.450 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.695 |    9.691 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.200 |   10.195 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.458 |   10.453 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.555 |   10.551 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.716 |   10.712 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.970 |   10.966 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.434 |   11.430 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.776 |   11.772 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.109 |   12.105 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.191 |   12.186 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.399 |   12.395 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.654 |   12.650 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.121 |   13.117 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.468 |   13.463 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.810 |   13.806 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.138 |   14.134 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.261 |   14.257 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.480 |   14.476 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.725 |   14.721 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.184 |   15.180 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   9.526 |   15.522 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.867 |   15.863 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.186 |   16.182 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |  10.454 |   16.450 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.244 | 0.152 |  10.606 |   16.602 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.131 | 0.137 |  10.743 |   16.739 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.128 | 0.334 |  11.078 |   17.073 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.125 | 0.329 |  11.406 |   17.402 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.097 | 0.092 |  11.498 |   17.494 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.086 | 0.083 |  11.582 |   17.577 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.148 | 0.073 |  11.654 |   17.650 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.109 | 0.111 |  11.765 |   17.761 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.332 |  12.097 |   18.092 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.134 | 0.344 |  12.441 |   18.437 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.126 | 0.334 |  12.775 |   18.770 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.058 | 0.160 |  12.935 |   18.930 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.093 | 0.073 |  13.007 |   19.003 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.369 | 0.246 |  13.253 |   19.249 | 
     | U12_ALU/U193                             | A0N v -> Y v | OAI2BB1XLM  | 0.224 | 0.360 |  13.613 |   19.609 | 
     | U12_ALU/U136                             | B v -> Y ^   | NOR4BX1M    | 0.397 | 0.302 |  13.916 |   19.911 | 
     | U12_ALU/U16                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.191 | 0.153 |  14.069 |   20.064 | 
     | U12_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M   | 0.191 | 0.000 |  14.069 |   20.064 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.996 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -5.970 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   -5.945 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |   -5.729 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |   -5.543 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |   -5.543 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |   -5.479 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |   -5.358 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -5.309 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -5.307 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                 11.376
= Slack Time                    8.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    8.691 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    8.717 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |    8.742 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |    8.958 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |    9.105 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |    9.180 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |    9.248 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |    9.312 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |    9.371 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.258 | 0.600 |   1.280 |    9.971 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.750 | 0.493 |   1.773 |   10.464 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.220 |   1.993 |   10.685 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.160 |   2.154 |   10.845 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.335 |   11.027 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.506 |   11.197 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.584 |   11.275 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.647 |   11.339 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.790 |   11.481 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.255 |   11.947 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.454 |   12.146 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.695 |   12.386 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.200 |   12.891 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.457 |   13.149 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.555 |   13.246 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.716 |   13.408 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.970 |   13.662 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.434 |   14.125 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.776 |   14.467 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.109 |   14.801 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.191 |   14.882 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.399 |   15.091 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.654 |   15.345 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.121 |   15.812 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.468 |   16.159 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.810 |   16.501 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.138 |   16.829 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.261 |   16.952 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.480 |   17.171 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.725 |   17.416 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.184 |   17.875 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   9.526 |   18.217 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.867 |   18.558 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.186 |   18.877 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |  10.454 |   19.146 | 
     | U12_ALU/U27                              | B0 v -> Y ^  | AOI222X1M   | 0.519 | 0.410 |  10.864 |   19.556 | 
     | U12_ALU/U141                             | D ^ -> Y ^   | AND4XLM     | 0.233 | 0.390 |  11.254 |   19.945 | 
     | U12_ALU/U15                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.176 | 0.122 |  11.376 |   20.068 | 
     | U12_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M   | 0.176 | 0.000 |  11.376 |   20.068 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.691 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -8.666 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   -8.640 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |   -8.424 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |   -8.238 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |   -8.238 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |   -8.175 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |   -8.054 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -8.004 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -8.003 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.073
- Arrival Time                  9.389
= Slack Time                   10.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   10.683 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   10.709 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   10.735 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |   10.950 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |   11.097 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |   11.172 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |   11.240 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |   11.304 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |   11.363 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.258 | 0.600 |   1.280 |   11.963 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.750 | 0.493 |   1.773 |   12.456 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.220 |   1.993 |   12.677 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.160 |   2.154 |   12.837 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.335 |   13.019 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.506 |   13.189 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.584 |   13.267 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.647 |   13.331 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.790 |   13.473 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.255 |   13.939 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.454 |   14.138 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.695 |   14.378 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.200 |   14.883 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.457 |   15.141 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.555 |   15.239 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.716 |   15.400 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.970 |   15.654 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.434 |   16.117 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.776 |   16.459 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.109 |   16.793 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.191 |   16.874 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.399 |   17.083 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.654 |   17.337 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.121 |   17.804 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.468 |   18.151 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.810 |   18.493 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.138 |   18.821 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.261 |   18.944 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.480 |   19.163 | 
     | U12_ALU/U25                              | B0 v -> Y ^  | AOI222X1M   | 0.512 | 0.421 |   8.901 |   19.584 | 
     | U12_ALU/U149                             | D ^ -> Y ^   | AND4XLM     | 0.225 | 0.384 |   9.285 |   19.968 | 
     | U12_ALU/U148                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.150 | 0.104 |   9.389 |   20.073 | 
     | U12_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M   | 0.150 | 0.000 |   9.389 |   20.073 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.683 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -10.658 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -10.632 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -10.416 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -10.230 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -10.230 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -10.167 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -10.046 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -9.996 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -9.995 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  8.488
= Slack Time                   11.594
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.594 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   11.619 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   11.645 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   11.861 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   12.008 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   12.082 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   12.149 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   12.214 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   12.278 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   13.093 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.391 |   1.890 |   13.484 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.213 | 0.217 |   2.107 |   13.701 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.273 |   13.867 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.827 |   14.421 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.385 |   14.979 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.941 |   15.535 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.495 |   16.089 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.056 |   16.650 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.644 |   17.238 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   5.967 |   17.561 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.048 |   17.642 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.442 |   18.036 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   6.667 |   18.261 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.152 | 0.415 |   7.082 |   18.676 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.374 | 0.278 |   7.360 |   18.954 | 
     | U12_ALU/mult_24/FS_1/U24         | A1 ^ -> Y v  | OAI21X1M   | 0.108 | 0.132 |   7.492 |   19.086 | 
     | U12_ALU/mult_24/FS_1/U4          | B0 v -> Y ^  | OAI2BB1XLM | 0.125 | 0.106 |   7.598 |   19.192 | 
     | U12_ALU/mult_24/FS_1/U11         | B ^ -> Y v   | CLKXOR2X2M | 0.099 | 0.313 |   7.911 |   19.505 | 
     | U12_ALU/U145                     | B0 v -> Y ^  | AOI221XLM  | 0.678 | 0.506 |   8.416 |   20.011 | 
     | U12_ALU/U144                     | A ^ -> Y v   | INVX2M     | 0.110 | 0.072 |   8.488 |   20.082 | 
     | U12_ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.110 | 0.000 |   8.488 |   20.082 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.594 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -11.569 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -11.543 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -11.327 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -11.141 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -11.141 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -11.077 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -10.957 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -10.907 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -10.905 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  8.210
= Slack Time                   11.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.872 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   11.898 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   11.923 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   12.139 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   12.286 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   12.361 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   12.427 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   12.492 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   12.556 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   13.371 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.391 |   1.890 |   13.762 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.213 | 0.217 |   2.107 |   13.979 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.273 |   14.145 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.827 |   14.699 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.385 |   15.257 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.941 |   15.813 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.495 |   16.367 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.056 |   16.928 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.644 |   17.516 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   5.967 |   17.839 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.048 |   17.920 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.442 |   18.314 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   6.667 |   18.539 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.152 | 0.415 |   7.082 |   18.954 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.374 | 0.278 |   7.360 |   19.232 | 
     | U12_ALU/mult_24/FS_1/U25         | C ^ -> Y v   | XOR3XLM    | 0.155 | 0.256 |   7.616 |   19.488 | 
     | U12_ALU/U153                     | B0 v -> Y ^  | AOI221XLM  | 0.683 | 0.522 |   8.137 |   20.009 | 
     | U12_ALU/U152                     | A ^ -> Y v   | INVX2M     | 0.111 | 0.072 |   8.210 |   20.082 | 
     | U12_ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.111 | 0.000 |   8.210 |   20.082 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.872 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -11.847 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -11.821 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -11.605 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -11.419 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -11.419 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -11.356 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -11.235 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -11.185 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -11.183 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.080
- Arrival Time                  7.810
= Slack Time                   12.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.270 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.295 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   12.321 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   12.537 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   12.684 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   12.758 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   12.824 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   12.889 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   12.953 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   13.769 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.391 |   1.890 |   14.160 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.213 | 0.217 |   2.107 |   14.377 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.273 |   14.543 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.827 |   15.097 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.385 |   15.655 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.941 |   16.210 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.495 |   16.765 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.056 |   17.326 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.644 |   17.914 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   5.967 |   18.237 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.048 |   18.317 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.442 |   18.712 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   6.667 |   18.937 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.152 | 0.415 |   7.082 |   19.352 | 
     | U12_ALU/mult_24/FS_1/U26         | A v -> Y v   | XNOR2X1M   | 0.113 | 0.158 |   7.240 |   19.509 | 
     | U12_ALU/U163                     | B0 v -> Y ^  | AOI221XLM  | 0.637 | 0.486 |   7.726 |   19.995 | 
     | U12_ALU/U162                     | A ^ -> Y v   | INVX2M     | 0.117 | 0.085 |   7.810 |   20.080 | 
     | U12_ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.117 | 0.000 |   7.810 |   20.080 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.270 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.244 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.219 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.003 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -11.817 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -11.817 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -11.753 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -11.632 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -11.583 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -11.581 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  7.457
= Slack Time                   12.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.624 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.650 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   12.675 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   12.891 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.038 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.113 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.179 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   13.244 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   13.308 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   14.123 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.391 |   1.890 |   14.514 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.213 | 0.217 |   2.107 |   14.731 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.273 |   14.897 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.827 |   15.451 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.385 |   16.009 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.941 |   16.565 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.495 |   17.119 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.056 |   17.680 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.644 |   18.268 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   5.967 |   18.591 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.048 |   18.672 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.442 |   19.066 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   6.667 |   19.291 | 
     | U12_ALU/mult_24/FS_1/U30         | B v -> Y v   | CLKXOR2X2M | 0.101 | 0.234 |   6.901 |   19.525 | 
     | U12_ALU/U161                     | B0 v -> Y ^  | AOI221XLM  | 0.627 | 0.478 |   7.379 |   20.003 | 
     | U12_ALU/U160                     | A ^ -> Y v   | INVX2M     | 0.111 | 0.078 |   7.457 |   20.081 | 
     | U12_ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.111 | 0.000 |   7.457 |   20.081 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.624 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.599 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.573 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.357 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.171 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.171 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.108 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -11.987 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -11.937 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -11.935 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  7.305
= Slack Time                   12.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   12.765 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   12.790 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   12.816 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |   13.032 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |   13.179 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |   13.253 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |   13.321 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |   13.386 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |   13.445 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.258 | 0.600 |   1.280 |   14.045 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.750 | 0.493 |   1.773 |   14.538 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.220 |   1.993 |   14.758 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.160 |   2.154 |   14.919 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.335 |   15.100 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.506 |   15.271 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.584 |   15.349 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.647 |   15.412 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.790 |   15.555 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.255 |   16.020 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.454 |   16.219 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.695 |   16.460 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.200 |   16.965 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.458 |   17.222 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.555 |   17.320 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.716 |   17.481 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.970 |   17.735 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.434 |   18.199 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.776 |   18.541 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.109 |   18.874 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.191 |   18.956 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.399 |   19.164 | 
     | U12_ALU/U28                              | B0 v -> Y ^  | AOI222X1M   | 0.516 | 0.429 |   6.828 |   19.593 | 
     | U12_ALU/U157                             | D ^ -> Y ^   | AND4XLM     | 0.197 | 0.365 |   7.193 |   19.958 | 
     | U12_ALU/U156                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.166 | 0.112 |   7.304 |   20.069 | 
     | U12_ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M   | 0.166 | 0.000 |   7.305 |   20.069 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.765 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.740 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.714 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.498 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.312 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.312 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.248 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.128 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.078 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |  -12.077 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.084
- Arrival Time                  7.111
= Slack Time                   12.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   12.973 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.998 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.024 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.240 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.387 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.461 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.527 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   13.592 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   13.656 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   14.472 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.391 |   1.890 |   14.863 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.213 | 0.217 |   2.107 |   15.080 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   2.273 |   15.246 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.827 |   15.800 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.385 |   16.358 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.941 |   16.913 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.495 |   17.468 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   5.056 |   18.029 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.153 | 0.588 |   5.644 |   18.617 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.323 |   5.967 |   18.940 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v  | NAND2X2M   | 0.078 | 0.081 |   6.048 |   19.020 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v | OA21X1M    | 0.145 | 0.395 |   6.442 |   19.415 | 
     | U12_ALU/mult_24/FS_1/U20         | A v -> Y v  | XNOR2X1M   | 0.104 | 0.149 |   6.592 |   19.564 | 
     | U12_ALU/U171                     | B0 v -> Y ^ | AOI221XLM  | 0.572 | 0.447 |   7.039 |   20.012 | 
     | U12_ALU/U170                     | A ^ -> Y v  | INVX2M     | 0.101 | 0.072 |   7.111 |   20.084 | 
     | U12_ALU/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.101 | 0.000 |   7.111 |   20.084 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.973 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.947 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.922 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.706 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.520 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.520 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.456 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.335 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.286 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.284 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  6.924
= Slack Time                   13.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.158 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.184 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.209 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.425 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.572 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.647 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.713 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   13.778 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   13.842 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   14.658 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.391 |   1.890 |   15.048 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.213 | 0.217 |   2.107 |   15.265 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   2.273 |   15.431 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.827 |   15.985 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.385 |   16.544 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.941 |   17.099 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.495 |   17.653 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   5.056 |   18.214 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> CO ^ | ADDFX2M    | 0.136 | 0.576 |   5.632 |   18.790 | 
     | U12_ALU/mult_24/U40              | A ^ -> Y v  | CLKXOR2X2M | 0.129 | 0.255 |   5.887 |   19.045 | 
     | U12_ALU/mult_24/FS_1/U6          | B v -> Y ^  | NOR2X2M    | 0.154 | 0.138 |   6.025 |   19.183 | 
     | U12_ALU/mult_24/FS_1/U23         | AN ^ -> Y ^ | NAND2BX1M  | 0.115 | 0.156 |   6.181 |   19.339 | 
     | U12_ALU/mult_24/FS_1/U22         | A ^ -> Y v  | CLKXOR2X2M | 0.079 | 0.205 |   6.386 |   19.544 | 
     | U12_ALU/U169                     | B0 v -> Y ^ | AOI221XLM  | 0.613 | 0.465 |   6.851 |   20.009 | 
     | U12_ALU/U168                     | A ^ -> Y v  | INVX2M     | 0.106 | 0.073 |   6.924 |   20.082 | 
     | U12_ALU/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   6.924 |   20.082 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.158 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.133 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.107 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.891 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.705 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.705 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.642 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.521 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.471 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.469 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.083
- Arrival Time                  6.697
= Slack Time                   13.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.386 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.412 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.437 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.653 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.800 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.875 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.941 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   14.006 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   14.070 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   14.886 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.391 |   1.890 |   15.276 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.213 | 0.217 |   2.107 |   15.493 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   2.273 |   15.659 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.827 |   16.213 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.385 |   16.772 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.941 |   17.327 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.495 |   17.881 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   5.056 |   18.442 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.153 | 0.588 |   5.644 |   19.030 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.323 |   5.967 |   19.353 | 
     | U12_ALU/mult_24/FS_1/U13         | A ^ -> Y v  | CLKXOR2X2M | 0.082 | 0.211 |   6.178 |   19.565 | 
     | U12_ALU/U188                     | B0 v -> Y ^ | AOI221XLM  | 0.577 | 0.445 |   6.623 |   20.009 | 
     | U12_ALU/U187                     | A ^ -> Y v  | INVX2M     | 0.103 | 0.074 |   6.697 |   20.083 | 
     | U12_ALU/\ALU_OUT_reg[9]          | D v         | SDFFRQX2M  | 0.103 | 0.000 |   6.697 |   20.083 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.386 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.361 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.335 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -13.119 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.933 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.933 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.870 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.749 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.699 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.697 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.072
- Arrival Time                  6.595
= Slack Time                   13.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.477 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.502 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.528 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.744 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.891 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.965 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   14.031 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   14.096 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   14.161 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.515 | 0.816 |   1.499 |   14.976 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.391 |   1.890 |   15.367 | 
     | U12_ALU/mult_24/U24              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.215 |   2.105 |   15.582 | 
     | U12_ALU/mult_24/U2               | A ^ -> Y ^  | AND2X2M    | 0.076 | 0.163 |   2.268 |   15.745 | 
     | U12_ALU/mult_24/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.549 |   2.817 |   16.294 | 
     | U12_ALU/mult_24/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.379 |   16.856 | 
     | U12_ALU/mult_24/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   3.939 |   17.416 | 
     | U12_ALU/mult_24/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.500 |   17.977 | 
     | U12_ALU/mult_24/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   5.057 |   18.534 | 
     | U12_ALU/mult_24/S4_1             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.592 |   5.649 |   19.126 | 
     | U12_ALU/mult_24/U51              | B v -> Y v  | CLKXOR2X2M | 0.099 | 0.254 |   5.903 |   19.380 | 
     | U12_ALU/mult_24/FS_1/U10         | A v -> Y ^  | INVX2M     | 0.063 | 0.067 |   5.969 |   19.446 | 
     | U12_ALU/mult_24/FS_1/U12         | A ^ -> Y v  | INVX2M     | 0.034 | 0.041 |   6.010 |   19.487 | 
     | U12_ALU/U178                     | C0 v -> Y ^ | AOI222X1M  | 0.532 | 0.425 |   6.435 |   19.912 | 
     | U12_ALU/U176                     | A0 ^ -> Y v | OAI211X2M  | 0.157 | 0.160 |   6.595 |   20.072 | 
     | U12_ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M  | 0.157 | 0.000 |   6.595 |   20.072 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.477 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.452 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.426 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -13.210 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -13.024 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -13.024 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.960 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.840 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.790 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.788 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U6_CLK_DIV_TX/output_clk_reg/CK 
Endpoint:   U6_CLK_DIV_TX/output_clk_reg/D      (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[3][1] /Q (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.316
- Setup                         0.486
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.806
- Arrival Time                  6.127
= Slack Time                   13.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   13.679 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.032 |   0.032 |   13.710 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX32M | 0.054 | 0.053 |   0.085 |   13.763 | 
     | scan_clk__L3_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.051 |   0.136 |   13.814 | 
     | scan_clk__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.169 |   13.848 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^  | CLKBUFX32M | 0.045 | 0.095 |   0.264 |   13.942 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.102 |   0.366 |   14.044 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.470 |   14.148 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.102 |   0.572 |   14.251 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.106 |   0.678 |   14.357 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.106 |   0.784 |   14.463 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.053 | 0.109 |   0.893 |   14.572 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^  | BUFX24M    | 0.037 | 0.078 |   0.971 |   14.649 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^  | MX2X6M     | 0.166 | 0.217 |   1.188 |   14.866 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   1.335 |   15.013 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   1.409 |   15.088 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   1.475 |   15.154 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   1.540 |   15.219 | 
     | O_CLK1__L5_I4                    | A v -> Y ^  | CLKINVX40M | 0.066 | 0.069 |   1.610 |   15.288 | 
     | U11_REG_FILE/\REG_FILE_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.162 | 0.521 |   2.131 |   15.809 | 
     | U11_REG_FILE/U293                | A v -> Y v  | CLKBUFX2M  | 0.105 | 0.183 |   2.314 |   15.993 | 
     | U6_CLK_DIV_TX/U73                | A v -> Y v  | CLKBUFX2M  | 0.113 | 0.172 |   2.486 |   16.165 | 
     | U6_CLK_DIV_TX/U21                | B v -> Y v  | OR2X2M     | 0.124 | 0.250 |   2.736 |   16.414 | 
     | U6_CLK_DIV_TX/U15                | A v -> Y v  | OR2X2M     | 0.125 | 0.237 |   2.973 |   16.652 | 
     | U6_CLK_DIV_TX/U14                | A v -> Y v  | OR2X2M     | 0.087 | 0.206 |   3.179 |   16.858 | 
     | U6_CLK_DIV_TX/U13                | A v -> Y v  | OR2X2M     | 0.117 | 0.222 |   3.401 |   17.079 | 
     | U6_CLK_DIV_TX/U6                 | C v -> Y ^  | NOR3X2M    | 0.478 | 0.349 |   3.750 |   17.429 | 
     | U6_CLK_DIV_TX/U29                | AN ^ -> Y ^ | NAND2BX1M  | 0.124 | 0.198 |   3.948 |   17.627 | 
     | U6_CLK_DIV_TX/U49                | B ^ -> Y v  | CLKXOR2X2M | 0.129 | 0.339 |   4.287 |   17.966 | 
     | U6_CLK_DIV_TX/U3                 | D v -> Y ^  | NOR4X1M    | 0.618 | 0.465 |   4.753 |   18.431 | 
     | U6_CLK_DIV_TX/U8                 | D ^ -> Y v  | NAND4X2M   | 0.275 | 0.263 |   5.015 |   18.694 | 
     | U6_CLK_DIV_TX/U7                 | B v -> Y ^  | NOR3X2M    | 0.488 | 0.369 |   5.385 |   19.063 | 
     | U6_CLK_DIV_TX/U40                | A ^ -> Y v  | CLKINVX1M  | 0.160 | 0.139 |   5.523 |   19.202 | 
     | U6_CLK_DIV_TX/U20                | C0 v -> Y ^ | OAI211X2M  | 0.882 | 0.292 |   5.816 |   19.494 | 
     | U6_CLK_DIV_TX/U31                | A ^ -> Y v  | CLKXOR2X2M | 0.084 | 0.312 |   6.127 |   19.806 | 
     | U6_CLK_DIV_TX/output_clk_reg     | D v         | SDFFSRX2M  | 0.084 | 0.000 |   6.127 |   19.806 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -13.678 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -13.647 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -13.594 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.174 | 0.230 |   0.314 |  -13.364 | 
     | U6_CLK_DIV_TX/output_clk_reg | CK ^       | SDFFSRX2M  | 0.174 | 0.002 |   0.316 |  -13.362 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.073
- Arrival Time                  6.142
= Slack Time                   13.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.931 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.956 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.982 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.198 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   14.345 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   14.419 | 
     | O_CLK1__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.557 |   14.487 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.064 |   0.621 |   14.551 | 
     | O_CLK1__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.066 | 0.059 |   0.680 |   14.611 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.105 | 0.391 |   1.071 |   15.002 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.056 | 0.065 |   1.136 |   15.067 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.418 | 0.251 |   1.387 |   15.318 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.380 | 0.340 |   1.726 |   15.657 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.203 | 0.206 |   1.933 |   15.863 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.080 | 0.164 |   2.096 |   16.027 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.642 |   16.573 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.133 | 0.571 |   3.213 |   17.144 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.564 |   3.778 |   17.708 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   4.346 |   18.277 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.909 |   18.840 | 
     | U12_ALU/mult_24/S4_0             | B ^ -> S v  | ADDFX2M    | 0.142 | 0.572 |   5.481 |   19.412 | 
     | U12_ALU/mult_24/FS_1/U19         | A v -> Y v  | BUFX2M     | 0.052 | 0.156 |   5.637 |   19.568 | 
     | U12_ALU/U71                      | B0 v -> Y ^ | AOI22X1M   | 0.226 | 0.182 |   5.820 |   19.750 | 
     | U12_ALU/U184                     | B ^ -> Y ^  | AND4X2M    | 0.124 | 0.234 |   6.054 |   19.985 | 
     | U12_ALU/U183                     | B0 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.088 |   6.142 |   20.073 | 
     | U12_ALU/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.148 | 0.000 |   6.142 |   20.073 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.931 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.905 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.880 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -13.664 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -13.478 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -13.478 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -13.414 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -13.293 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -13.243 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |  -13.242 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.071
- Arrival Time                  5.783
= Slack Time                   14.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.288 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.313 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.339 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.555 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   14.702 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   14.776 | 
     | O_CLK1__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.557 |   14.844 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.064 |   0.621 |   14.909 | 
     | O_CLK1__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.066 | 0.059 |   0.680 |   14.968 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.105 | 0.391 |   1.071 |   15.359 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.056 | 0.065 |   1.136 |   15.424 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.418 | 0.251 |   1.387 |   15.675 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.380 | 0.340 |   1.726 |   16.014 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.203 | 0.206 |   1.933 |   16.221 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.080 | 0.164 |   2.096 |   16.384 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.642 |   16.930 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.133 | 0.571 |   3.213 |   17.501 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.564 |   3.778 |   18.066 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   4.346 |   18.634 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.139 | 0.569 |   4.916 |   19.204 | 
     | U12_ALU/mult_24/FS_1/U18         | A v -> Y v  | BUFX2M     | 0.057 | 0.160 |   5.075 |   19.363 | 
     | U12_ALU/U70                      | A0 v -> Y ^ | AOI222X1M  | 0.430 | 0.225 |   5.300 |   19.588 | 
     | U12_ALU/U180                     | B ^ -> Y ^  | AND4XLM    | 0.210 | 0.376 |   5.676 |   19.964 | 
     | U12_ALU/U179                     | B0 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.108 |   5.783 |   20.071 | 
     | U12_ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.158 | 0.000 |   5.783 |   20.071 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.288 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -14.263 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -14.237 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -14.021 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -13.835 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -13.835 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -13.771 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -13.651 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -13.601 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.689 |  -13.599 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U8_CLK_DIV_RX/output_clk_reg/CK 
Endpoint:   U8_CLK_DIV_RX/output_clk_reg/D      (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[2][6] /Q (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.318
- Setup                         0.487
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.806
- Arrival Time                  5.497
= Slack Time                   14.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   14.310 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.032 |   0.032 |   14.341 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX32M | 0.054 | 0.053 |   0.085 |   14.394 | 
     | scan_clk__L3_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.051 |   0.136 |   14.446 | 
     | scan_clk__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.169 |   14.479 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^  | CLKBUFX32M | 0.045 | 0.095 |   0.264 |   14.573 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.102 |   0.366 |   14.676 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.470 |   14.779 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.102 |   0.572 |   14.882 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.106 |   0.678 |   14.988 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.106 |   0.784 |   15.094 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.053 | 0.109 |   0.893 |   15.203 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^  | BUFX24M    | 0.037 | 0.078 |   0.971 |   15.281 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^  | MX2X6M     | 0.166 | 0.217 |   1.188 |   15.498 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   1.335 |   15.645 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   1.409 |   15.719 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   1.475 |   15.785 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   1.540 |   15.850 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   1.605 |   15.914 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^ -> Q ^ | SDFFSRX1M  | 1.071 | 1.119 |   2.723 |   17.033 | 
     | U7_PRE_MUX/U7                    | B ^ -> Y v  | NAND4BX1M  | 0.441 | 0.390 |   3.113 |   17.423 | 
     | U7_PRE_MUX/U6                    | A v -> Y ^  | NOR3X2M    | 0.942 | 0.641 |   3.754 |   18.064 | 
     | U8_CLK_DIV_RX/U17                | A0 ^ -> Y v | OAI21X2M   | 0.225 | 0.208 |   3.963 |   18.272 | 
     | U8_CLK_DIV_RX/U16                | B v -> Y v  | CLKXOR2X2M | 0.124 | 0.295 |   4.257 |   18.567 | 
     | U8_CLK_DIV_RX/U29                | A v -> Y ^  | NOR2X2M    | 0.171 | 0.136 |   4.393 |   18.703 | 
     | U8_CLK_DIV_RX/U27                | C ^ -> Y v  | NAND4X2M   | 0.251 | 0.206 |   4.599 |   18.909 | 
     | U8_CLK_DIV_RX/U15                | B v -> Y ^  | NOR3X2M    | 0.386 | 0.306 |   4.905 |   19.215 | 
     | U8_CLK_DIV_RX/U13                | A ^ -> Y v  | INVX2M     | 0.104 | 0.097 |   5.002 |   19.312 | 
     | U8_CLK_DIV_RX/U14                | B0 v -> Y ^ | OAI211X2M  | 0.660 | 0.194 |   5.196 |   19.506 | 
     | U8_CLK_DIV_RX/U26                | A ^ -> Y v  | CLKXOR2X2M | 0.090 | 0.300 |   5.497 |   19.806 | 
     | U8_CLK_DIV_RX/output_clk_reg     | D v         | SDFFSRX2M  | 0.090 | 0.000 |   5.497 |   19.806 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.310 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -14.278 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -14.225 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.174 | 0.230 |   0.314 |  -13.996 | 
     | U8_CLK_DIV_RX/output_clk_reg | CK ^       | SDFFSRX2M  | 0.174 | 0.004 |   0.318 |  -13.992 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.578
= Slack Time                   14.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   14.489 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   14.515 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   14.540 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |   14.756 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |   14.903 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |   14.978 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |   15.046 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |   15.110 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |   15.169 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.258 | 0.600 |   1.280 |   15.769 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.750 | 0.493 |   1.773 |   16.262 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.220 |   1.993 |   16.483 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.160 |   2.154 |   16.643 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.335 |   16.825 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.506 |   16.995 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.584 |   17.073 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.647 |   17.137 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.790 |   17.279 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.255 |   17.745 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.454 |   17.944 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y v  | MX2X2M      | 0.107 | 0.199 |   3.653 |   18.142 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.466 |   4.119 |   18.609 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M     | 0.123 | 0.327 |   4.447 |   18.936 | 
     | U12_ALU/div_29/U90                       | A v -> Y ^   | CLKNAND2X2M | 0.072 | 0.075 |   4.521 |   19.011 | 
     | U12_ALU/div_29/U91                       | A ^ -> Y v   | CLKINVX2M   | 0.245 | 0.169 |   4.691 |   19.180 | 
     | U12_ALU/U35                              | B0 v -> Y ^  | AOI222X1M   | 0.485 | 0.398 |   5.088 |   19.578 | 
     | U12_ALU/U165                             | D ^ -> Y ^   | AND4XLM     | 0.203 | 0.369 |   5.457 |   19.947 | 
     | U12_ALU/U164                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.178 | 0.120 |   5.577 |   20.067 | 
     | U12_ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M   | 0.178 | 0.000 |   5.578 |   20.067 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.489 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -14.464 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -14.438 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -14.222 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -14.036 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -14.036 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -13.973 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -13.852 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -13.802 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |  -13.801 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[3] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[3] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  5.413
= Slack Time                   14.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.668 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.693 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.719 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.935 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.082 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.156 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.223 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.290 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.348 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   15.889 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.191 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.492 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.728 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.825 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   16.942 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.213 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.423 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.674 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.356 |   18.025 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.204 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.546 | 
     | U11_REG_FILE/U265                  | S0 v -> Y v | MX4XLM     | 0.260 | 0.651 |   4.528 |   19.196 | 
     | U11_REG_FILE/U264                  | A v -> Y v  | MX4XLM     | 0.272 | 0.516 |   5.044 |   19.712 | 
     | U11_REG_FILE/U263                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.370 |   5.413 |   20.081 | 
     | U11_REG_FILE/\Rd_DATA_reg[3]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.413 |   20.081 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.668 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.643 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.617 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.401 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.254 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.180 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.112 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.047 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -13.990 | 
     | U11_REG_FILE/\Rd_DATA_reg[3] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.686 |  -13.983 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[2] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[2] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.079
- Arrival Time                  5.399
= Slack Time                   14.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.680 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.705 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.731 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.947 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.094 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.168 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.234 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.302 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.360 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   15.900 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.202 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.504 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.739 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.837 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   16.954 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.225 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.434 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.686 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.356 |   18.036 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.215 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.557 | 
     | U11_REG_FILE/U27                   | S0 v -> Y v | MX4XLM     | 0.283 | 0.672 |   4.549 |   19.229 | 
     | U11_REG_FILE/U261                  | A v -> Y v  | MX4XLM     | 0.225 | 0.479 |   5.028 |   19.708 | 
     | U11_REG_FILE/U260                  | A0 v -> Y v | AO22X1M    | 0.122 | 0.371 |   5.399 |   20.079 | 
     | U11_REG_FILE/\Rd_DATA_reg[2]       | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.399 |   20.079 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.680 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.654 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.629 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.413 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.266 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.191 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.123 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.059 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.001 | 
     | U11_REG_FILE/\Rd_DATA_reg[2] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.686 |  -13.994 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[1] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[1] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  5.396
= Slack Time                   14.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.686 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.711 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.737 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.953 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.100 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.174 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.240 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.308 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.366 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   15.906 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.208 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.510 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.745 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.843 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   16.960 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.231 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.440 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.692 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.357 |   18.042 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.221 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.563 | 
     | U11_REG_FILE/U32                   | S0 v -> Y v | MX4XLM     | 0.301 | 0.689 |   4.566 |   19.252 | 
     | U11_REG_FILE/U257                  | A v -> Y v  | MX4XLM     | 0.214 | 0.474 |   5.040 |   19.726 | 
     | U11_REG_FILE/U256                  | A0 v -> Y v | AO22X1M    | 0.111 | 0.356 |   5.396 |   20.082 | 
     | U11_REG_FILE/\Rd_DATA_reg[1]       | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.396 |   20.082 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.686 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.660 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.635 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.419 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.272 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.197 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.129 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.065 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.007 | 
     | U11_REG_FILE/\Rd_DATA_reg[1] | CK ^       | SDFFRQX2M  | 0.065 | 0.008 |   0.687 |  -13.999 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[7] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[7] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.684
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.076
- Arrival Time                  5.330
= Slack Time                   14.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.746 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.772 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.797 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.013 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.160 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.235 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.301 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.368 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.427 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   15.967 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.269 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.571 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.806 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.904 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.021 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.291 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.501 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.753 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.357 |   18.103 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.282 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.624 | 
     | U11_REG_FILE/U278                  | S0 v -> Y v | MX4X1M     | 0.173 | 0.556 |   4.433 |   19.179 | 
     | U11_REG_FILE/U277                  | B v -> Y v  | MX4XLM     | 0.274 | 0.509 |   4.942 |   19.688 | 
     | U11_REG_FILE/U276                  | A0 v -> Y v | AO22X1M    | 0.125 | 0.388 |   5.330 |   20.076 | 
     | U11_REG_FILE/\Rd_DATA_reg[7]       | D v         | SDFFRQX2M  | 0.125 | 0.000 |   5.330 |   20.076 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.721 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.695 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.479 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.332 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.258 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.190 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.126 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.068 | 
     | U11_REG_FILE/\Rd_DATA_reg[7] | CK ^       | SDFFRQX2M  | 0.065 | 0.005 |   0.684 |  -14.062 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[0] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[0] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.078
- Arrival Time                  5.323
= Slack Time                   14.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.755 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.780 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.806 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.022 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.169 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.243 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.309 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.377 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.435 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   15.976 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.278 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.579 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.814 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.912 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.029 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.300 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.510 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.761 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.357 |   18.111 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.291 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.632 | 
     | U11_REG_FILE/U26                   | S0 v -> Y v | MX4XLM     | 0.229 | 0.617 |   4.495 |   19.250 | 
     | U11_REG_FILE/U282                  | A v -> Y v  | MX4XLM     | 0.214 | 0.452 |   4.947 |   19.702 | 
     | U11_REG_FILE/U281                  | A0 v -> Y v | AO22X1M    | 0.130 | 0.377 |   5.323 |   20.078 | 
     | U11_REG_FILE/\Rd_DATA_reg[0]       | D v         | SDFFRQX2M  | 0.130 | 0.000 |   5.323 |   20.078 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.755 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.730 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.704 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.488 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.341 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.267 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.198 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.134 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.076 | 
     | U11_REG_FILE/\Rd_DATA_reg[0] | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.687 |  -14.068 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[5] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[5] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.685
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.078
- Arrival Time                  5.320
= Slack Time                   14.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.757 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.783 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.808 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.024 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.171 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.246 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.312 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.379 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.438 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   15.978 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.280 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.582 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.817 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.915 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.032 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.302 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.512 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.764 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.356 |   18.114 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.293 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.635 | 
     | U11_REG_FILE/U246                  | S0 v -> Y v | MX4X1M     | 0.233 | 0.614 |   4.491 |   19.249 | 
     | U11_REG_FILE/U271                  | C v -> Y v  | MX4XLM     | 0.198 | 0.466 |   4.957 |   19.714 | 
     | U11_REG_FILE/U270                  | A0 v -> Y v | AO22X1M    | 0.122 | 0.363 |   5.320 |   20.078 | 
     | U11_REG_FILE/\Rd_DATA_reg[5]       | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.320 |   20.078 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.757 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.732 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.706 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.490 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.344 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.269 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.201 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.137 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.079 | 
     | U11_REG_FILE/\Rd_DATA_reg[5] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.685 |  -14.073 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[4] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[4] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  5.297
= Slack Time                   14.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.783 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.809 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.835 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.050 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.197 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.272 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.338 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.406 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.464 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.004 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.306 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.608 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.843 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.941 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.058 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.329 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.538 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.790 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.357 |   18.140 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.319 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.661 | 
     | U11_REG_FILE/U245                  | S0 v -> Y v | MX4X1M     | 0.197 | 0.583 |   4.460 |   19.244 | 
     | U11_REG_FILE/U268                  | C v -> Y v  | MX4XLM     | 0.221 | 0.478 |   4.938 |   19.721 | 
     | U11_REG_FILE/U267                  | A0 v -> Y v | AO22X1M    | 0.112 | 0.359 |   5.297 |   20.081 | 
     | U11_REG_FILE/\Rd_DATA_reg[4]       | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.297 |   20.081 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.783 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.758 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.732 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.516 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.370 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.295 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.227 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.163 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.105 | 
     | U11_REG_FILE/\Rd_DATA_reg[4] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.686 |  -14.098 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[6] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[6] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.685
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.079
- Arrival Time                  5.270
= Slack Time                   14.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.808 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.834 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.859 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.075 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.222 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.297 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.363 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.430 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.489 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.029 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.331 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.633 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.868 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.157 |   16.966 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.083 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.353 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.755 |   17.563 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.006 |   17.815 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.252 | 0.350 |   3.356 |   18.165 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.179 |   3.536 |   18.344 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.877 |   18.686 | 
     | U11_REG_FILE/U247                  | S0 v -> Y v | MX4X1M     | 0.192 | 0.576 |   4.453 |   19.261 | 
     | U11_REG_FILE/U274                  | C v -> Y v  | MX4XLM     | 0.203 | 0.458 |   4.911 |   19.719 | 
     | U11_REG_FILE/U273                  | A0 v -> Y v | AO22X1M    | 0.117 | 0.359 |   5.270 |   20.078 | 
     | U11_REG_FILE/\Rd_DATA_reg[6]       | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.270 |   20.079 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.808 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.783 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.757 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.541 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.394 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.320 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.252 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.188 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.130 | 
     | U11_REG_FILE/\Rd_DATA_reg[6] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.685 |  -14.124 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.517
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.972
- Arrival Time                  4.853
= Slack Time                   15.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.119 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.145 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.170 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.386 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.533 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.608 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.674 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.741 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.800 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.340 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.642 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.944 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.179 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.277 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.394 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.664 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   17.975 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.171 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.798 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.065 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.203 |   19.323 | 
     | U11_REG_FILE/U93                   | A ^ -> Y v   | NAND2X2M   | 0.371 | 0.280 |   4.483 |   19.602 | 
     | U11_REG_FILE/U213                  | A1N v -> Y v | OAI2BB2X1M | 0.224 | 0.370 |   4.853 |   19.972 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2]   | D v          | SDFFSRX1M  | 0.224 | 0.000 |   4.853 |   19.972 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.119 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.094 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.068 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.852 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.705 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.631 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.565 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.500 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.436 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.430 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.514
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.975
- Arrival Time                  4.847
= Slack Time                   15.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.128 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.154 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.179 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.395 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.542 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.617 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.683 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.750 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.809 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.349 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.651 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.953 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.188 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.286 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.403 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.673 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   17.984 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.180 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.807 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.074 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.203 |   19.332 | 
     | U11_REG_FILE/U93                   | A ^ -> Y v   | NAND2X2M   | 0.371 | 0.280 |   4.483 |   19.612 | 
     | U11_REG_FILE/U214                  | A1N v -> Y v | OAI2BB2X1M | 0.211 | 0.363 |   4.846 |   19.975 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3]   | D v          | SDFFSRX1M  | 0.211 | 0.000 |   4.847 |   19.975 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.128 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.103 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.077 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.861 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.714 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.640 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.574 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.509 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.445 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.440 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.518
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.970
- Arrival Time                  4.836
= Slack Time                   15.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.134 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.159 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.185 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.401 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.548 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.622 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.689 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.756 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.814 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.355 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.657 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.958 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.194 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.291 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.408 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.679 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   17.990 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.186 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.812 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.080 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.189 |   19.323 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.371 | 0.272 |   4.460 |   19.594 | 
     | U11_REG_FILE/U210                  | A1N v -> Y v | OAI2BB2X1M | 0.231 | 0.376 |   4.836 |   19.970 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6]   | D v          | SDFFSRX1M  | 0.231 | 0.000 |   4.836 |   19.970 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.134 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.109 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.083 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.867 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.720 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.646 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.580 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.515 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.451 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.446 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.684
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  4.914
= Slack Time                   15.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.142 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.167 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.193 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.409 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.556 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.630 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.696 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.764 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.822 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.362 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.664 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.966 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.201 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.299 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.416 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.687 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   17.998 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.277 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.546 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.676 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   18.971 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.166 |   19.307 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.432 | 0.361 |   4.527 |   19.668 | 
     | U11_REG_FILE/U170                  | A1N v -> Y v | OAI2BB2X1M | 0.226 | 0.387 |   4.913 |   20.055 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6]   | D v          | SDFFRQX2M  | 0.226 | 0.000 |   4.914 |   20.056 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.142 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.117 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.091 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.875 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.728 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.653 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.585 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.521 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.059 |   0.680 |  -14.462 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6] | CK ^       | SDFFRQX2M  | 0.066 | 0.004 |   0.684 |  -14.458 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.516
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.973
- Arrival Time                  4.822
= Slack Time                   15.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.152 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.177 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.203 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.419 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.565 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.640 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.706 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.774 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.832 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.372 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.674 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.976 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.211 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.309 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.426 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.697 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.007 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.203 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.830 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.097 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.189 |   19.340 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.371 | 0.272 |   4.460 |   19.612 | 
     | U11_REG_FILE/U208                  | A1N v -> Y v | OAI2BB2X1M | 0.220 | 0.361 |   4.821 |   19.973 | 
     | U11_REG_FILE/\REG_FILE_reg[2][4]   | D v          | SDFFSRX1M  | 0.220 | 0.000 |   4.822 |   19.973 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.152 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.126 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.100 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.885 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.738 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.663 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.597 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.532 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.468 | 
     | U11_REG_FILE/\REG_FILE_reg[2][4] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.463 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.510
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.978
- Arrival Time                  4.807
= Slack Time                   15.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.170 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.196 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.221 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.437 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.584 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.659 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.725 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.792 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.851 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.391 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.693 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.995 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.230 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.328 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.445 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.715 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.026 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.222 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.849 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.116 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.189 |   19.359 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.371 | 0.272 |   4.460 |   19.631 | 
     | U11_REG_FILE/U206                  | A1N v -> Y v | OAI2BB2X1M | 0.194 | 0.347 |   4.807 |   19.978 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2]   | D v          | SDFFSRX1M  | 0.194 | 0.000 |   4.807 |   19.978 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.170 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.145 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.119 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.756 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.682 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.616 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.551 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.487 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.688 |  -14.482 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.683
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  4.876
= Slack Time                   15.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.175 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.200 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.226 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.442 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.589 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.663 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.729 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.797 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.855 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.396 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.698 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   16.999 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.234 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.332 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.449 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.720 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.031 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.227 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.853 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.121 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.203 |   19.378 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.291 |   4.494 |   19.669 | 
     | U11_REG_FILE/U203                  | A1N v -> Y v | OAI2BB2X1M | 0.242 | 0.382 |   4.876 |   20.051 | 
     | U11_REG_FILE/\REG_FILE_reg[3][4]   | D v          | SDFFRQX2M  | 0.242 | 0.000 |   4.876 |   20.051 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.175 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.150 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.124 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.908 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.761 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.687 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.618 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.554 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.059 |   0.680 |  -14.495 | 
     | U11_REG_FILE/\REG_FILE_reg[3][4] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.683 |  -14.492 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.070
- Arrival Time                  4.889
= Slack Time                   15.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.181 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.206 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.232 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.448 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.595 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.669 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.735 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.803 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.861 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.402 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.704 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.005 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.240 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.338 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.455 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.726 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.037 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.317 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.585 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.715 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.011 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.166 |   19.347 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.432 | 0.361 |   4.527 |   19.708 | 
     | U11_REG_FILE/U168                  | A1N v -> Y v | OAI2BB2X1M | 0.201 | 0.362 |   4.889 |   20.070 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4]   | D v          | SDFFRQX2M  | 0.201 | 0.000 |   4.889 |   20.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.181 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.156 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.130 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.914 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.767 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.693 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.625 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.565 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.495 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M  | 0.068 | 0.007 |   0.693 |  -14.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  4.887
= Slack Time                   15.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.183 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.208 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.234 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.450 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.597 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.671 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.737 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.805 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.863 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.403 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.705 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.007 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.242 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.340 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.457 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.728 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.039 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.318 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.587 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.717 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.012 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.166 |   19.348 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.432 | 0.361 |   4.527 |   19.709 | 
     | U11_REG_FILE/U169                  | A1N v -> Y v | OAI2BB2X1M | 0.197 | 0.360 |   4.886 |   20.069 | 
     | U11_REG_FILE/\REG_FILE_reg[8][5]   | D v          | SDFFRQX2M  | 0.197 | 0.000 |   4.887 |   20.069 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.183 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.158 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.132 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.916 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.769 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.694 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.626 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.566 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.497 | 
     | U11_REG_FILE/\REG_FILE_reg[8][5] | CK ^       | SDFFRQX2M  | 0.068 | 0.006 |   0.691 |  -14.491 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.870
= Slack Time                   15.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.192 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.217 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.243 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.459 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.605 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.680 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.746 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.814 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.872 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.412 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.714 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.016 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.251 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.349 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.466 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.737 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.047 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.327 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.596 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.726 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.021 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.166 |   19.357 | 
     | U11_REG_FILE/U97                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.329 |   4.495 |   19.686 | 
     | U11_REG_FILE/U162                  | A1N v -> Y v | OAI2BB2X1M | 0.233 | 0.375 |   4.870 |   20.062 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5]   | D v          | SDFFRQX2M  | 0.233 | 0.000 |   4.870 |   20.062 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.192 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.166 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.140 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.925 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.778 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.703 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.637 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.572 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.503 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.692 |  -14.500 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][5] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  4.868
= Slack Time                   15.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.202 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.227 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.253 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.469 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.615 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.690 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.756 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.824 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.882 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.422 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.724 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.026 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.261 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.359 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.476 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.747 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.057 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.337 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.606 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.736 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.031 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.191 |   19.392 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.375 | 0.333 |   4.524 |   19.725 | 
     | U11_REG_FILE/U141                  | A1N v -> Y v | OAI2BB2X1M | 0.192 | 0.344 |   4.868 |   20.069 | 
     | U11_REG_FILE/\REG_FILE_reg[12][5]  | D v          | SDFFRQX2M  | 0.192 | 0.000 |   4.868 |   20.069 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.202 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.176 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.151 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.935 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.788 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.713 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.645 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.585 | 
     | O_CLK1__L5_I2                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.518 | 
     | U11_REG_FILE/\REG_FILE_reg[12][5] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.691 |  -14.511 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.696
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.079
- Arrival Time                  4.877
= Slack Time                   15.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.202 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.227 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.253 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.469 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.616 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.690 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.756 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.824 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.882 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.422 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.724 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.026 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.261 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.359 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.476 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.747 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.057 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.337 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.606 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.736 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.031 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.166 |   19.367 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.432 | 0.361 |   4.527 |   19.728 | 
     | U11_REG_FILE/U165                  | A1N v -> Y v | OAI2BB2X1M | 0.173 | 0.350 |   4.877 |   20.079 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1]   | D v          | SDFFRQX2M  | 0.173 | 0.000 |   4.877 |   20.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.202 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.176 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.151 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.935 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.788 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.713 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.645 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.585 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.516 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1] | CK ^       | SDFFRQX2M  | 0.069 | 0.010 |   0.696 |  -14.506 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.045
- Arrival Time                  4.842
= Slack Time                   15.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.204 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.229 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.255 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.471 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.618 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.692 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.758 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.826 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.884 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.424 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.726 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.028 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.263 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.361 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.478 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.749 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.060 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.256 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.882 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.150 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.203 |   19.407 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.291 |   4.494 |   19.698 | 
     | U11_REG_FILE/U240                  | A1N v -> Y v | OAI2BB2X1M | 0.195 | 0.347 |   4.841 |   20.045 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5]   | D v          | SDFFSQX2M  | 0.195 | 0.000 |   4.842 |   20.045 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.204 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.179 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.153 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.937 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.790 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.715 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.649 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.584 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.515 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5] | CK ^       | SDFFSQX2M  | 0.066 | 0.003 |   0.691 |  -14.512 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  4.858
= Slack Time                   15.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.209 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.234 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.260 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.476 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.623 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.698 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.764 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.831 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.890 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.430 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.732 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.034 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.269 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.367 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.484 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.754 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.065 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.261 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.887 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.155 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.203 |   19.413 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.291 |   4.494 |   19.703 | 
     | U11_REG_FILE/U200                  | A1N v -> Y v | OAI2BB2X1M | 0.207 | 0.364 |   4.858 |   20.067 | 
     | U11_REG_FILE/\REG_FILE_reg[3][1]   | D v          | SDFFRQX2M  | 0.207 | 0.000 |   4.858 |   20.067 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.209 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.184 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.158 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.942 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.795 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.721 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.655 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.590 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.520 | 
     | U11_REG_FILE/\REG_FILE_reg[3][1] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.692 |  -14.517 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.690
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.075
- Arrival Time                  4.863
= Slack Time                   15.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.211 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.237 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.262 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.478 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.625 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.700 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.766 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.833 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.892 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.432 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.734 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.036 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.271 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.369 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.486 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.756 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.067 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.347 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.615 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.745 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.041 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.191 |   19.402 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.403 | 0.339 |   4.530 |   19.741 | 
     | U11_REG_FILE/U186                  | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.333 |   4.863 |   20.074 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1]   | D v          | SDFFRQX2M  | 0.160 | 0.000 |   4.863 |   20.075 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.211 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.186 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.160 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.944 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.797 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.723 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.655 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.595 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.528 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.690 |  -14.522 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  4.856
= Slack Time                   15.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.211 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.237 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.262 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.478 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.625 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.700 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.766 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.833 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.892 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.432 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.734 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.036 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.271 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.369 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.486 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.756 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.067 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.263 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.890 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.157 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.203 |   19.415 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.291 |   4.494 |   19.705 | 
     | U11_REG_FILE/U201                  | A1N v -> Y v | OAI2BB2X1M | 0.209 | 0.361 |   4.855 |   20.067 | 
     | U11_REG_FILE/\REG_FILE_reg[3][2]   | D v          | SDFFRQX2M  | 0.209 | 0.000 |   4.856 |   20.067 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.211 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.186 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.160 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.944 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.797 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.723 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.657 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.592 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.523 | 
     | U11_REG_FILE/\REG_FILE_reg[3][2] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.692 |  -14.520 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][1] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.072
- Arrival Time                  4.859
= Slack Time                   15.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.212 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.238 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.263 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.479 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.626 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.701 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.767 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.834 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.893 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.433 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.735 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.037 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.272 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.370 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.487 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.757 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.068 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.348 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.617 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.746 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.042 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.191 |   19.403 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.375 | 0.333 |   4.524 |   19.736 | 
     | U11_REG_FILE/U137                  | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.335 |   4.859 |   20.071 | 
     | U11_REG_FILE/\REG_FILE_reg[12][1]  | D v          | SDFFRQX2M  | 0.172 | 0.000 |   4.859 |   20.072 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.212 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.187 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.161 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.945 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.799 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.724 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.656 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.596 | 
     | O_CLK1__L5_I2                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.529 | 
     | U11_REG_FILE/\REG_FILE_reg[12][1] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.689 |  -14.523 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.078
- Arrival Time                  4.864
= Slack Time                   15.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.214 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.239 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.265 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.481 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.627 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.702 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.768 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.836 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.894 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.434 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.736 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.038 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.273 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.371 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.488 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.759 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.069 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.349 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.618 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.748 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.043 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.191 |   19.404 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.403 | 0.339 |   4.530 |   19.743 | 
     | U11_REG_FILE/U235                  | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.334 |   4.864 |   20.078 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7]   | D v          | SDFFRQX2M  | 0.157 | 0.000 |   4.864 |   20.078 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.214 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.188 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.162 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.947 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.800 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.725 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.657 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.597 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.530 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7] | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.692 |  -14.521 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  4.866
= Slack Time                   15.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.214 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.240 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.266 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.481 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.628 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.703 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.769 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.836 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.895 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.435 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.737 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.039 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.274 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.372 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.489 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.759 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.070 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.350 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.619 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.748 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.044 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.166 |   19.380 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.432 | 0.361 |   4.527 |   19.741 | 
     | U11_REG_FILE/U166                  | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.339 |   4.866 |   20.081 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2]   | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.866 |   20.081 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.214 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.189 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.163 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.947 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.801 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.726 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.658 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.598 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.529 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2] | CK ^       | SDFFRQX2M  | 0.069 | 0.010 |   0.696 |  -14.519 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.448
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.039
- Arrival Time                  4.821
= Slack Time                   15.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.217 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.242 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.268 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.484 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.631 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.705 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.772 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.839 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.897 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.438 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.740 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.041 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.277 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.374 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.491 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.762 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.073 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.269 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.895 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.163 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.189 |   19.406 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.371 | 0.272 |   4.460 |   19.677 | 
     | U11_REG_FILE/U241                  | A1N v -> Y v | OAI2BB2X1M | 0.207 | 0.361 |   4.821 |   20.038 | 
     | U11_REG_FILE/\REG_FILE_reg[2][0]   | D v          | SDFFSQX2M  | 0.207 | 0.000 |   4.821 |   20.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.217 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.192 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.166 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.950 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.803 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.729 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.661 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.596 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.059 |   0.680 |  -14.537 | 
     | U11_REG_FILE/\REG_FILE_reg[2][0] | CK ^       | SDFFSQX2M  | 0.066 | 0.007 |   0.687 |  -14.530 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.690
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.076
- Arrival Time                  4.858
= Slack Time                   15.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.217 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.243 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.268 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.484 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.631 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.706 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.772 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.839 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.898 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.438 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.740 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.042 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.277 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.375 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.492 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.762 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.073 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.353 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.622 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.751 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.047 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.191 |   19.408 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.403 | 0.339 |   4.530 |   19.747 | 
     | U11_REG_FILE/U187                  | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.328 |   4.858 |   20.076 | 
     | U11_REG_FILE/\REG_FILE_reg[5][2]   | D v          | SDFFRQX2M  | 0.157 | 0.000 |   4.858 |   20.076 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.217 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.192 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.166 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.950 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.803 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.729 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.661 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.601 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.534 | 
     | U11_REG_FILE/\REG_FILE_reg[5][2] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.690 |  -14.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.076
- Arrival Time                  4.858
= Slack Time                   15.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.218 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.243 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.269 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.485 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.632 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.706 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.772 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.840 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.898 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.438 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.740 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.042 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.277 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.375 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.492 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.763 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.074 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.354 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.622 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.752 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.047 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.191 |   19.409 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.403 | 0.339 |   4.530 |   19.748 | 
     | U11_REG_FILE/U185                  | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.328 |   4.858 |   20.076 | 
     | U11_REG_FILE/\REG_FILE_reg[5][0]   | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.858 |   20.076 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.218 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.193 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.167 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.951 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.804 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.730 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.661 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.602 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.534 | 
     | U11_REG_FILE/\REG_FILE_reg[5][0] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.689 |  -14.529 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.083
- Arrival Time                  4.863
= Slack Time                   15.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.220 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.245 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.271 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.487 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.633 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.708 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.774 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.842 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.900 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.440 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.742 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.044 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.279 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.377 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.494 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.765 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.075 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.347 | 0.280 |   3.136 |   18.355 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.268 |   3.404 |   18.624 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.534 |   18.754 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.830 |   19.049 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.166 |   19.385 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.432 | 0.361 |   4.527 |   19.746 | 
     | U11_REG_FILE/U164                  | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.336 |   4.863 |   20.083 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0]   | D v          | SDFFRQX2M  | 0.153 | 0.000 |   4.863 |   20.083 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.220 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.194 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.168 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.953 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.806 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.731 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.663 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.603 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.534 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0] | CK ^       | SDFFRQX2M  | 0.069 | 0.010 |   0.696 |  -14.524 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  4.846
= Slack Time                   15.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.221 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.246 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.272 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.488 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.635 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.709 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.775 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.843 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.901 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.540 |   1.221 |   16.441 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.422 | 0.302 |   1.523 |   16.743 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.350 | 0.302 |   1.824 |   17.045 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.280 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.157 |   17.378 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.274 |   17.495 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.545 |   17.766 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.358 | 0.311 |   2.856 |   18.077 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.205 | 0.196 |   3.052 |   18.272 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.849 | 0.627 |   3.678 |   18.899 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.946 |   19.167 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.203 |   19.424 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.291 |   4.494 |   19.715 | 
     | U11_REG_FILE/U199                  | A1N v -> Y v | OAI2BB2X1M | 0.190 | 0.352 |   4.846 |   20.067 | 
     | U11_REG_FILE/\REG_FILE_reg[3][0]   | D v          | SDFFRQX2M  | 0.190 | 0.000 |   4.846 |   20.067 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.221 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.195 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.170 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.954 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.807 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.732 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.666 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.601 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.537 | 
     | U11_REG_FILE/\REG_FILE_reg[3][0] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   0.688 |  -14.532 | 
     +-------------------------------------------------------------------------------------------------+ 

