library std;
library ieee;
use ieee.std_logic_1164.all;
entity Testbench is
end entity;

architecture Behave of Testbench is
--Signal for Clock in Testbench 
signal clock : std_logic:= '1';
signal reset : std_logic:= '0';
component CPU is
    port (
        clock, reset: in std_logic
    );
end component;

begin
clock<= not clock after 5 ns;
dut_instance:  CPU port map (clock,reset);
--Instantiating the component and give the clock and reset and we can see the signals as testbench outputs.
end Behave;