// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/30/2022 13:16:02"

// 
// Device: Altera 5CEBA7F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mipsInstR (
	CLOCK_50,
	ULA_OP,
	WR_RD,
	funct,
	PC_OUT,
	ULA_OUT,
	RD_addr,
	RT_addr,
	RS_addr,
	RT_OUT,
	RS_OUT);
input 	CLOCK_50;
input 	ULA_OP;
input 	WR_RD;
output 	[5:0] funct;
output 	[31:0] PC_OUT;
output 	[31:0] ULA_OUT;
output 	[4:0] RD_addr;
output 	[4:0] RT_addr;
output 	[4:0] RS_addr;
output 	[31:0] RT_OUT;
output 	[31:0] RS_OUT;

// Design Ports Information
// funct[0]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// funct[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// funct[2]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// funct[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// funct[4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// funct[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[9]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[10]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[11]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[12]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[13]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[14]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[15]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[16]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[17]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[19]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[20]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[21]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[22]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[23]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[24]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[25]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[26]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[27]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[28]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[29]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[30]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[31]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[8]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[9]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[10]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[12]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[13]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[14]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[15]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[16]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[17]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[18]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[19]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[20]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[21]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[22]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[23]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[24]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[25]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[26]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[27]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[28]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[29]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[30]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OUT[31]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_addr[0]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_addr[1]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_addr[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_addr[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_addr[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_addr[0]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_addr[1]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_addr[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_addr[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_addr[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_addr[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_addr[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_addr[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_addr[3]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_addr[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[5]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[6]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[7]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[9]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[10]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[11]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[12]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[13]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[15]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[16]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[17]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[18]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[19]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[20]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[21]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[22]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[23]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[24]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[25]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[26]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[27]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[28]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[29]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[30]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_OUT[31]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[5]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[6]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[8]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[10]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[11]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[12]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[14]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[15]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[16]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[17]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[18]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[19]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[20]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[21]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[22]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[24]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[25]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[26]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[27]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[28]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[29]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[30]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_OUT[31]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OP	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WR_RD	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \PC|DOUT[2]~0_combout ;
wire \incrementaPC|Add0~17_sumout ;
wire \PC|DOUT[3]~DUPLICATE_q ;
wire \incrementaPC|Add0~18 ;
wire \incrementaPC|Add0~13_sumout ;
wire \PC|DOUT[4]~DUPLICATE_q ;
wire \incrementaPC|Add0~14 ;
wire \incrementaPC|Add0~9_sumout ;
wire \incrementaPC|Add0~10 ;
wire \incrementaPC|Add0~5_sumout ;
wire \PC|DOUT[6]~DUPLICATE_q ;
wire \incrementaPC|Add0~6 ;
wire \incrementaPC|Add0~1_sumout ;
wire \ROM|memROM~0_combout ;
wire \PC|DOUT[7]~DUPLICATE_q ;
wire \ROM|memROM~1_combout ;
wire \PC|DOUT[8]~DUPLICATE_q ;
wire \incrementaPC|Add0~2 ;
wire \incrementaPC|Add0~21_sumout ;
wire \incrementaPC|Add0~22 ;
wire \incrementaPC|Add0~25_sumout ;
wire \incrementaPC|Add0~26 ;
wire \incrementaPC|Add0~29_sumout ;
wire \incrementaPC|Add0~30 ;
wire \incrementaPC|Add0~33_sumout ;
wire \PC|DOUT[12]~DUPLICATE_q ;
wire \incrementaPC|Add0~34 ;
wire \incrementaPC|Add0~37_sumout ;
wire \PC|DOUT[13]~DUPLICATE_q ;
wire \incrementaPC|Add0~38 ;
wire \incrementaPC|Add0~41_sumout ;
wire \incrementaPC|Add0~42 ;
wire \incrementaPC|Add0~45_sumout ;
wire \incrementaPC|Add0~46 ;
wire \incrementaPC|Add0~49_sumout ;
wire \PC|DOUT[16]~DUPLICATE_q ;
wire \incrementaPC|Add0~50 ;
wire \incrementaPC|Add0~53_sumout ;
wire \incrementaPC|Add0~54 ;
wire \incrementaPC|Add0~57_sumout ;
wire \PC|DOUT[18]~DUPLICATE_q ;
wire \incrementaPC|Add0~58 ;
wire \incrementaPC|Add0~61_sumout ;
wire \incrementaPC|Add0~62 ;
wire \incrementaPC|Add0~65_sumout ;
wire \incrementaPC|Add0~66 ;
wire \incrementaPC|Add0~69_sumout ;
wire \PC|DOUT[21]~DUPLICATE_q ;
wire \incrementaPC|Add0~70 ;
wire \incrementaPC|Add0~73_sumout ;
wire \PC|DOUT[22]~DUPLICATE_q ;
wire \incrementaPC|Add0~74 ;
wire \incrementaPC|Add0~77_sumout ;
wire \incrementaPC|Add0~78 ;
wire \incrementaPC|Add0~81_sumout ;
wire \incrementaPC|Add0~82 ;
wire \incrementaPC|Add0~85_sumout ;
wire \PC|DOUT[25]~DUPLICATE_q ;
wire \incrementaPC|Add0~86 ;
wire \incrementaPC|Add0~89_sumout ;
wire \PC|DOUT[26]~DUPLICATE_q ;
wire \incrementaPC|Add0~90 ;
wire \incrementaPC|Add0~93_sumout ;
wire \incrementaPC|Add0~94 ;
wire \incrementaPC|Add0~97_sumout ;
wire \PC|DOUT[28]~DUPLICATE_q ;
wire \incrementaPC|Add0~98 ;
wire \incrementaPC|Add0~101_sumout ;
wire \incrementaPC|Add0~102 ;
wire \incrementaPC|Add0~105_sumout ;
wire \incrementaPC|Add0~106 ;
wire \incrementaPC|Add0~109_sumout ;
wire \incrementaPC|Add0~110 ;
wire \incrementaPC|Add0~113_sumout ;
wire \ULA_OP~input_o ;
wire \WR_RD~input_o ;
wire \rtl~0_combout ;
wire \REG_BLOCK|registrador~294_q ;
wire \REG_BLOCK|saidaA[0]~0_combout ;
wire \REG_BLOCK|registrador~1094_combout ;
wire \REG_BLOCK|registrador~38_q ;
wire \REG_BLOCK|registrador~1062_combout ;
wire \ULA|Add0~130_cout ;
wire \ULA|Add0~1_sumout ;
wire \REG_BLOCK|registrador~1095_combout ;
wire \REG_BLOCK|registrador~39_q ;
wire \REG_BLOCK|registrador~1063_combout ;
wire \REG_BLOCK|registrador~295_q ;
wire \REG_BLOCK|saidaA[1]~1_combout ;
wire \ULA|Add0~2 ;
wire \ULA|Add0~5_sumout ;
wire \REG_BLOCK|registrador~296_q ;
wire \REG_BLOCK|saidaA[2]~2_combout ;
wire \REG_BLOCK|registrador~40_q ;
wire \REG_BLOCK|registrador~1064_combout ;
wire \ULA|Add0~6 ;
wire \ULA|Add0~9_sumout ;
wire \REG_BLOCK|registrador~1096_combout ;
wire \REG_BLOCK|registrador~41_q ;
wire \REG_BLOCK|registrador~1065_combout ;
wire \REG_BLOCK|registrador~297_q ;
wire \REG_BLOCK|saidaA[3]~3_combout ;
wire \ULA|Add0~10 ;
wire \ULA|Add0~13_sumout ;
wire \REG_BLOCK|registrador~298_q ;
wire \REG_BLOCK|saidaA[4]~4_combout ;
wire \REG_BLOCK|registrador~42_q ;
wire \REG_BLOCK|registrador~1066_combout ;
wire \ULA|Add0~14 ;
wire \ULA|Add0~17_sumout ;
wire \REG_BLOCK|registrador~299_q ;
wire \REG_BLOCK|saidaA[5]~5_combout ;
wire \REG_BLOCK|registrador~1097_combout ;
wire \REG_BLOCK|registrador~43_q ;
wire \REG_BLOCK|registrador~1067_combout ;
wire \ULA|Add0~18 ;
wire \ULA|Add0~21_sumout ;
wire \REG_BLOCK|registrador~300_q ;
wire \REG_BLOCK|saidaA[6]~6_combout ;
wire \REG_BLOCK|registrador~44_q ;
wire \REG_BLOCK|registrador~1068_combout ;
wire \ULA|Add0~22 ;
wire \ULA|Add0~25_sumout ;
wire \REG_BLOCK|registrador~301feeder_combout ;
wire \REG_BLOCK|registrador~301_q ;
wire \REG_BLOCK|saidaA[7]~7_combout ;
wire \REG_BLOCK|registrador~1098_combout ;
wire \REG_BLOCK|registrador~45_q ;
wire \REG_BLOCK|registrador~1069_combout ;
wire \ULA|Add0~26 ;
wire \ULA|Add0~29_sumout ;
wire \REG_BLOCK|registrador~302_q ;
wire \REG_BLOCK|saidaA[8]~8_combout ;
wire \REG_BLOCK|registrador~46_q ;
wire \REG_BLOCK|registrador~1070_combout ;
wire \ULA|Add0~30 ;
wire \ULA|Add0~33_sumout ;
wire \REG_BLOCK|registrador~1099_combout ;
wire \REG_BLOCK|registrador~47_q ;
wire \REG_BLOCK|registrador~1071_combout ;
wire \REG_BLOCK|registrador~303feeder_combout ;
wire \REG_BLOCK|registrador~303_q ;
wire \REG_BLOCK|saidaA[9]~9_combout ;
wire \ULA|Add0~34 ;
wire \ULA|Add0~37_sumout ;
wire \REG_BLOCK|registrador~304_q ;
wire \REG_BLOCK|saidaA[10]~10_combout ;
wire \REG_BLOCK|registrador~48_q ;
wire \REG_BLOCK|registrador~1072_combout ;
wire \ULA|Add0~38 ;
wire \ULA|Add0~41_sumout ;
wire \REG_BLOCK|registrador~305_q ;
wire \REG_BLOCK|saidaA[11]~11_combout ;
wire \REG_BLOCK|registrador~1100_combout ;
wire \REG_BLOCK|registrador~49_q ;
wire \REG_BLOCK|registrador~1073_combout ;
wire \ULA|Add0~42 ;
wire \ULA|Add0~45_sumout ;
wire \REG_BLOCK|registrador~50_q ;
wire \REG_BLOCK|registrador~1074_combout ;
wire \REG_BLOCK|registrador~306_q ;
wire \REG_BLOCK|saidaA[12]~12_combout ;
wire \ULA|Add0~46 ;
wire \ULA|Add0~49_sumout ;
wire \REG_BLOCK|registrador~307_q ;
wire \REG_BLOCK|saidaA[13]~13_combout ;
wire \REG_BLOCK|registrador~1101_combout ;
wire \REG_BLOCK|registrador~51_q ;
wire \REG_BLOCK|registrador~1075_combout ;
wire \ULA|Add0~50 ;
wire \ULA|Add0~53_sumout ;
wire \REG_BLOCK|registrador~308_q ;
wire \REG_BLOCK|saidaA[14]~14_combout ;
wire \REG_BLOCK|registrador~52_q ;
wire \REG_BLOCK|registrador~1076_combout ;
wire \ULA|Add0~54 ;
wire \ULA|Add0~57_sumout ;
wire \REG_BLOCK|registrador~309_q ;
wire \REG_BLOCK|saidaA[15]~15_combout ;
wire \REG_BLOCK|registrador~1102_combout ;
wire \REG_BLOCK|registrador~53_q ;
wire \REG_BLOCK|registrador~1077_combout ;
wire \ULA|Add0~58 ;
wire \ULA|Add0~61_sumout ;
wire \REG_BLOCK|registrador~310_q ;
wire \REG_BLOCK|saidaA[16]~16_combout ;
wire \REG_BLOCK|registrador~54_q ;
wire \REG_BLOCK|registrador~1078_combout ;
wire \ULA|Add0~62 ;
wire \ULA|Add0~65_sumout ;
wire \REG_BLOCK|registrador~311_q ;
wire \REG_BLOCK|saidaA[17]~17_combout ;
wire \REG_BLOCK|registrador~1103_combout ;
wire \REG_BLOCK|registrador~55_q ;
wire \REG_BLOCK|registrador~1079_combout ;
wire \ULA|Add0~66 ;
wire \ULA|Add0~69_sumout ;
wire \REG_BLOCK|registrador~312_q ;
wire \REG_BLOCK|saidaA[18]~18_combout ;
wire \REG_BLOCK|registrador~56_q ;
wire \REG_BLOCK|registrador~1080_combout ;
wire \ULA|Add0~70 ;
wire \ULA|Add0~73_sumout ;
wire \REG_BLOCK|registrador~1104_combout ;
wire \REG_BLOCK|registrador~57_q ;
wire \REG_BLOCK|registrador~1081_combout ;
wire \REG_BLOCK|registrador~313_q ;
wire \REG_BLOCK|saidaA[19]~19_combout ;
wire \ULA|Add0~74 ;
wire \ULA|Add0~77_sumout ;
wire \REG_BLOCK|registrador~314_q ;
wire \REG_BLOCK|saidaA[20]~20_combout ;
wire \REG_BLOCK|registrador~58_q ;
wire \REG_BLOCK|registrador~1082_combout ;
wire \ULA|Add0~78 ;
wire \ULA|Add0~81_sumout ;
wire \REG_BLOCK|registrador~1105_combout ;
wire \REG_BLOCK|registrador~59_q ;
wire \REG_BLOCK|registrador~1083_combout ;
wire \REG_BLOCK|registrador~315_q ;
wire \REG_BLOCK|saidaA[21]~21_combout ;
wire \ULA|Add0~82 ;
wire \ULA|Add0~85_sumout ;
wire \REG_BLOCK|registrador~60_q ;
wire \REG_BLOCK|registrador~1084_combout ;
wire \REG_BLOCK|registrador~316_q ;
wire \REG_BLOCK|saidaA[22]~22_combout ;
wire \ULA|Add0~86 ;
wire \ULA|Add0~89_sumout ;
wire \REG_BLOCK|registrador~317_q ;
wire \REG_BLOCK|saidaA[23]~23_combout ;
wire \REG_BLOCK|registrador~1106_combout ;
wire \REG_BLOCK|registrador~61_q ;
wire \REG_BLOCK|registrador~1085_combout ;
wire \ULA|Add0~90 ;
wire \ULA|Add0~93_sumout ;
wire \REG_BLOCK|registrador~318_q ;
wire \REG_BLOCK|saidaA[24]~24_combout ;
wire \REG_BLOCK|registrador~62_q ;
wire \REG_BLOCK|registrador~1086_combout ;
wire \ULA|Add0~94 ;
wire \ULA|Add0~97_sumout ;
wire \REG_BLOCK|registrador~1107_combout ;
wire \REG_BLOCK|registrador~63_q ;
wire \REG_BLOCK|registrador~1087_combout ;
wire \REG_BLOCK|registrador~319_q ;
wire \REG_BLOCK|saidaA[25]~25_combout ;
wire \ULA|Add0~98 ;
wire \ULA|Add0~101_sumout ;
wire \REG_BLOCK|registrador~64_q ;
wire \REG_BLOCK|registrador~1088_combout ;
wire \REG_BLOCK|registrador~320_q ;
wire \REG_BLOCK|saidaA[26]~26_combout ;
wire \ULA|Add0~102 ;
wire \ULA|Add0~105_sumout ;
wire \REG_BLOCK|registrador~321_q ;
wire \REG_BLOCK|saidaA[27]~27_combout ;
wire \REG_BLOCK|registrador~1108_combout ;
wire \REG_BLOCK|registrador~65_q ;
wire \REG_BLOCK|registrador~1089_combout ;
wire \ULA|Add0~106 ;
wire \ULA|Add0~109_sumout ;
wire \REG_BLOCK|registrador~66_q ;
wire \REG_BLOCK|registrador~1090_combout ;
wire \REG_BLOCK|registrador~322_q ;
wire \REG_BLOCK|saidaA[28]~28_combout ;
wire \ULA|Add0~110 ;
wire \ULA|Add0~113_sumout ;
wire \REG_BLOCK|registrador~323_q ;
wire \REG_BLOCK|saidaA[29]~29_combout ;
wire \REG_BLOCK|registrador~1109_combout ;
wire \REG_BLOCK|registrador~67_q ;
wire \REG_BLOCK|registrador~1091_combout ;
wire \ULA|Add0~114 ;
wire \ULA|Add0~117_sumout ;
wire \REG_BLOCK|registrador~324_q ;
wire \REG_BLOCK|saidaA[30]~30_combout ;
wire \REG_BLOCK|registrador~68feeder_combout ;
wire \REG_BLOCK|registrador~68_q ;
wire \REG_BLOCK|registrador~1092_combout ;
wire \ULA|Add0~118 ;
wire \ULA|Add0~121_sumout ;
wire \REG_BLOCK|registrador~1110_combout ;
wire \REG_BLOCK|registrador~69_q ;
wire \REG_BLOCK|registrador~1093_combout ;
wire \REG_BLOCK|registrador~325_q ;
wire \REG_BLOCK|saidaA[31]~31_combout ;
wire \ULA|Add0~122 ;
wire \ULA|Add0~125_sumout ;
wire \ROM|memROM~2_combout ;
wire \REG_BLOCK|saidaB[2]~0_combout ;
wire [31:0] \PC|DOUT ;


// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \funct[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(funct[0]),
	.obar());
// synopsys translate_off
defparam \funct[0]~output .bus_hold = "false";
defparam \funct[0]~output .open_drain_output = "false";
defparam \funct[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \funct[1]~output (
	.i(\ROM|memROM~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(funct[1]),
	.obar());
// synopsys translate_off
defparam \funct[1]~output .bus_hold = "false";
defparam \funct[1]~output .open_drain_output = "false";
defparam \funct[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \funct[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(funct[2]),
	.obar());
// synopsys translate_off
defparam \funct[2]~output .bus_hold = "false";
defparam \funct[2]~output .open_drain_output = "false";
defparam \funct[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N59
cyclonev_io_obuf \funct[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(funct[3]),
	.obar());
// synopsys translate_off
defparam \funct[3]~output .bus_hold = "false";
defparam \funct[3]~output .open_drain_output = "false";
defparam \funct[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \funct[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(funct[4]),
	.obar());
// synopsys translate_off
defparam \funct[4]~output .bus_hold = "false";
defparam \funct[4]~output .open_drain_output = "false";
defparam \funct[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N42
cyclonev_io_obuf \funct[5]~output (
	.i(\ROM|memROM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(funct[5]),
	.obar());
// synopsys translate_off
defparam \funct[5]~output .bus_hold = "false";
defparam \funct[5]~output .open_drain_output = "false";
defparam \funct[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N2
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \PC_OUT[9]~output (
	.i(\PC|DOUT [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[9]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[9]~output .bus_hold = "false";
defparam \PC_OUT[9]~output .open_drain_output = "false";
defparam \PC_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \PC_OUT[10]~output (
	.i(\PC|DOUT [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[10]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[10]~output .bus_hold = "false";
defparam \PC_OUT[10]~output .open_drain_output = "false";
defparam \PC_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \PC_OUT[11]~output (
	.i(\PC|DOUT [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[11]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[11]~output .bus_hold = "false";
defparam \PC_OUT[11]~output .open_drain_output = "false";
defparam \PC_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \PC_OUT[12]~output (
	.i(\PC|DOUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[12]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[12]~output .bus_hold = "false";
defparam \PC_OUT[12]~output .open_drain_output = "false";
defparam \PC_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \PC_OUT[13]~output (
	.i(\PC|DOUT [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[13]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[13]~output .bus_hold = "false";
defparam \PC_OUT[13]~output .open_drain_output = "false";
defparam \PC_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \PC_OUT[14]~output (
	.i(\PC|DOUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[14]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[14]~output .bus_hold = "false";
defparam \PC_OUT[14]~output .open_drain_output = "false";
defparam \PC_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \PC_OUT[15]~output (
	.i(\PC|DOUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[15]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[15]~output .bus_hold = "false";
defparam \PC_OUT[15]~output .open_drain_output = "false";
defparam \PC_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \PC_OUT[16]~output (
	.i(\PC|DOUT [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[16]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[16]~output .bus_hold = "false";
defparam \PC_OUT[16]~output .open_drain_output = "false";
defparam \PC_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \PC_OUT[17]~output (
	.i(\PC|DOUT [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[17]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[17]~output .bus_hold = "false";
defparam \PC_OUT[17]~output .open_drain_output = "false";
defparam \PC_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \PC_OUT[18]~output (
	.i(\PC|DOUT [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[18]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[18]~output .bus_hold = "false";
defparam \PC_OUT[18]~output .open_drain_output = "false";
defparam \PC_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \PC_OUT[19]~output (
	.i(\PC|DOUT [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[19]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[19]~output .bus_hold = "false";
defparam \PC_OUT[19]~output .open_drain_output = "false";
defparam \PC_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \PC_OUT[20]~output (
	.i(\PC|DOUT [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[20]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[20]~output .bus_hold = "false";
defparam \PC_OUT[20]~output .open_drain_output = "false";
defparam \PC_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \PC_OUT[21]~output (
	.i(\PC|DOUT [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[21]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[21]~output .bus_hold = "false";
defparam \PC_OUT[21]~output .open_drain_output = "false";
defparam \PC_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \PC_OUT[22]~output (
	.i(\PC|DOUT [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[22]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[22]~output .bus_hold = "false";
defparam \PC_OUT[22]~output .open_drain_output = "false";
defparam \PC_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \PC_OUT[23]~output (
	.i(\PC|DOUT [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[23]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[23]~output .bus_hold = "false";
defparam \PC_OUT[23]~output .open_drain_output = "false";
defparam \PC_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \PC_OUT[24]~output (
	.i(\PC|DOUT [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[24]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[24]~output .bus_hold = "false";
defparam \PC_OUT[24]~output .open_drain_output = "false";
defparam \PC_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \PC_OUT[25]~output (
	.i(\PC|DOUT [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[25]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[25]~output .bus_hold = "false";
defparam \PC_OUT[25]~output .open_drain_output = "false";
defparam \PC_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \PC_OUT[26]~output (
	.i(\PC|DOUT [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[26]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[26]~output .bus_hold = "false";
defparam \PC_OUT[26]~output .open_drain_output = "false";
defparam \PC_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \PC_OUT[27]~output (
	.i(\PC|DOUT [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[27]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[27]~output .bus_hold = "false";
defparam \PC_OUT[27]~output .open_drain_output = "false";
defparam \PC_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \PC_OUT[28]~output (
	.i(\PC|DOUT [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[28]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[28]~output .bus_hold = "false";
defparam \PC_OUT[28]~output .open_drain_output = "false";
defparam \PC_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \PC_OUT[29]~output (
	.i(\PC|DOUT [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[29]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[29]~output .bus_hold = "false";
defparam \PC_OUT[29]~output .open_drain_output = "false";
defparam \PC_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \PC_OUT[30]~output (
	.i(\PC|DOUT [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[30]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[30]~output .bus_hold = "false";
defparam \PC_OUT[30]~output .open_drain_output = "false";
defparam \PC_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \PC_OUT[31]~output (
	.i(\PC|DOUT [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[31]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[31]~output .bus_hold = "false";
defparam \PC_OUT[31]~output .open_drain_output = "false";
defparam \PC_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \ULA_OUT[0]~output (
	.i(\ULA|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[0]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[0]~output .bus_hold = "false";
defparam \ULA_OUT[0]~output .open_drain_output = "false";
defparam \ULA_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \ULA_OUT[1]~output (
	.i(\ULA|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[1]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[1]~output .bus_hold = "false";
defparam \ULA_OUT[1]~output .open_drain_output = "false";
defparam \ULA_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \ULA_OUT[2]~output (
	.i(\ULA|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[2]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[2]~output .bus_hold = "false";
defparam \ULA_OUT[2]~output .open_drain_output = "false";
defparam \ULA_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \ULA_OUT[3]~output (
	.i(\ULA|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[3]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[3]~output .bus_hold = "false";
defparam \ULA_OUT[3]~output .open_drain_output = "false";
defparam \ULA_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \ULA_OUT[4]~output (
	.i(\ULA|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[4]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[4]~output .bus_hold = "false";
defparam \ULA_OUT[4]~output .open_drain_output = "false";
defparam \ULA_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \ULA_OUT[5]~output (
	.i(\ULA|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[5]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[5]~output .bus_hold = "false";
defparam \ULA_OUT[5]~output .open_drain_output = "false";
defparam \ULA_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \ULA_OUT[6]~output (
	.i(\ULA|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[6]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[6]~output .bus_hold = "false";
defparam \ULA_OUT[6]~output .open_drain_output = "false";
defparam \ULA_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \ULA_OUT[7]~output (
	.i(\ULA|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[7]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[7]~output .bus_hold = "false";
defparam \ULA_OUT[7]~output .open_drain_output = "false";
defparam \ULA_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \ULA_OUT[8]~output (
	.i(\ULA|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[8]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[8]~output .bus_hold = "false";
defparam \ULA_OUT[8]~output .open_drain_output = "false";
defparam \ULA_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \ULA_OUT[9]~output (
	.i(\ULA|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[9]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[9]~output .bus_hold = "false";
defparam \ULA_OUT[9]~output .open_drain_output = "false";
defparam \ULA_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \ULA_OUT[10]~output (
	.i(\ULA|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[10]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[10]~output .bus_hold = "false";
defparam \ULA_OUT[10]~output .open_drain_output = "false";
defparam \ULA_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \ULA_OUT[11]~output (
	.i(\ULA|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[11]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[11]~output .bus_hold = "false";
defparam \ULA_OUT[11]~output .open_drain_output = "false";
defparam \ULA_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \ULA_OUT[12]~output (
	.i(\ULA|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[12]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[12]~output .bus_hold = "false";
defparam \ULA_OUT[12]~output .open_drain_output = "false";
defparam \ULA_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \ULA_OUT[13]~output (
	.i(\ULA|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[13]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[13]~output .bus_hold = "false";
defparam \ULA_OUT[13]~output .open_drain_output = "false";
defparam \ULA_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \ULA_OUT[14]~output (
	.i(\ULA|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[14]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[14]~output .bus_hold = "false";
defparam \ULA_OUT[14]~output .open_drain_output = "false";
defparam \ULA_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \ULA_OUT[15]~output (
	.i(\ULA|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[15]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[15]~output .bus_hold = "false";
defparam \ULA_OUT[15]~output .open_drain_output = "false";
defparam \ULA_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \ULA_OUT[16]~output (
	.i(\ULA|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[16]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[16]~output .bus_hold = "false";
defparam \ULA_OUT[16]~output .open_drain_output = "false";
defparam \ULA_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \ULA_OUT[17]~output (
	.i(\ULA|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[17]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[17]~output .bus_hold = "false";
defparam \ULA_OUT[17]~output .open_drain_output = "false";
defparam \ULA_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \ULA_OUT[18]~output (
	.i(\ULA|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[18]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[18]~output .bus_hold = "false";
defparam \ULA_OUT[18]~output .open_drain_output = "false";
defparam \ULA_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \ULA_OUT[19]~output (
	.i(\ULA|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[19]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[19]~output .bus_hold = "false";
defparam \ULA_OUT[19]~output .open_drain_output = "false";
defparam \ULA_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \ULA_OUT[20]~output (
	.i(\ULA|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[20]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[20]~output .bus_hold = "false";
defparam \ULA_OUT[20]~output .open_drain_output = "false";
defparam \ULA_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \ULA_OUT[21]~output (
	.i(\ULA|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[21]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[21]~output .bus_hold = "false";
defparam \ULA_OUT[21]~output .open_drain_output = "false";
defparam \ULA_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \ULA_OUT[22]~output (
	.i(\ULA|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[22]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[22]~output .bus_hold = "false";
defparam \ULA_OUT[22]~output .open_drain_output = "false";
defparam \ULA_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \ULA_OUT[23]~output (
	.i(\ULA|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[23]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[23]~output .bus_hold = "false";
defparam \ULA_OUT[23]~output .open_drain_output = "false";
defparam \ULA_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \ULA_OUT[24]~output (
	.i(\ULA|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[24]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[24]~output .bus_hold = "false";
defparam \ULA_OUT[24]~output .open_drain_output = "false";
defparam \ULA_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \ULA_OUT[25]~output (
	.i(\ULA|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[25]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[25]~output .bus_hold = "false";
defparam \ULA_OUT[25]~output .open_drain_output = "false";
defparam \ULA_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \ULA_OUT[26]~output (
	.i(\ULA|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[26]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[26]~output .bus_hold = "false";
defparam \ULA_OUT[26]~output .open_drain_output = "false";
defparam \ULA_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \ULA_OUT[27]~output (
	.i(\ULA|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[27]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[27]~output .bus_hold = "false";
defparam \ULA_OUT[27]~output .open_drain_output = "false";
defparam \ULA_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \ULA_OUT[28]~output (
	.i(\ULA|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[28]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[28]~output .bus_hold = "false";
defparam \ULA_OUT[28]~output .open_drain_output = "false";
defparam \ULA_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \ULA_OUT[29]~output (
	.i(\ULA|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[29]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[29]~output .bus_hold = "false";
defparam \ULA_OUT[29]~output .open_drain_output = "false";
defparam \ULA_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \ULA_OUT[30]~output (
	.i(\ULA|Add0~121_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[30]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[30]~output .bus_hold = "false";
defparam \ULA_OUT[30]~output .open_drain_output = "false";
defparam \ULA_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \ULA_OUT[31]~output (
	.i(\ULA|Add0~125_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[31]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[31]~output .bus_hold = "false";
defparam \ULA_OUT[31]~output .open_drain_output = "false";
defparam \ULA_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N36
cyclonev_io_obuf \RD_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_addr[0]),
	.obar());
// synopsys translate_off
defparam \RD_addr[0]~output .bus_hold = "false";
defparam \RD_addr[0]~output .open_drain_output = "false";
defparam \RD_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \RD_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_addr[1]),
	.obar());
// synopsys translate_off
defparam \RD_addr[1]~output .bus_hold = "false";
defparam \RD_addr[1]~output .open_drain_output = "false";
defparam \RD_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \RD_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_addr[2]),
	.obar());
// synopsys translate_off
defparam \RD_addr[2]~output .bus_hold = "false";
defparam \RD_addr[2]~output .open_drain_output = "false";
defparam \RD_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \RD_addr[3]~output (
	.i(\ROM|memROM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_addr[3]),
	.obar());
// synopsys translate_off
defparam \RD_addr[3]~output .bus_hold = "false";
defparam \RD_addr[3]~output .open_drain_output = "false";
defparam \RD_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \RD_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_addr[4]),
	.obar());
// synopsys translate_off
defparam \RD_addr[4]~output .bus_hold = "false";
defparam \RD_addr[4]~output .open_drain_output = "false";
defparam \RD_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \RT_addr[0]~output (
	.i(\ROM|memROM~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_addr[0]),
	.obar());
// synopsys translate_off
defparam \RT_addr[0]~output .bus_hold = "false";
defparam \RT_addr[0]~output .open_drain_output = "false";
defparam \RT_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \RT_addr[1]~output (
	.i(\ROM|memROM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_addr[1]),
	.obar());
// synopsys translate_off
defparam \RT_addr[1]~output .bus_hold = "false";
defparam \RT_addr[1]~output .open_drain_output = "false";
defparam \RT_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \RT_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_addr[2]),
	.obar());
// synopsys translate_off
defparam \RT_addr[2]~output .bus_hold = "false";
defparam \RT_addr[2]~output .open_drain_output = "false";
defparam \RT_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N76
cyclonev_io_obuf \RT_addr[3]~output (
	.i(\ROM|memROM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_addr[3]),
	.obar());
// synopsys translate_off
defparam \RT_addr[3]~output .bus_hold = "false";
defparam \RT_addr[3]~output .open_drain_output = "false";
defparam \RT_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N59
cyclonev_io_obuf \RT_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_addr[4]),
	.obar());
// synopsys translate_off
defparam \RT_addr[4]~output .bus_hold = "false";
defparam \RT_addr[4]~output .open_drain_output = "false";
defparam \RT_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \RS_addr[0]~output (
	.i(\ROM|memROM~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_addr[0]),
	.obar());
// synopsys translate_off
defparam \RS_addr[0]~output .bus_hold = "false";
defparam \RS_addr[0]~output .open_drain_output = "false";
defparam \RS_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N2
cyclonev_io_obuf \RS_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_addr[1]),
	.obar());
// synopsys translate_off
defparam \RS_addr[1]~output .bus_hold = "false";
defparam \RS_addr[1]~output .open_drain_output = "false";
defparam \RS_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N36
cyclonev_io_obuf \RS_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_addr[2]),
	.obar());
// synopsys translate_off
defparam \RS_addr[2]~output .bus_hold = "false";
defparam \RS_addr[2]~output .open_drain_output = "false";
defparam \RS_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \RS_addr[3]~output (
	.i(\ROM|memROM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_addr[3]),
	.obar());
// synopsys translate_off
defparam \RS_addr[3]~output .bus_hold = "false";
defparam \RS_addr[3]~output .open_drain_output = "false";
defparam \RS_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \RS_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_addr[4]),
	.obar());
// synopsys translate_off
defparam \RS_addr[4]~output .bus_hold = "false";
defparam \RS_addr[4]~output .open_drain_output = "false";
defparam \RS_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \RT_OUT[0]~output (
	.i(\ROM|memROM~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[0]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[0]~output .bus_hold = "false";
defparam \RT_OUT[0]~output .open_drain_output = "false";
defparam \RT_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \RT_OUT[1]~output (
	.i(\ROM|memROM~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[1]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[1]~output .bus_hold = "false";
defparam \RT_OUT[1]~output .open_drain_output = "false";
defparam \RT_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \RT_OUT[2]~output (
	.i(\REG_BLOCK|saidaB[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[2]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[2]~output .bus_hold = "false";
defparam \RT_OUT[2]~output .open_drain_output = "false";
defparam \RT_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N93
cyclonev_io_obuf \RT_OUT[3]~output (
	.i(\ROM|memROM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[3]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[3]~output .bus_hold = "false";
defparam \RT_OUT[3]~output .open_drain_output = "false";
defparam \RT_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \RT_OUT[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[4]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[4]~output .bus_hold = "false";
defparam \RT_OUT[4]~output .open_drain_output = "false";
defparam \RT_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \RT_OUT[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[5]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[5]~output .bus_hold = "false";
defparam \RT_OUT[5]~output .open_drain_output = "false";
defparam \RT_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \RT_OUT[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[6]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[6]~output .bus_hold = "false";
defparam \RT_OUT[6]~output .open_drain_output = "false";
defparam \RT_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \RT_OUT[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[7]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[7]~output .bus_hold = "false";
defparam \RT_OUT[7]~output .open_drain_output = "false";
defparam \RT_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \RT_OUT[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[8]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[8]~output .bus_hold = "false";
defparam \RT_OUT[8]~output .open_drain_output = "false";
defparam \RT_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \RT_OUT[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[9]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[9]~output .bus_hold = "false";
defparam \RT_OUT[9]~output .open_drain_output = "false";
defparam \RT_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \RT_OUT[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[10]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[10]~output .bus_hold = "false";
defparam \RT_OUT[10]~output .open_drain_output = "false";
defparam \RT_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \RT_OUT[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[11]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[11]~output .bus_hold = "false";
defparam \RT_OUT[11]~output .open_drain_output = "false";
defparam \RT_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \RT_OUT[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[12]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[12]~output .bus_hold = "false";
defparam \RT_OUT[12]~output .open_drain_output = "false";
defparam \RT_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \RT_OUT[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[13]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[13]~output .bus_hold = "false";
defparam \RT_OUT[13]~output .open_drain_output = "false";
defparam \RT_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \RT_OUT[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[14]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[14]~output .bus_hold = "false";
defparam \RT_OUT[14]~output .open_drain_output = "false";
defparam \RT_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \RT_OUT[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[15]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[15]~output .bus_hold = "false";
defparam \RT_OUT[15]~output .open_drain_output = "false";
defparam \RT_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N76
cyclonev_io_obuf \RT_OUT[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[16]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[16]~output .bus_hold = "false";
defparam \RT_OUT[16]~output .open_drain_output = "false";
defparam \RT_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \RT_OUT[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[17]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[17]~output .bus_hold = "false";
defparam \RT_OUT[17]~output .open_drain_output = "false";
defparam \RT_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \RT_OUT[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[18]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[18]~output .bus_hold = "false";
defparam \RT_OUT[18]~output .open_drain_output = "false";
defparam \RT_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \RT_OUT[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[19]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[19]~output .bus_hold = "false";
defparam \RT_OUT[19]~output .open_drain_output = "false";
defparam \RT_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N3
cyclonev_io_obuf \RT_OUT[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[20]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[20]~output .bus_hold = "false";
defparam \RT_OUT[20]~output .open_drain_output = "false";
defparam \RT_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \RT_OUT[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[21]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[21]~output .bus_hold = "false";
defparam \RT_OUT[21]~output .open_drain_output = "false";
defparam \RT_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \RT_OUT[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[22]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[22]~output .bus_hold = "false";
defparam \RT_OUT[22]~output .open_drain_output = "false";
defparam \RT_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \RT_OUT[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[23]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[23]~output .bus_hold = "false";
defparam \RT_OUT[23]~output .open_drain_output = "false";
defparam \RT_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N53
cyclonev_io_obuf \RT_OUT[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[24]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[24]~output .bus_hold = "false";
defparam \RT_OUT[24]~output .open_drain_output = "false";
defparam \RT_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N53
cyclonev_io_obuf \RT_OUT[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[25]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[25]~output .bus_hold = "false";
defparam \RT_OUT[25]~output .open_drain_output = "false";
defparam \RT_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \RT_OUT[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[26]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[26]~output .bus_hold = "false";
defparam \RT_OUT[26]~output .open_drain_output = "false";
defparam \RT_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N53
cyclonev_io_obuf \RT_OUT[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[27]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[27]~output .bus_hold = "false";
defparam \RT_OUT[27]~output .open_drain_output = "false";
defparam \RT_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \RT_OUT[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[28]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[28]~output .bus_hold = "false";
defparam \RT_OUT[28]~output .open_drain_output = "false";
defparam \RT_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N2
cyclonev_io_obuf \RT_OUT[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[29]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[29]~output .bus_hold = "false";
defparam \RT_OUT[29]~output .open_drain_output = "false";
defparam \RT_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \RT_OUT[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[30]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[30]~output .bus_hold = "false";
defparam \RT_OUT[30]~output .open_drain_output = "false";
defparam \RT_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \RT_OUT[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RT_OUT[31]),
	.obar());
// synopsys translate_off
defparam \RT_OUT[31]~output .bus_hold = "false";
defparam \RT_OUT[31]~output .open_drain_output = "false";
defparam \RT_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \RS_OUT[0]~output (
	.i(\REG_BLOCK|saidaA[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[0]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[0]~output .bus_hold = "false";
defparam \RS_OUT[0]~output .open_drain_output = "false";
defparam \RS_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \RS_OUT[1]~output (
	.i(\REG_BLOCK|saidaA[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[1]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[1]~output .bus_hold = "false";
defparam \RS_OUT[1]~output .open_drain_output = "false";
defparam \RS_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \RS_OUT[2]~output (
	.i(\REG_BLOCK|saidaA[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[2]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[2]~output .bus_hold = "false";
defparam \RS_OUT[2]~output .open_drain_output = "false";
defparam \RS_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \RS_OUT[3]~output (
	.i(\REG_BLOCK|saidaA[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[3]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[3]~output .bus_hold = "false";
defparam \RS_OUT[3]~output .open_drain_output = "false";
defparam \RS_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \RS_OUT[4]~output (
	.i(\REG_BLOCK|saidaA[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[4]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[4]~output .bus_hold = "false";
defparam \RS_OUT[4]~output .open_drain_output = "false";
defparam \RS_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \RS_OUT[5]~output (
	.i(\REG_BLOCK|saidaA[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[5]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[5]~output .bus_hold = "false";
defparam \RS_OUT[5]~output .open_drain_output = "false";
defparam \RS_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \RS_OUT[6]~output (
	.i(\REG_BLOCK|saidaA[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[6]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[6]~output .bus_hold = "false";
defparam \RS_OUT[6]~output .open_drain_output = "false";
defparam \RS_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \RS_OUT[7]~output (
	.i(\REG_BLOCK|saidaA[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[7]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[7]~output .bus_hold = "false";
defparam \RS_OUT[7]~output .open_drain_output = "false";
defparam \RS_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \RS_OUT[8]~output (
	.i(\REG_BLOCK|saidaA[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[8]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[8]~output .bus_hold = "false";
defparam \RS_OUT[8]~output .open_drain_output = "false";
defparam \RS_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \RS_OUT[9]~output (
	.i(\REG_BLOCK|saidaA[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[9]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[9]~output .bus_hold = "false";
defparam \RS_OUT[9]~output .open_drain_output = "false";
defparam \RS_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \RS_OUT[10]~output (
	.i(\REG_BLOCK|saidaA[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[10]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[10]~output .bus_hold = "false";
defparam \RS_OUT[10]~output .open_drain_output = "false";
defparam \RS_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \RS_OUT[11]~output (
	.i(\REG_BLOCK|saidaA[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[11]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[11]~output .bus_hold = "false";
defparam \RS_OUT[11]~output .open_drain_output = "false";
defparam \RS_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \RS_OUT[12]~output (
	.i(\REG_BLOCK|saidaA[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[12]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[12]~output .bus_hold = "false";
defparam \RS_OUT[12]~output .open_drain_output = "false";
defparam \RS_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \RS_OUT[13]~output (
	.i(\REG_BLOCK|saidaA[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[13]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[13]~output .bus_hold = "false";
defparam \RS_OUT[13]~output .open_drain_output = "false";
defparam \RS_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \RS_OUT[14]~output (
	.i(\REG_BLOCK|saidaA[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[14]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[14]~output .bus_hold = "false";
defparam \RS_OUT[14]~output .open_drain_output = "false";
defparam \RS_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \RS_OUT[15]~output (
	.i(\REG_BLOCK|saidaA[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[15]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[15]~output .bus_hold = "false";
defparam \RS_OUT[15]~output .open_drain_output = "false";
defparam \RS_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \RS_OUT[16]~output (
	.i(\REG_BLOCK|saidaA[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[16]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[16]~output .bus_hold = "false";
defparam \RS_OUT[16]~output .open_drain_output = "false";
defparam \RS_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \RS_OUT[17]~output (
	.i(\REG_BLOCK|saidaA[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[17]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[17]~output .bus_hold = "false";
defparam \RS_OUT[17]~output .open_drain_output = "false";
defparam \RS_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \RS_OUT[18]~output (
	.i(\REG_BLOCK|saidaA[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[18]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[18]~output .bus_hold = "false";
defparam \RS_OUT[18]~output .open_drain_output = "false";
defparam \RS_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \RS_OUT[19]~output (
	.i(\REG_BLOCK|saidaA[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[19]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[19]~output .bus_hold = "false";
defparam \RS_OUT[19]~output .open_drain_output = "false";
defparam \RS_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \RS_OUT[20]~output (
	.i(\REG_BLOCK|saidaA[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[20]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[20]~output .bus_hold = "false";
defparam \RS_OUT[20]~output .open_drain_output = "false";
defparam \RS_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \RS_OUT[21]~output (
	.i(\REG_BLOCK|saidaA[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[21]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[21]~output .bus_hold = "false";
defparam \RS_OUT[21]~output .open_drain_output = "false";
defparam \RS_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \RS_OUT[22]~output (
	.i(\REG_BLOCK|saidaA[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[22]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[22]~output .bus_hold = "false";
defparam \RS_OUT[22]~output .open_drain_output = "false";
defparam \RS_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \RS_OUT[23]~output (
	.i(\REG_BLOCK|saidaA[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[23]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[23]~output .bus_hold = "false";
defparam \RS_OUT[23]~output .open_drain_output = "false";
defparam \RS_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \RS_OUT[24]~output (
	.i(\REG_BLOCK|saidaA[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[24]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[24]~output .bus_hold = "false";
defparam \RS_OUT[24]~output .open_drain_output = "false";
defparam \RS_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \RS_OUT[25]~output (
	.i(\REG_BLOCK|saidaA[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[25]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[25]~output .bus_hold = "false";
defparam \RS_OUT[25]~output .open_drain_output = "false";
defparam \RS_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \RS_OUT[26]~output (
	.i(\REG_BLOCK|saidaA[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[26]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[26]~output .bus_hold = "false";
defparam \RS_OUT[26]~output .open_drain_output = "false";
defparam \RS_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \RS_OUT[27]~output (
	.i(\REG_BLOCK|saidaA[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[27]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[27]~output .bus_hold = "false";
defparam \RS_OUT[27]~output .open_drain_output = "false";
defparam \RS_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \RS_OUT[28]~output (
	.i(\REG_BLOCK|saidaA[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[28]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[28]~output .bus_hold = "false";
defparam \RS_OUT[28]~output .open_drain_output = "false";
defparam \RS_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \RS_OUT[29]~output (
	.i(\REG_BLOCK|saidaA[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[29]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[29]~output .bus_hold = "false";
defparam \RS_OUT[29]~output .open_drain_output = "false";
defparam \RS_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \RS_OUT[30]~output (
	.i(\REG_BLOCK|saidaA[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[30]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[30]~output .bus_hold = "false";
defparam \RS_OUT[30]~output .open_drain_output = "false";
defparam \RS_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \RS_OUT[31]~output (
	.i(\REG_BLOCK|saidaA[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS_OUT[31]),
	.obar());
// synopsys translate_off
defparam \RS_OUT[31]~output .bus_hold = "false";
defparam \RS_OUT[31]~output .open_drain_output = "false";
defparam \RS_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \PC|DOUT[2]~0 (
// Equation(s):
// \PC|DOUT[2]~0_combout  = !\PC|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[2]~0 .extended_lut = "off";
defparam \PC|DOUT[2]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \PC|DOUT[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC|DOUT[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2] .is_wysiwyg = "true";
defparam \PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \incrementaPC|Add0~17 (
// Equation(s):
// \incrementaPC|Add0~17_sumout  = SUM(( \PC|DOUT[3]~DUPLICATE_q  ) + ( \PC|DOUT [2] ) + ( !VCC ))
// \incrementaPC|Add0~18  = CARRY(( \PC|DOUT[3]~DUPLICATE_q  ) + ( \PC|DOUT [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~17_sumout ),
	.cout(\incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~17 .extended_lut = "off";
defparam \incrementaPC|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \incrementaPC|Add0~13 (
// Equation(s):
// \incrementaPC|Add0~13_sumout  = SUM(( \PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~18  ))
// \incrementaPC|Add0~14  = CARRY(( \PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~18  ))

	.dataa(!\PC|DOUT[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~13_sumout ),
	.cout(\incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~13 .extended_lut = "off";
defparam \incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N35
dffeas \PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \incrementaPC|Add0~9 (
// Equation(s):
// \incrementaPC|Add0~9_sumout  = SUM(( \PC|DOUT [5] ) + ( GND ) + ( \incrementaPC|Add0~14  ))
// \incrementaPC|Add0~10  = CARRY(( \PC|DOUT [5] ) + ( GND ) + ( \incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~9_sumout ),
	.cout(\incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~9 .extended_lut = "off";
defparam \incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N38
dffeas \PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5] .is_wysiwyg = "true";
defparam \PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \incrementaPC|Add0~5 (
// Equation(s):
// \incrementaPC|Add0~5_sumout  = SUM(( \PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~10  ))
// \incrementaPC|Add0~6  = CARRY(( \PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~5_sumout ),
	.cout(\incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~5 .extended_lut = "off";
defparam \incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N41
dffeas \PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \incrementaPC|Add0~1 (
// Equation(s):
// \incrementaPC|Add0~1_sumout  = SUM(( \PC|DOUT [7] ) + ( GND ) + ( \incrementaPC|Add0~6  ))
// \incrementaPC|Add0~2  = CARRY(( \PC|DOUT [7] ) + ( GND ) + ( \incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(!\PC|DOUT [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~1_sumout ),
	.cout(\incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~1 .extended_lut = "off";
defparam \incrementaPC|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7] .is_wysiwyg = "true";
defparam \PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N32
dffeas \PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3] .is_wysiwyg = "true";
defparam \PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N40
dffeas \PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6] .is_wysiwyg = "true";
defparam \PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \ROM|memROM~0 (
// Equation(s):
// \ROM|memROM~0_combout  = ( !\PC|DOUT [6] & ( \PC|DOUT [2] & ( (!\PC|DOUT [5] & (!\PC|DOUT [7] & (!\PC|DOUT[4]~DUPLICATE_q  & !\PC|DOUT [3]))) ) ) )

	.dataa(!\PC|DOUT [5]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\PC|DOUT [3]),
	.datae(!\PC|DOUT [6]),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~0 .extended_lut = "off";
defparam \ROM|memROM~0 .lut_mask = 64'h0000000080000000;
defparam \ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N43
dffeas \PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \ROM|memROM~1 (
// Equation(s):
// \ROM|memROM~1_combout  = ( !\PC|DOUT[6]~DUPLICATE_q  & ( (!\PC|DOUT [5] & (!\PC|DOUT [3] & (!\PC|DOUT[4]~DUPLICATE_q  & !\PC|DOUT[7]~DUPLICATE_q ))) ) )

	.dataa(!\PC|DOUT [5]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~1 .extended_lut = "off";
defparam \ROM|memROM~1 .lut_mask = 64'h8000800000000000;
defparam \ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N47
dffeas \PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \incrementaPC|Add0~21 (
// Equation(s):
// \incrementaPC|Add0~21_sumout  = SUM(( \PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~2  ))
// \incrementaPC|Add0~22  = CARRY(( \PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~21_sumout ),
	.cout(\incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~21 .extended_lut = "off";
defparam \incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N46
dffeas \PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8] .is_wysiwyg = "true";
defparam \PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \incrementaPC|Add0~25 (
// Equation(s):
// \incrementaPC|Add0~25_sumout  = SUM(( \PC|DOUT [9] ) + ( GND ) + ( \incrementaPC|Add0~22  ))
// \incrementaPC|Add0~26  = CARRY(( \PC|DOUT [9] ) + ( GND ) + ( \incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~25_sumout ),
	.cout(\incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~25 .extended_lut = "off";
defparam \incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \PC|DOUT[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[9] .is_wysiwyg = "true";
defparam \PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \incrementaPC|Add0~29 (
// Equation(s):
// \incrementaPC|Add0~29_sumout  = SUM(( \PC|DOUT [10] ) + ( GND ) + ( \incrementaPC|Add0~26  ))
// \incrementaPC|Add0~30  = CARRY(( \PC|DOUT [10] ) + ( GND ) + ( \incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~29_sumout ),
	.cout(\incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~29 .extended_lut = "off";
defparam \incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N52
dffeas \PC|DOUT[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[10] .is_wysiwyg = "true";
defparam \PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \incrementaPC|Add0~33 (
// Equation(s):
// \incrementaPC|Add0~33_sumout  = SUM(( \PC|DOUT [11] ) + ( GND ) + ( \incrementaPC|Add0~30  ))
// \incrementaPC|Add0~34  = CARRY(( \PC|DOUT [11] ) + ( GND ) + ( \incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~33_sumout ),
	.cout(\incrementaPC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~33 .extended_lut = "off";
defparam \incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N56
dffeas \PC|DOUT[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[11] .is_wysiwyg = "true";
defparam \PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \PC|DOUT[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \incrementaPC|Add0~37 (
// Equation(s):
// \incrementaPC|Add0~37_sumout  = SUM(( \PC|DOUT[12]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~34  ))
// \incrementaPC|Add0~38  = CARRY(( \PC|DOUT[12]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~37_sumout ),
	.cout(\incrementaPC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~37 .extended_lut = "off";
defparam \incrementaPC|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N58
dffeas \PC|DOUT[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[12] .is_wysiwyg = "true";
defparam \PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N2
dffeas \PC|DOUT[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \incrementaPC|Add0~41 (
// Equation(s):
// \incrementaPC|Add0~41_sumout  = SUM(( \PC|DOUT[13]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~38  ))
// \incrementaPC|Add0~42  = CARRY(( \PC|DOUT[13]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~41_sumout ),
	.cout(\incrementaPC|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~41 .extended_lut = "off";
defparam \incrementaPC|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N1
dffeas \PC|DOUT[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[13] .is_wysiwyg = "true";
defparam \PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \incrementaPC|Add0~45 (
// Equation(s):
// \incrementaPC|Add0~45_sumout  = SUM(( \PC|DOUT [14] ) + ( GND ) + ( \incrementaPC|Add0~42  ))
// \incrementaPC|Add0~46  = CARRY(( \PC|DOUT [14] ) + ( GND ) + ( \incrementaPC|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~45_sumout ),
	.cout(\incrementaPC|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~45 .extended_lut = "off";
defparam \incrementaPC|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \PC|DOUT[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[14] .is_wysiwyg = "true";
defparam \PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \incrementaPC|Add0~49 (
// Equation(s):
// \incrementaPC|Add0~49_sumout  = SUM(( \PC|DOUT [15] ) + ( GND ) + ( \incrementaPC|Add0~46  ))
// \incrementaPC|Add0~50  = CARRY(( \PC|DOUT [15] ) + ( GND ) + ( \incrementaPC|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~49_sumout ),
	.cout(\incrementaPC|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~49 .extended_lut = "off";
defparam \incrementaPC|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N7
dffeas \PC|DOUT[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[15] .is_wysiwyg = "true";
defparam \PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N11
dffeas \PC|DOUT[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[16]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \incrementaPC|Add0~53 (
// Equation(s):
// \incrementaPC|Add0~53_sumout  = SUM(( \PC|DOUT[16]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~50  ))
// \incrementaPC|Add0~54  = CARRY(( \PC|DOUT[16]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~53_sumout ),
	.cout(\incrementaPC|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~53 .extended_lut = "off";
defparam \incrementaPC|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N10
dffeas \PC|DOUT[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[16] .is_wysiwyg = "true";
defparam \PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \incrementaPC|Add0~57 (
// Equation(s):
// \incrementaPC|Add0~57_sumout  = SUM(( \PC|DOUT [17] ) + ( GND ) + ( \incrementaPC|Add0~54  ))
// \incrementaPC|Add0~58  = CARRY(( \PC|DOUT [17] ) + ( GND ) + ( \incrementaPC|Add0~54  ))

	.dataa(gnd),
	.datab(!\PC|DOUT [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~57_sumout ),
	.cout(\incrementaPC|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~57 .extended_lut = "off";
defparam \incrementaPC|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \incrementaPC|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \PC|DOUT[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[17] .is_wysiwyg = "true";
defparam \PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \PC|DOUT[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[18]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \incrementaPC|Add0~61 (
// Equation(s):
// \incrementaPC|Add0~61_sumout  = SUM(( \PC|DOUT[18]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~58  ))
// \incrementaPC|Add0~62  = CARRY(( \PC|DOUT[18]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~61_sumout ),
	.cout(\incrementaPC|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~61 .extended_lut = "off";
defparam \incrementaPC|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N16
dffeas \PC|DOUT[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[18] .is_wysiwyg = "true";
defparam \PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \incrementaPC|Add0~65 (
// Equation(s):
// \incrementaPC|Add0~65_sumout  = SUM(( \PC|DOUT [19] ) + ( GND ) + ( \incrementaPC|Add0~62  ))
// \incrementaPC|Add0~66  = CARRY(( \PC|DOUT [19] ) + ( GND ) + ( \incrementaPC|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~65_sumout ),
	.cout(\incrementaPC|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~65 .extended_lut = "off";
defparam \incrementaPC|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N20
dffeas \PC|DOUT[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[19] .is_wysiwyg = "true";
defparam \PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \incrementaPC|Add0~69 (
// Equation(s):
// \incrementaPC|Add0~69_sumout  = SUM(( \PC|DOUT [20] ) + ( GND ) + ( \incrementaPC|Add0~66  ))
// \incrementaPC|Add0~70  = CARRY(( \PC|DOUT [20] ) + ( GND ) + ( \incrementaPC|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~69_sumout ),
	.cout(\incrementaPC|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~69 .extended_lut = "off";
defparam \incrementaPC|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \PC|DOUT[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[20] .is_wysiwyg = "true";
defparam \PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \PC|DOUT[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[21]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \incrementaPC|Add0~73 (
// Equation(s):
// \incrementaPC|Add0~73_sumout  = SUM(( \PC|DOUT[21]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~70  ))
// \incrementaPC|Add0~74  = CARRY(( \PC|DOUT[21]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~73_sumout ),
	.cout(\incrementaPC|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~73 .extended_lut = "off";
defparam \incrementaPC|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N25
dffeas \PC|DOUT[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[21] .is_wysiwyg = "true";
defparam \PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \PC|DOUT[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[22]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \incrementaPC|Add0~77 (
// Equation(s):
// \incrementaPC|Add0~77_sumout  = SUM(( \PC|DOUT[22]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~74  ))
// \incrementaPC|Add0~78  = CARRY(( \PC|DOUT[22]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~77_sumout ),
	.cout(\incrementaPC|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~77 .extended_lut = "off";
defparam \incrementaPC|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N28
dffeas \PC|DOUT[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[22] .is_wysiwyg = "true";
defparam \PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \incrementaPC|Add0~81 (
// Equation(s):
// \incrementaPC|Add0~81_sumout  = SUM(( \PC|DOUT [23] ) + ( GND ) + ( \incrementaPC|Add0~78  ))
// \incrementaPC|Add0~82  = CARRY(( \PC|DOUT [23] ) + ( GND ) + ( \incrementaPC|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~81_sumout ),
	.cout(\incrementaPC|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~81 .extended_lut = "off";
defparam \incrementaPC|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \PC|DOUT[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[23] .is_wysiwyg = "true";
defparam \PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \incrementaPC|Add0~85 (
// Equation(s):
// \incrementaPC|Add0~85_sumout  = SUM(( \PC|DOUT [24] ) + ( GND ) + ( \incrementaPC|Add0~82  ))
// \incrementaPC|Add0~86  = CARRY(( \PC|DOUT [24] ) + ( GND ) + ( \incrementaPC|Add0~82  ))

	.dataa(!\PC|DOUT [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~85_sumout ),
	.cout(\incrementaPC|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~85 .extended_lut = "off";
defparam \incrementaPC|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \incrementaPC|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \PC|DOUT[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[24] .is_wysiwyg = "true";
defparam \PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \PC|DOUT[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[25]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \incrementaPC|Add0~89 (
// Equation(s):
// \incrementaPC|Add0~89_sumout  = SUM(( \PC|DOUT[25]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~86  ))
// \incrementaPC|Add0~90  = CARRY(( \PC|DOUT[25]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~89_sumout ),
	.cout(\incrementaPC|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~89 .extended_lut = "off";
defparam \incrementaPC|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N37
dffeas \PC|DOUT[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[25] .is_wysiwyg = "true";
defparam \PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \PC|DOUT[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[26]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \incrementaPC|Add0~93 (
// Equation(s):
// \incrementaPC|Add0~93_sumout  = SUM(( \PC|DOUT[26]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~90  ))
// \incrementaPC|Add0~94  = CARRY(( \PC|DOUT[26]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~93_sumout ),
	.cout(\incrementaPC|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~93 .extended_lut = "off";
defparam \incrementaPC|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N40
dffeas \PC|DOUT[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[26] .is_wysiwyg = "true";
defparam \PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \incrementaPC|Add0~97 (
// Equation(s):
// \incrementaPC|Add0~97_sumout  = SUM(( \PC|DOUT [27] ) + ( GND ) + ( \incrementaPC|Add0~94  ))
// \incrementaPC|Add0~98  = CARRY(( \PC|DOUT [27] ) + ( GND ) + ( \incrementaPC|Add0~94  ))

	.dataa(gnd),
	.datab(!\PC|DOUT [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~97_sumout ),
	.cout(\incrementaPC|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~97 .extended_lut = "off";
defparam \incrementaPC|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \incrementaPC|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \PC|DOUT[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[27] .is_wysiwyg = "true";
defparam \PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N47
dffeas \PC|DOUT[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[28]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \incrementaPC|Add0~101 (
// Equation(s):
// \incrementaPC|Add0~101_sumout  = SUM(( \PC|DOUT[28]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~98  ))
// \incrementaPC|Add0~102  = CARRY(( \PC|DOUT[28]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~101_sumout ),
	.cout(\incrementaPC|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~101 .extended_lut = "off";
defparam \incrementaPC|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N46
dffeas \PC|DOUT[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[28] .is_wysiwyg = "true";
defparam \PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \incrementaPC|Add0~105 (
// Equation(s):
// \incrementaPC|Add0~105_sumout  = SUM(( \PC|DOUT [29] ) + ( GND ) + ( \incrementaPC|Add0~102  ))
// \incrementaPC|Add0~106  = CARRY(( \PC|DOUT [29] ) + ( GND ) + ( \incrementaPC|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~105_sumout ),
	.cout(\incrementaPC|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~105 .extended_lut = "off";
defparam \incrementaPC|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N50
dffeas \PC|DOUT[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[29] .is_wysiwyg = "true";
defparam \PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \incrementaPC|Add0~109 (
// Equation(s):
// \incrementaPC|Add0~109_sumout  = SUM(( \PC|DOUT [30] ) + ( GND ) + ( \incrementaPC|Add0~106  ))
// \incrementaPC|Add0~110  = CARRY(( \PC|DOUT [30] ) + ( GND ) + ( \incrementaPC|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~109_sumout ),
	.cout(\incrementaPC|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~109 .extended_lut = "off";
defparam \incrementaPC|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N52
dffeas \PC|DOUT[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[30] .is_wysiwyg = "true";
defparam \PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \incrementaPC|Add0~113 (
// Equation(s):
// \incrementaPC|Add0~113_sumout  = SUM(( \PC|DOUT [31] ) + ( GND ) + ( \incrementaPC|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~113 .extended_lut = "off";
defparam \incrementaPC|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N56
dffeas \PC|DOUT[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[31] .is_wysiwyg = "true";
defparam \PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \ULA_OP~input (
	.i(ULA_OP),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ULA_OP~input_o ));
// synopsys translate_off
defparam \ULA_OP~input .bus_hold = "false";
defparam \ULA_OP~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \WR_RD~input (
	.i(WR_RD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WR_RD~input_o ));
// synopsys translate_off
defparam \WR_RD~input .bus_hold = "false";
defparam \WR_RD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = ( \ROM|memROM~1_combout  & ( \WR_RD~input_o  ) )

	.dataa(gnd),
	.datab(!\WR_RD~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'h0000000033333333;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N53
dffeas \REG_BLOCK|registrador~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~294 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \REG_BLOCK|saidaA[0]~0 (
// Equation(s):
// \REG_BLOCK|saidaA[0]~0_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~294_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~294_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[0]~0 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4] .is_wysiwyg = "true";
defparam \PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \REG_BLOCK|registrador~1094 (
// Equation(s):
// \REG_BLOCK|registrador~1094_combout  = ( \PC|DOUT [4] & ( \PC|DOUT [6] & ( \WR_RD~input_o  ) ) ) # ( !\PC|DOUT [4] & ( \PC|DOUT [6] & ( \WR_RD~input_o  ) ) ) # ( \PC|DOUT [4] & ( !\PC|DOUT [6] & ( \WR_RD~input_o  ) ) ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [6] 
// & ( (\WR_RD~input_o  & (((\PC|DOUT[7]~DUPLICATE_q ) # (\PC|DOUT [5])) # (\PC|DOUT[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\WR_RD~input_o ),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1094 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1094 .lut_mask = 64'h1333333333333333;
defparam \REG_BLOCK|registrador~1094 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \REG_BLOCK|registrador~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~38 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \REG_BLOCK|registrador~1062 (
// Equation(s):
// \REG_BLOCK|registrador~1062_combout  = ( \ROM|memROM~1_combout  & ( !\PC|DOUT [2] ) ) # ( !\ROM|memROM~1_combout  & ( \REG_BLOCK|registrador~38_q  ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [2]),
	.datac(!\REG_BLOCK|registrador~38_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1062 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1062 .lut_mask = 64'h0F0F0F0FCCCCCCCC;
defparam \REG_BLOCK|registrador~1062 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \ULA|Add0~130 (
// Equation(s):
// \ULA|Add0~130_cout  = CARRY(( !\ULA_OP~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA_OP~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ULA|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~130 .extended_lut = "off";
defparam \ULA|Add0~130 .lut_mask = 64'h000000000000F0F0;
defparam \ULA|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_sumout  = SUM(( \REG_BLOCK|saidaA[0]~0_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1062_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~130_cout  ))
// \ULA|Add0~2  = CARRY(( \REG_BLOCK|saidaA[0]~0_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1062_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~130_cout  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[0]~0_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1062_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~1_sumout ),
	.cout(\ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~1 .extended_lut = "off";
defparam \ULA|Add0~1 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \REG_BLOCK|registrador~1095 (
// Equation(s):
// \REG_BLOCK|registrador~1095_combout  = !\ULA|Add0~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ULA|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1095 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1095 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \REG_BLOCK|registrador~1095 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \REG_BLOCK|registrador~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1095_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~39 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \REG_BLOCK|registrador~1063 (
// Equation(s):
// \REG_BLOCK|registrador~1063_combout  = ( \ROM|memROM~1_combout  & ( !\PC|DOUT [2] ) ) # ( !\ROM|memROM~1_combout  & ( !\REG_BLOCK|registrador~39_q  ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [2]),
	.datac(!\REG_BLOCK|registrador~39_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1063 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1063 .lut_mask = 64'hF0F0F0F0CCCCCCCC;
defparam \REG_BLOCK|registrador~1063 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \REG_BLOCK|registrador~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~295 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \REG_BLOCK|saidaA[1]~1 (
// Equation(s):
// \REG_BLOCK|saidaA[1]~1_combout  = ( \ROM|memROM~1_combout  & ( (!\PC|DOUT [2]) # (\REG_BLOCK|registrador~295_q ) ) )

	.dataa(!\REG_BLOCK|registrador~295_q ),
	.datab(gnd),
	.datac(!\PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[1]~1 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[1]~1 .lut_mask = 64'h00000000F5F5F5F5;
defparam \REG_BLOCK|saidaA[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1063_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[1]~1_combout  ) + ( \ULA|Add0~2  ))
// \ULA|Add0~6  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1063_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[1]~1_combout  ) + ( \ULA|Add0~2  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1063_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[1]~1_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~5_sumout ),
	.cout(\ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~5 .extended_lut = "off";
defparam \ULA|Add0~5 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N11
dffeas \REG_BLOCK|registrador~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~296 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \REG_BLOCK|saidaA[2]~2 (
// Equation(s):
// \REG_BLOCK|saidaA[2]~2_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~296_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~296_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[2]~2 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \REG_BLOCK|registrador~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~40 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \REG_BLOCK|registrador~1064 (
// Equation(s):
// \REG_BLOCK|registrador~1064_combout  = ( \ROM|memROM~1_combout  & ( \PC|DOUT [2] ) ) # ( !\ROM|memROM~1_combout  & ( \REG_BLOCK|registrador~40_q  ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [2]),
	.datac(!\REG_BLOCK|registrador~40_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1064 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1064 .lut_mask = 64'h0F0F0F0F33333333;
defparam \REG_BLOCK|registrador~1064 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_sumout  = SUM(( \REG_BLOCK|saidaA[2]~2_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1064_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~6  ))
// \ULA|Add0~10  = CARRY(( \REG_BLOCK|saidaA[2]~2_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1064_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~6  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[2]~2_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1064_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~9_sumout ),
	.cout(\ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~9 .extended_lut = "off";
defparam \ULA|Add0~9 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \REG_BLOCK|registrador~1096 (
// Equation(s):
// \REG_BLOCK|registrador~1096_combout  = !\ULA|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ULA|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1096 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1096 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \REG_BLOCK|registrador~1096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \REG_BLOCK|registrador~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1096_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~41 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \REG_BLOCK|registrador~1065 (
// Equation(s):
// \REG_BLOCK|registrador~1065_combout  = ( \PC|DOUT [5] & ( \PC|DOUT[4]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~41_q  ) ) ) # ( !\PC|DOUT [5] & ( \PC|DOUT[4]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~41_q  ) ) ) # ( \PC|DOUT [5] & ( !\PC|DOUT[4]~DUPLICATE_q 
//  & ( !\REG_BLOCK|registrador~41_q  ) ) ) # ( !\PC|DOUT [5] & ( !\PC|DOUT[4]~DUPLICATE_q  & ( (!\REG_BLOCK|registrador~41_q ) # ((!\PC|DOUT[3]~DUPLICATE_q  & (!\PC|DOUT [7] & !\PC|DOUT[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\REG_BLOCK|registrador~41_q ),
	.datab(!\PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\PC|DOUT [7]),
	.datad(!\PC|DOUT[6]~DUPLICATE_q ),
	.datae(!\PC|DOUT [5]),
	.dataf(!\PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1065 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1065 .lut_mask = 64'hEAAAAAAAAAAAAAAA;
defparam \REG_BLOCK|registrador~1065 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \REG_BLOCK|registrador~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~297 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \REG_BLOCK|saidaA[3]~3 (
// Equation(s):
// \REG_BLOCK|saidaA[3]~3_combout  = ( \ROM|memROM~1_combout  & ( (!\PC|DOUT [2]) # (\REG_BLOCK|registrador~297_q ) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [2]),
	.datac(!\REG_BLOCK|registrador~297_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[3]~3 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[3]~3 .lut_mask = 64'h00000000CFCFCFCF;
defparam \REG_BLOCK|saidaA[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1065_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \REG_BLOCK|saidaA[3]~3_combout  ) + ( \ULA|Add0~10  ))
// \ULA|Add0~14  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1065_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \REG_BLOCK|saidaA[3]~3_combout  ) + ( \ULA|Add0~10  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|registrador~1065_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[3]~3_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~13_sumout ),
	.cout(\ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~13 .extended_lut = "off";
defparam \ULA|Add0~13 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \REG_BLOCK|registrador~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~298 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \REG_BLOCK|saidaA[4]~4 (
// Equation(s):
// \REG_BLOCK|saidaA[4]~4_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~298_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~298_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[4]~4 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \REG_BLOCK|registrador~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~42 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \REG_BLOCK|registrador~1066 (
// Equation(s):
// \REG_BLOCK|registrador~1066_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( \REG_BLOCK|registrador~42_q  ) ) # ( !\PC|DOUT[3]~DUPLICATE_q  & ( \REG_BLOCK|registrador~42_q  & ( (((\PC|DOUT [7]) # (\PC|DOUT[4]~DUPLICATE_q )) # (\PC|DOUT [5])) # 
// (\PC|DOUT[6]~DUPLICATE_q ) ) ) )

	.dataa(!\PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\PC|DOUT [5]),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\PC|DOUT [7]),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\REG_BLOCK|registrador~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1066 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1066 .lut_mask = 64'h000000007FFFFFFF;
defparam \REG_BLOCK|registrador~1066 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_sumout  = SUM(( \REG_BLOCK|saidaA[4]~4_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1066_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~14  ))
// \ULA|Add0~18  = CARRY(( \REG_BLOCK|saidaA[4]~4_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1066_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~14  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[4]~4_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1066_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~17_sumout ),
	.cout(\ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~17 .extended_lut = "off";
defparam \ULA|Add0~17 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N5
dffeas \REG_BLOCK|registrador~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~299 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \REG_BLOCK|saidaA[5]~5 (
// Equation(s):
// \REG_BLOCK|saidaA[5]~5_combout  = ( \REG_BLOCK|registrador~299_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~299_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[5]~5 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[5]~5 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \REG_BLOCK|registrador~1097 (
// Equation(s):
// \REG_BLOCK|registrador~1097_combout  = ( !\ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1097 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1097 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1097 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N26
dffeas \REG_BLOCK|registrador~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1097_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~43 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \REG_BLOCK|registrador~1067 (
// Equation(s):
// \REG_BLOCK|registrador~1067_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~43_q  ) ) # ( !\PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~43_q  & ( (((\PC|DOUT[7]~DUPLICATE_q ) # (\PC|DOUT[4]~DUPLICATE_q )) # (\PC|DOUT [6])) # 
// (\PC|DOUT [5]) ) ) )

	.dataa(!\PC|DOUT [5]),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\REG_BLOCK|registrador~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1067 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1067 .lut_mask = 64'h7FFFFFFF00000000;
defparam \REG_BLOCK|registrador~1067 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \ULA|Add0~21 (
// Equation(s):
// \ULA|Add0~21_sumout  = SUM(( \REG_BLOCK|saidaA[5]~5_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1067_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~18  ))
// \ULA|Add0~22  = CARRY(( \REG_BLOCK|saidaA[5]~5_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1067_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~18  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[5]~5_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1067_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~21_sumout ),
	.cout(\ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~21 .extended_lut = "off";
defparam \ULA|Add0~21 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N17
dffeas \REG_BLOCK|registrador~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~300 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \REG_BLOCK|saidaA[6]~6 (
// Equation(s):
// \REG_BLOCK|saidaA[6]~6_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~300_q  ) )

	.dataa(gnd),
	.datab(!\REG_BLOCK|registrador~300_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[6]~6 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[6]~6 .lut_mask = 64'h0000000033333333;
defparam \REG_BLOCK|saidaA[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \REG_BLOCK|registrador~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~44 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \REG_BLOCK|registrador~1068 (
// Equation(s):
// \REG_BLOCK|registrador~1068_combout  = ( \REG_BLOCK|registrador~44_q  & ( \PC|DOUT[3]~DUPLICATE_q  ) ) # ( \REG_BLOCK|registrador~44_q  & ( !\PC|DOUT[3]~DUPLICATE_q  & ( (((\PC|DOUT[4]~DUPLICATE_q ) # (\PC|DOUT [7])) # (\PC|DOUT [5])) # 
// (\PC|DOUT[6]~DUPLICATE_q ) ) ) )

	.dataa(!\PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\PC|DOUT [5]),
	.datac(!\PC|DOUT [7]),
	.datad(!\PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\REG_BLOCK|registrador~44_q ),
	.dataf(!\PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1068 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1068 .lut_mask = 64'h00007FFF0000FFFF;
defparam \REG_BLOCK|registrador~1068 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \ULA|Add0~25 (
// Equation(s):
// \ULA|Add0~25_sumout  = SUM(( \REG_BLOCK|saidaA[6]~6_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1068_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~22  ))
// \ULA|Add0~26  = CARRY(( \REG_BLOCK|saidaA[6]~6_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1068_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~22  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[6]~6_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1068_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~25_sumout ),
	.cout(\ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~25 .extended_lut = "off";
defparam \ULA|Add0~25 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \REG_BLOCK|registrador~301feeder (
// Equation(s):
// \REG_BLOCK|registrador~301feeder_combout  = ( \ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~301feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~301feeder .extended_lut = "off";
defparam \REG_BLOCK|registrador~301feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_BLOCK|registrador~301feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N56
dffeas \REG_BLOCK|registrador~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~301 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \REG_BLOCK|saidaA[7]~7 (
// Equation(s):
// \REG_BLOCK|saidaA[7]~7_combout  = ( \REG_BLOCK|registrador~301_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~301_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[7]~7 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[7]~7 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \REG_BLOCK|registrador~1098 (
// Equation(s):
// \REG_BLOCK|registrador~1098_combout  = ( !\ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1098 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1098 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1098 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \REG_BLOCK|registrador~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1098_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~45 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \REG_BLOCK|registrador~1069 (
// Equation(s):
// \REG_BLOCK|registrador~1069_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~45_q  ) ) # ( !\PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~45_q  & ( (((\PC|DOUT [5]) # (\PC|DOUT[6]~DUPLICATE_q )) # (\PC|DOUT [7])) # 
// (\PC|DOUT[4]~DUPLICATE_q ) ) ) )

	.dataa(!\PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\PC|DOUT [5]),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\REG_BLOCK|registrador~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1069 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1069 .lut_mask = 64'h7FFFFFFF00000000;
defparam \REG_BLOCK|registrador~1069 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \ULA|Add0~29 (
// Equation(s):
// \ULA|Add0~29_sumout  = SUM(( \REG_BLOCK|saidaA[7]~7_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1069_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~26  ))
// \ULA|Add0~30  = CARRY(( \REG_BLOCK|saidaA[7]~7_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1069_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~26  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[7]~7_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1069_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~29_sumout ),
	.cout(\ULA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~29 .extended_lut = "off";
defparam \ULA|Add0~29 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \REG_BLOCK|registrador~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~302 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \REG_BLOCK|saidaA[8]~8 (
// Equation(s):
// \REG_BLOCK|saidaA[8]~8_combout  = ( \REG_BLOCK|registrador~302_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~302_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[8]~8 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[8]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \REG_BLOCK|saidaA[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N35
dffeas \REG_BLOCK|registrador~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~46 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \REG_BLOCK|registrador~1070 (
// Equation(s):
// \REG_BLOCK|registrador~1070_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( \REG_BLOCK|registrador~46_q  ) ) # ( !\PC|DOUT[3]~DUPLICATE_q  & ( \REG_BLOCK|registrador~46_q  & ( (((\PC|DOUT[4]~DUPLICATE_q ) # (\PC|DOUT [7])) # (\PC|DOUT [5])) # 
// (\PC|DOUT[6]~DUPLICATE_q ) ) ) )

	.dataa(!\PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\PC|DOUT [5]),
	.datac(!\PC|DOUT [7]),
	.datad(!\PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\REG_BLOCK|registrador~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1070 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1070 .lut_mask = 64'h000000007FFFFFFF;
defparam \REG_BLOCK|registrador~1070 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \ULA|Add0~33 (
// Equation(s):
// \ULA|Add0~33_sumout  = SUM(( \REG_BLOCK|saidaA[8]~8_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1070_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~30  ))
// \ULA|Add0~34  = CARRY(( \REG_BLOCK|saidaA[8]~8_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1070_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~30  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[8]~8_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1070_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~33_sumout ),
	.cout(\ULA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~33 .extended_lut = "off";
defparam \ULA|Add0~33 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \REG_BLOCK|registrador~1099 (
// Equation(s):
// \REG_BLOCK|registrador~1099_combout  = ( !\ULA|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1099 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1099 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1099 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N41
dffeas \REG_BLOCK|registrador~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1099_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~47 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \REG_BLOCK|registrador~1071 (
// Equation(s):
// \REG_BLOCK|registrador~1071_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~47_q  ) ) # ( !\PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~47_q  & ( (((\PC|DOUT[6]~DUPLICATE_q ) # (\PC|DOUT [5])) # (\PC|DOUT [7])) # 
// (\PC|DOUT[4]~DUPLICATE_q ) ) ) )

	.dataa(!\PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT[6]~DUPLICATE_q ),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\REG_BLOCK|registrador~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1071 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1071 .lut_mask = 64'h7FFFFFFF00000000;
defparam \REG_BLOCK|registrador~1071 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \REG_BLOCK|registrador~303feeder (
// Equation(s):
// \REG_BLOCK|registrador~303feeder_combout  = ( \ULA|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~303feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~303feeder .extended_lut = "off";
defparam \REG_BLOCK|registrador~303feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_BLOCK|registrador~303feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \REG_BLOCK|registrador~303 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~303 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \REG_BLOCK|saidaA[9]~9 (
// Equation(s):
// \REG_BLOCK|saidaA[9]~9_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~303_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~303_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[9]~9 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[9]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \ULA|Add0~37 (
// Equation(s):
// \ULA|Add0~37_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1071_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \REG_BLOCK|saidaA[9]~9_combout  ) + ( \ULA|Add0~34  ))
// \ULA|Add0~38  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1071_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \REG_BLOCK|saidaA[9]~9_combout  ) + ( \ULA|Add0~34  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|registrador~1071_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[9]~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~37_sumout ),
	.cout(\ULA|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~37 .extended_lut = "off";
defparam \ULA|Add0~37 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N47
dffeas \REG_BLOCK|registrador~304 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~304 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \REG_BLOCK|saidaA[10]~10 (
// Equation(s):
// \REG_BLOCK|saidaA[10]~10_combout  = ( \REG_BLOCK|registrador~304_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~304_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[10]~10 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[10]~10 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N59
dffeas \REG_BLOCK|registrador~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~48 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \REG_BLOCK|registrador~1072 (
// Equation(s):
// \REG_BLOCK|registrador~1072_combout  = ( \REG_BLOCK|registrador~48_q  & ( \PC|DOUT[3]~DUPLICATE_q  ) ) # ( \REG_BLOCK|registrador~48_q  & ( !\PC|DOUT[3]~DUPLICATE_q  & ( (((\PC|DOUT [7]) # (\PC|DOUT[4]~DUPLICATE_q )) # (\PC|DOUT [5])) # 
// (\PC|DOUT[6]~DUPLICATE_q ) ) ) )

	.dataa(!\PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\PC|DOUT [5]),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\PC|DOUT [7]),
	.datae(!\REG_BLOCK|registrador~48_q ),
	.dataf(!\PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1072 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1072 .lut_mask = 64'h00007FFF0000FFFF;
defparam \REG_BLOCK|registrador~1072 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \ULA|Add0~41 (
// Equation(s):
// \ULA|Add0~41_sumout  = SUM(( \REG_BLOCK|saidaA[10]~10_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1072_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~38  ))
// \ULA|Add0~42  = CARRY(( \REG_BLOCK|saidaA[10]~10_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1072_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~38  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[10]~10_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1072_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~41_sumout ),
	.cout(\ULA|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~41 .extended_lut = "off";
defparam \ULA|Add0~41 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N56
dffeas \REG_BLOCK|registrador~305 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~305 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~305 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \REG_BLOCK|saidaA[11]~11 (
// Equation(s):
// \REG_BLOCK|saidaA[11]~11_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~305_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_BLOCK|registrador~305_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[11]~11 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[11]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \REG_BLOCK|saidaA[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \REG_BLOCK|registrador~1100 (
// Equation(s):
// \REG_BLOCK|registrador~1100_combout  = ( !\ULA|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1100 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1100 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N47
dffeas \REG_BLOCK|registrador~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~49 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \REG_BLOCK|registrador~1073 (
// Equation(s):
// \REG_BLOCK|registrador~1073_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~49_q  ) ) # ( !\PC|DOUT[3]~DUPLICATE_q  & ( !\REG_BLOCK|registrador~49_q  & ( (((\PC|DOUT[4]~DUPLICATE_q ) # (\PC|DOUT[7]~DUPLICATE_q )) # (\PC|DOUT [6])) # 
// (\PC|DOUT [5]) ) ) )

	.dataa(!\PC|DOUT [5]),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\REG_BLOCK|registrador~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1073 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1073 .lut_mask = 64'h7FFFFFFF00000000;
defparam \REG_BLOCK|registrador~1073 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \ULA|Add0~45 (
// Equation(s):
// \ULA|Add0~45_sumout  = SUM(( \REG_BLOCK|saidaA[11]~11_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1073_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~42  ))
// \ULA|Add0~46  = CARRY(( \REG_BLOCK|saidaA[11]~11_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1073_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~42  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[11]~11_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1073_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~45_sumout ),
	.cout(\ULA|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~45 .extended_lut = "off";
defparam \ULA|Add0~45 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N31
dffeas \REG_BLOCK|registrador~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~50 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \REG_BLOCK|registrador~1074 (
// Equation(s):
// \REG_BLOCK|registrador~1074_combout  = ( \PC|DOUT [4] & ( \PC|DOUT [5] & ( \REG_BLOCK|registrador~50_q  ) ) ) # ( !\PC|DOUT [4] & ( \PC|DOUT [5] & ( \REG_BLOCK|registrador~50_q  ) ) ) # ( \PC|DOUT [4] & ( !\PC|DOUT [5] & ( \REG_BLOCK|registrador~50_q  ) ) 
// ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (\REG_BLOCK|registrador~50_q  & (((\PC|DOUT[7]~DUPLICATE_q ) # (\PC|DOUT[3]~DUPLICATE_q )) # (\PC|DOUT [6]))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\REG_BLOCK|registrador~50_q ),
	.datac(!\PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1074 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1074 .lut_mask = 64'h1333333333333333;
defparam \REG_BLOCK|registrador~1074 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N29
dffeas \REG_BLOCK|registrador~306 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~306 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \REG_BLOCK|saidaA[12]~12 (
// Equation(s):
// \REG_BLOCK|saidaA[12]~12_combout  = ( \REG_BLOCK|registrador~306_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~306_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[12]~12 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[12]~12 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \ULA|Add0~49 (
// Equation(s):
// \ULA|Add0~49_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1074_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \REG_BLOCK|saidaA[12]~12_combout  ) + ( \ULA|Add0~46  ))
// \ULA|Add0~50  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1074_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \REG_BLOCK|saidaA[12]~12_combout  ) + ( \ULA|Add0~46  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|registrador~1074_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[12]~12_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~49_sumout ),
	.cout(\ULA|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~49 .extended_lut = "off";
defparam \ULA|Add0~49 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N26
dffeas \REG_BLOCK|registrador~307 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~307 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \REG_BLOCK|saidaA[13]~13 (
// Equation(s):
// \REG_BLOCK|saidaA[13]~13_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~307_q  ) )

	.dataa(!\REG_BLOCK|registrador~307_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[13]~13 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[13]~13 .lut_mask = 64'h0000000055555555;
defparam \REG_BLOCK|saidaA[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \REG_BLOCK|registrador~1101 (
// Equation(s):
// \REG_BLOCK|registrador~1101_combout  = ( !\ULA|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1101 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1101 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \REG_BLOCK|registrador~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~51 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \REG_BLOCK|registrador~1075 (
// Equation(s):
// \REG_BLOCK|registrador~1075_combout  = ( \PC|DOUT [4] & ( \PC|DOUT [5] & ( !\REG_BLOCK|registrador~51_q  ) ) ) # ( !\PC|DOUT [4] & ( \PC|DOUT [5] & ( !\REG_BLOCK|registrador~51_q  ) ) ) # ( \PC|DOUT [4] & ( !\PC|DOUT [5] & ( !\REG_BLOCK|registrador~51_q  
// ) ) ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\REG_BLOCK|registrador~51_q  & (((\PC|DOUT[7]~DUPLICATE_q ) # (\PC|DOUT[3]~DUPLICATE_q )) # (\PC|DOUT [6]))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\REG_BLOCK|registrador~51_q ),
	.datac(!\PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1075 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1075 .lut_mask = 64'h4CCCCCCCCCCCCCCC;
defparam \REG_BLOCK|registrador~1075 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \ULA|Add0~53 (
// Equation(s):
// \ULA|Add0~53_sumout  = SUM(( \REG_BLOCK|saidaA[13]~13_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1075_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~50  ))
// \ULA|Add0~54  = CARRY(( \REG_BLOCK|saidaA[13]~13_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1075_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~50  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[13]~13_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1075_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~53_sumout ),
	.cout(\ULA|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~53 .extended_lut = "off";
defparam \ULA|Add0~53 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N44
dffeas \REG_BLOCK|registrador~308 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~308 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \REG_BLOCK|saidaA[14]~14 (
// Equation(s):
// \REG_BLOCK|saidaA[14]~14_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~308_q  ) )

	.dataa(gnd),
	.datab(!\REG_BLOCK|registrador~308_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[14]~14 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[14]~14 .lut_mask = 64'h0000000033333333;
defparam \REG_BLOCK|saidaA[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N4
dffeas \REG_BLOCK|registrador~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~52 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \REG_BLOCK|registrador~1076 (
// Equation(s):
// \REG_BLOCK|registrador~1076_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( \REG_BLOCK|registrador~52_q  ) ) # ( !\PC|DOUT[3]~DUPLICATE_q  & ( \REG_BLOCK|registrador~52_q  & ( (((\PC|DOUT [6]) # (\PC|DOUT [5])) # (\PC|DOUT [7])) # (\PC|DOUT[4]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT [6]),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\REG_BLOCK|registrador~52_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1076 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1076 .lut_mask = 64'h000000007FFFFFFF;
defparam \REG_BLOCK|registrador~1076 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \ULA|Add0~57 (
// Equation(s):
// \ULA|Add0~57_sumout  = SUM(( \REG_BLOCK|saidaA[14]~14_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1076_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~54  ))
// \ULA|Add0~58  = CARRY(( \REG_BLOCK|saidaA[14]~14_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1076_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~54  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[14]~14_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1076_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~57_sumout ),
	.cout(\ULA|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~57 .extended_lut = "off";
defparam \ULA|Add0~57 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N59
dffeas \REG_BLOCK|registrador~309 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~309 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \REG_BLOCK|saidaA[15]~15 (
// Equation(s):
// \REG_BLOCK|saidaA[15]~15_combout  = ( \REG_BLOCK|registrador~309_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~309_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[15]~15 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[15]~15 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \REG_BLOCK|registrador~1102 (
// Equation(s):
// \REG_BLOCK|registrador~1102_combout  = ( !\ULA|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1102 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1102 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N7
dffeas \REG_BLOCK|registrador~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~53 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \REG_BLOCK|registrador~1077 (
// Equation(s):
// \REG_BLOCK|registrador~1077_combout  = ( !\ROM|memROM~1_combout  & ( !\REG_BLOCK|registrador~53_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~53_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1077 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1077 .lut_mask = 64'hF0F0F0F000000000;
defparam \REG_BLOCK|registrador~1077 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \ULA|Add0~61 (
// Equation(s):
// \ULA|Add0~61_sumout  = SUM(( \REG_BLOCK|saidaA[15]~15_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1077_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~58  ))
// \ULA|Add0~62  = CARRY(( \REG_BLOCK|saidaA[15]~15_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1077_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~58  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[15]~15_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1077_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~61_sumout ),
	.cout(\ULA|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~61 .extended_lut = "off";
defparam \ULA|Add0~61 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N50
dffeas \REG_BLOCK|registrador~310 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~310 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \REG_BLOCK|saidaA[16]~16 (
// Equation(s):
// \REG_BLOCK|saidaA[16]~16_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~310_q  ) )

	.dataa(!\REG_BLOCK|registrador~310_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[16]~16 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[16]~16 .lut_mask = 64'h0000000055555555;
defparam \REG_BLOCK|saidaA[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \REG_BLOCK|registrador~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~54 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \REG_BLOCK|registrador~1078 (
// Equation(s):
// \REG_BLOCK|registrador~1078_combout  = ( \REG_BLOCK|registrador~54_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1078 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1078 .lut_mask = 64'h00000000F0F0F0F0;
defparam \REG_BLOCK|registrador~1078 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \ULA|Add0~65 (
// Equation(s):
// \ULA|Add0~65_sumout  = SUM(( \REG_BLOCK|saidaA[16]~16_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1078_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~62  ))
// \ULA|Add0~66  = CARRY(( \REG_BLOCK|saidaA[16]~16_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1078_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~62  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[16]~16_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1078_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~65_sumout ),
	.cout(\ULA|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~65 .extended_lut = "off";
defparam \ULA|Add0~65 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N14
dffeas \REG_BLOCK|registrador~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~311 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \REG_BLOCK|saidaA[17]~17 (
// Equation(s):
// \REG_BLOCK|saidaA[17]~17_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~311_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~311_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[17]~17 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[17]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \REG_BLOCK|registrador~1103 (
// Equation(s):
// \REG_BLOCK|registrador~1103_combout  = ( !\ULA|Add0~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1103 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1103 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N37
dffeas \REG_BLOCK|registrador~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~55 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \REG_BLOCK|registrador~1079 (
// Equation(s):
// \REG_BLOCK|registrador~1079_combout  = ( !\REG_BLOCK|registrador~55_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~55_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1079 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1079 .lut_mask = 64'hF0F0F0F000000000;
defparam \REG_BLOCK|registrador~1079 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \ULA|Add0~69 (
// Equation(s):
// \ULA|Add0~69_sumout  = SUM(( \REG_BLOCK|saidaA[17]~17_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1079_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~66  ))
// \ULA|Add0~70  = CARRY(( \REG_BLOCK|saidaA[17]~17_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1079_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~66  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[17]~17_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1079_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~69_sumout ),
	.cout(\ULA|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~69 .extended_lut = "off";
defparam \ULA|Add0~69 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \REG_BLOCK|registrador~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~312 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \REG_BLOCK|saidaA[18]~18 (
// Equation(s):
// \REG_BLOCK|saidaA[18]~18_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~312_q  ) )

	.dataa(gnd),
	.datab(!\REG_BLOCK|registrador~312_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[18]~18 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[18]~18 .lut_mask = 64'h0000000033333333;
defparam \REG_BLOCK|saidaA[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \REG_BLOCK|registrador~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~56 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \REG_BLOCK|registrador~1080 (
// Equation(s):
// \REG_BLOCK|registrador~1080_combout  = ( !\ROM|memROM~1_combout  & ( \REG_BLOCK|registrador~56_q  ) )

	.dataa(!\REG_BLOCK|registrador~56_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1080 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1080 .lut_mask = 64'h5555555500000000;
defparam \REG_BLOCK|registrador~1080 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \ULA|Add0~73 (
// Equation(s):
// \ULA|Add0~73_sumout  = SUM(( \REG_BLOCK|saidaA[18]~18_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1080_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~70  ))
// \ULA|Add0~74  = CARRY(( \REG_BLOCK|saidaA[18]~18_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1080_combout  & ((\ROM|memROM~1_combout ) # (\ROM|memROM~0_combout ))))) ) + ( \ULA|Add0~70  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\REG_BLOCK|saidaA[18]~18_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1080_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~73_sumout ),
	.cout(\ULA|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~73 .extended_lut = "off";
defparam \ULA|Add0~73 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \REG_BLOCK|registrador~1104 (
// Equation(s):
// \REG_BLOCK|registrador~1104_combout  = ( !\ULA|Add0~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1104 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1104 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \REG_BLOCK|registrador~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~57 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \REG_BLOCK|registrador~1081 (
// Equation(s):
// \REG_BLOCK|registrador~1081_combout  = ( !\ROM|memROM~1_combout  & ( !\REG_BLOCK|registrador~57_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM|memROM~1_combout ),
	.dataf(!\REG_BLOCK|registrador~57_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1081 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1081 .lut_mask = 64'hFFFF000000000000;
defparam \REG_BLOCK|registrador~1081 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N2
dffeas \REG_BLOCK|registrador~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~313 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \REG_BLOCK|saidaA[19]~19 (
// Equation(s):
// \REG_BLOCK|saidaA[19]~19_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~313_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~313_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[19]~19 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[19]~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \ULA|Add0~77 (
// Equation(s):
// \ULA|Add0~77_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1081_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[19]~19_combout  ) + ( \ULA|Add0~74  ))
// \ULA|Add0~78  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1081_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[19]~19_combout  ) + ( \ULA|Add0~74  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1081_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[19]~19_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~77_sumout ),
	.cout(\ULA|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~77 .extended_lut = "off";
defparam \ULA|Add0~77 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N53
dffeas \REG_BLOCK|registrador~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~314 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \REG_BLOCK|saidaA[20]~20 (
// Equation(s):
// \REG_BLOCK|saidaA[20]~20_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~314_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_BLOCK|registrador~314_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[20]~20 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[20]~20 .lut_mask = 64'h0000000000FF00FF;
defparam \REG_BLOCK|saidaA[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N23
dffeas \REG_BLOCK|registrador~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~58 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \REG_BLOCK|registrador~1082 (
// Equation(s):
// \REG_BLOCK|registrador~1082_combout  = (\REG_BLOCK|registrador~58_q  & !\ROM|memROM~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~58_q ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1082 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1082 .lut_mask = 64'h0F000F000F000F00;
defparam \REG_BLOCK|registrador~1082 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \ULA|Add0~81 (
// Equation(s):
// \ULA|Add0~81_sumout  = SUM(( \REG_BLOCK|saidaA[20]~20_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1082_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~78  ))
// \ULA|Add0~82  = CARRY(( \REG_BLOCK|saidaA[20]~20_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1082_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~78  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[20]~20_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1082_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~81_sumout ),
	.cout(\ULA|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~81 .extended_lut = "off";
defparam \ULA|Add0~81 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \REG_BLOCK|registrador~1105 (
// Equation(s):
// \REG_BLOCK|registrador~1105_combout  = ( !\ULA|Add0~85_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1105 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1105 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N16
dffeas \REG_BLOCK|registrador~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~59 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \REG_BLOCK|registrador~1083 (
// Equation(s):
// \REG_BLOCK|registrador~1083_combout  = ( !\REG_BLOCK|registrador~59_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1083 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1083 .lut_mask = 64'hFF00FF0000000000;
defparam \REG_BLOCK|registrador~1083 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \REG_BLOCK|registrador~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~315 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N57
cyclonev_lcell_comb \REG_BLOCK|saidaA[21]~21 (
// Equation(s):
// \REG_BLOCK|saidaA[21]~21_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~315_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_BLOCK|registrador~315_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[21]~21 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[21]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \REG_BLOCK|saidaA[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \ULA|Add0~85 (
// Equation(s):
// \ULA|Add0~85_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1083_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[21]~21_combout  ) + ( \ULA|Add0~82  ))
// \ULA|Add0~86  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1083_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[21]~21_combout  ) + ( \ULA|Add0~82  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1083_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[21]~21_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~85_sumout ),
	.cout(\ULA|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~85 .extended_lut = "off";
defparam \ULA|Add0~85 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N44
dffeas \REG_BLOCK|registrador~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~60 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \REG_BLOCK|registrador~1084 (
// Equation(s):
// \REG_BLOCK|registrador~1084_combout  = ( \REG_BLOCK|registrador~60_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1084 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1084 .lut_mask = 64'h00000000FF00FF00;
defparam \REG_BLOCK|registrador~1084 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N55
dffeas \REG_BLOCK|registrador~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~316 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \REG_BLOCK|saidaA[22]~22 (
// Equation(s):
// \REG_BLOCK|saidaA[22]~22_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~316_q  ) )

	.dataa(!\REG_BLOCK|registrador~316_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[22]~22 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[22]~22 .lut_mask = 64'h0000000055555555;
defparam \REG_BLOCK|saidaA[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \ULA|Add0~89 (
// Equation(s):
// \ULA|Add0~89_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1084_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[22]~22_combout  ) + ( \ULA|Add0~86  ))
// \ULA|Add0~90  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1084_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[22]~22_combout  ) + ( \ULA|Add0~86  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1084_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[22]~22_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~89_sumout ),
	.cout(\ULA|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~89 .extended_lut = "off";
defparam \ULA|Add0~89 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N13
dffeas \REG_BLOCK|registrador~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~317 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \REG_BLOCK|saidaA[23]~23 (
// Equation(s):
// \REG_BLOCK|saidaA[23]~23_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~317_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~317_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[23]~23 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[23]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \REG_BLOCK|registrador~1106 (
// Equation(s):
// \REG_BLOCK|registrador~1106_combout  = ( !\ULA|Add0~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1106 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1106 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N49
dffeas \REG_BLOCK|registrador~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~61 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \REG_BLOCK|registrador~1085 (
// Equation(s):
// \REG_BLOCK|registrador~1085_combout  = ( !\REG_BLOCK|registrador~61_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1085 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1085 .lut_mask = 64'hFF00FF0000000000;
defparam \REG_BLOCK|registrador~1085 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \ULA|Add0~93 (
// Equation(s):
// \ULA|Add0~93_sumout  = SUM(( \REG_BLOCK|saidaA[23]~23_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1085_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~90  ))
// \ULA|Add0~94  = CARRY(( \REG_BLOCK|saidaA[23]~23_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1085_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~90  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[23]~23_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1085_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~93_sumout ),
	.cout(\ULA|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~93 .extended_lut = "off";
defparam \ULA|Add0~93 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N59
dffeas \REG_BLOCK|registrador~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~318 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~318 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N57
cyclonev_lcell_comb \REG_BLOCK|saidaA[24]~24 (
// Equation(s):
// \REG_BLOCK|saidaA[24]~24_combout  = (\ROM|memROM~0_combout  & \REG_BLOCK|registrador~318_q )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_BLOCK|registrador~318_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[24]~24 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[24]~24 .lut_mask = 64'h0055005500550055;
defparam \REG_BLOCK|saidaA[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N20
dffeas \REG_BLOCK|registrador~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~62 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \REG_BLOCK|registrador~1086 (
// Equation(s):
// \REG_BLOCK|registrador~1086_combout  = ( \REG_BLOCK|registrador~62_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~62_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1086 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1086 .lut_mask = 64'h00000000FF00FF00;
defparam \REG_BLOCK|registrador~1086 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \ULA|Add0~97 (
// Equation(s):
// \ULA|Add0~97_sumout  = SUM(( \REG_BLOCK|saidaA[24]~24_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1086_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~94  ))
// \ULA|Add0~98  = CARRY(( \REG_BLOCK|saidaA[24]~24_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1086_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~94  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[24]~24_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1086_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~97_sumout ),
	.cout(\ULA|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~97 .extended_lut = "off";
defparam \ULA|Add0~97 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \REG_BLOCK|registrador~1107 (
// Equation(s):
// \REG_BLOCK|registrador~1107_combout  = ( !\ULA|Add0~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1107 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1107 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N46
dffeas \REG_BLOCK|registrador~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~63 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \REG_BLOCK|registrador~1087 (
// Equation(s):
// \REG_BLOCK|registrador~1087_combout  = ( !\REG_BLOCK|registrador~63_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1087 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1087 .lut_mask = 64'hFF00FF0000000000;
defparam \REG_BLOCK|registrador~1087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N19
dffeas \REG_BLOCK|registrador~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~319 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \REG_BLOCK|saidaA[25]~25 (
// Equation(s):
// \REG_BLOCK|saidaA[25]~25_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~319_q  ) )

	.dataa(gnd),
	.datab(!\REG_BLOCK|registrador~319_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[25]~25 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[25]~25 .lut_mask = 64'h0000000033333333;
defparam \REG_BLOCK|saidaA[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \ULA|Add0~101 (
// Equation(s):
// \ULA|Add0~101_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1087_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[25]~25_combout  ) + ( \ULA|Add0~98  ))
// \ULA|Add0~102  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1087_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[25]~25_combout  ) + ( \ULA|Add0~98  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1087_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[25]~25_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~101_sumout ),
	.cout(\ULA|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~101 .extended_lut = "off";
defparam \ULA|Add0~101 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N31
dffeas \REG_BLOCK|registrador~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~64 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \REG_BLOCK|registrador~1088 (
// Equation(s):
// \REG_BLOCK|registrador~1088_combout  = ( \REG_BLOCK|registrador~64_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~64_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1088 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1088 .lut_mask = 64'h00000000FF00FF00;
defparam \REG_BLOCK|registrador~1088 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N23
dffeas \REG_BLOCK|registrador~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~320 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N3
cyclonev_lcell_comb \REG_BLOCK|saidaA[26]~26 (
// Equation(s):
// \REG_BLOCK|saidaA[26]~26_combout  = ( \REG_BLOCK|registrador~320_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~320_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[26]~26 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[26]~26 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \ULA|Add0~105 (
// Equation(s):
// \ULA|Add0~105_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1088_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[26]~26_combout  ) + ( \ULA|Add0~102  ))
// \ULA|Add0~106  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1088_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[26]~26_combout  ) + ( \ULA|Add0~102  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1088_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[26]~26_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~105_sumout ),
	.cout(\ULA|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~105 .extended_lut = "off";
defparam \ULA|Add0~105 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \REG_BLOCK|registrador~321 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~321 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \REG_BLOCK|saidaA[27]~27 (
// Equation(s):
// \REG_BLOCK|saidaA[27]~27_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~321_q  ) )

	.dataa(gnd),
	.datab(!\REG_BLOCK|registrador~321_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[27]~27 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[27]~27 .lut_mask = 64'h0000000033333333;
defparam \REG_BLOCK|saidaA[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N57
cyclonev_lcell_comb \REG_BLOCK|registrador~1108 (
// Equation(s):
// \REG_BLOCK|registrador~1108_combout  = ( !\ULA|Add0~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1108 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1108 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N58
dffeas \REG_BLOCK|registrador~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~65 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \REG_BLOCK|registrador~1089 (
// Equation(s):
// \REG_BLOCK|registrador~1089_combout  = ( !\REG_BLOCK|registrador~65_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1089 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1089 .lut_mask = 64'hFF00FF0000000000;
defparam \REG_BLOCK|registrador~1089 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \ULA|Add0~109 (
// Equation(s):
// \ULA|Add0~109_sumout  = SUM(( \REG_BLOCK|saidaA[27]~27_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1089_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~106  ))
// \ULA|Add0~110  = CARRY(( \REG_BLOCK|saidaA[27]~27_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1089_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~106  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[27]~27_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1089_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~109_sumout ),
	.cout(\ULA|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~109 .extended_lut = "off";
defparam \ULA|Add0~109 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N8
dffeas \REG_BLOCK|registrador~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~66 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \REG_BLOCK|registrador~1090 (
// Equation(s):
// \REG_BLOCK|registrador~1090_combout  = (!\ROM|memROM~1_combout  & \REG_BLOCK|registrador~66_q )

	.dataa(gnd),
	.datab(!\ROM|memROM~1_combout ),
	.datac(gnd),
	.datad(!\REG_BLOCK|registrador~66_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1090 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1090 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \REG_BLOCK|registrador~1090 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N29
dffeas \REG_BLOCK|registrador~322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~322 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N15
cyclonev_lcell_comb \REG_BLOCK|saidaA[28]~28 (
// Equation(s):
// \REG_BLOCK|saidaA[28]~28_combout  = ( \REG_BLOCK|registrador~322_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~322_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[28]~28 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[28]~28 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \ULA|Add0~113 (
// Equation(s):
// \ULA|Add0~113_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1090_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[28]~28_combout  ) + ( \ULA|Add0~110  ))
// \ULA|Add0~114  = CARRY(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1090_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[28]~28_combout  ) + ( \ULA|Add0~110  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1090_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[28]~28_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~113_sumout ),
	.cout(\ULA|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~113 .extended_lut = "off";
defparam \ULA|Add0~113 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N32
dffeas \REG_BLOCK|registrador~323 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~323 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \REG_BLOCK|saidaA[29]~29 (
// Equation(s):
// \REG_BLOCK|saidaA[29]~29_combout  = ( \ROM|memROM~0_combout  & ( \REG_BLOCK|registrador~323_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~323_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[29]~29 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[29]~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \REG_BLOCK|saidaA[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \REG_BLOCK|registrador~1109 (
// Equation(s):
// \REG_BLOCK|registrador~1109_combout  = ( !\ULA|Add0~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1109 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1109 .lut_mask = 64'hFFFFFFFF00000000;
defparam \REG_BLOCK|registrador~1109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N52
dffeas \REG_BLOCK|registrador~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~67 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \REG_BLOCK|registrador~1091 (
// Equation(s):
// \REG_BLOCK|registrador~1091_combout  = ( !\REG_BLOCK|registrador~67_q  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~67_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1091 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1091 .lut_mask = 64'hFF00FF0000000000;
defparam \REG_BLOCK|registrador~1091 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \ULA|Add0~117 (
// Equation(s):
// \ULA|Add0~117_sumout  = SUM(( \REG_BLOCK|saidaA[29]~29_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1091_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~114  ))
// \ULA|Add0~118  = CARRY(( \REG_BLOCK|saidaA[29]~29_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1091_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~114  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[29]~29_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1091_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~117_sumout ),
	.cout(\ULA|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~117 .extended_lut = "off";
defparam \ULA|Add0~117 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N40
dffeas \REG_BLOCK|registrador~324 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|Add0~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~324 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~324 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \REG_BLOCK|saidaA[30]~30 (
// Equation(s):
// \REG_BLOCK|saidaA[30]~30_combout  = (\REG_BLOCK|registrador~324_q  & \ROM|memROM~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~324_q ),
	.datad(!\ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[30]~30 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[30]~30 .lut_mask = 64'h000F000F000F000F;
defparam \REG_BLOCK|saidaA[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \REG_BLOCK|registrador~68feeder (
// Equation(s):
// \REG_BLOCK|registrador~68feeder_combout  = ( \ULA|Add0~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~68feeder .extended_lut = "off";
defparam \REG_BLOCK|registrador~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_BLOCK|registrador~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N50
dffeas \REG_BLOCK|registrador~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~68 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \REG_BLOCK|registrador~1092 (
// Equation(s):
// \REG_BLOCK|registrador~1092_combout  = ( !\ROM|memROM~1_combout  & ( \REG_BLOCK|registrador~68_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM|memROM~1_combout ),
	.dataf(!\REG_BLOCK|registrador~68_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1092 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1092 .lut_mask = 64'h00000000FFFF0000;
defparam \REG_BLOCK|registrador~1092 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \ULA|Add0~121 (
// Equation(s):
// \ULA|Add0~121_sumout  = SUM(( \REG_BLOCK|saidaA[30]~30_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1092_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~118  ))
// \ULA|Add0~122  = CARRY(( \REG_BLOCK|saidaA[30]~30_combout  ) + ( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1092_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \ULA|Add0~118  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|saidaA[30]~30_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|registrador~1092_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~121_sumout ),
	.cout(\ULA|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~121 .extended_lut = "off";
defparam \ULA|Add0~121 .lut_mask = 64'h0000556A000000FF;
defparam \ULA|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \REG_BLOCK|registrador~1110 (
// Equation(s):
// \REG_BLOCK|registrador~1110_combout  = !\ULA|Add0~125_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ULA|Add0~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1110 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1110 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \REG_BLOCK|registrador~1110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \REG_BLOCK|registrador~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_BLOCK|registrador~1110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BLOCK|registrador~1094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~69 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N27
cyclonev_lcell_comb \REG_BLOCK|registrador~1093 (
// Equation(s):
// \REG_BLOCK|registrador~1093_combout  = ( !\ROM|memROM~1_combout  & ( !\REG_BLOCK|registrador~69_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_BLOCK|registrador~69_q ),
	.datad(gnd),
	.datae(!\ROM|memROM~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|registrador~1093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|registrador~1093 .extended_lut = "off";
defparam \REG_BLOCK|registrador~1093 .lut_mask = 64'hF0F00000F0F00000;
defparam \REG_BLOCK|registrador~1093 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \REG_BLOCK|registrador~325 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ULA|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BLOCK|registrador~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BLOCK|registrador~325 .is_wysiwyg = "true";
defparam \REG_BLOCK|registrador~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \REG_BLOCK|saidaA[31]~31 (
// Equation(s):
// \REG_BLOCK|saidaA[31]~31_combout  = ( \REG_BLOCK|registrador~325_q  & ( \ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_BLOCK|registrador~325_q ),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaA[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaA[31]~31 .extended_lut = "off";
defparam \REG_BLOCK|saidaA[31]~31 .lut_mask = 64'h000000000000FFFF;
defparam \REG_BLOCK|saidaA[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \ULA|Add0~125 (
// Equation(s):
// \ULA|Add0~125_sumout  = SUM(( !\ULA_OP~input_o  $ (((\REG_BLOCK|registrador~1093_combout  & ((\ROM|memROM~0_combout ) # (\ROM|memROM~1_combout ))))) ) + ( \REG_BLOCK|saidaA[31]~31_combout  ) + ( \ULA|Add0~122  ))

	.dataa(!\ULA_OP~input_o ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\REG_BLOCK|registrador~1093_combout ),
	.datae(gnd),
	.dataf(!\REG_BLOCK|saidaA[31]~31_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~125 .extended_lut = "off";
defparam \ULA|Add0~125 .lut_mask = 64'h0000FF000000AA95;
defparam \ULA|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \ROM|memROM~2 (
// Equation(s):
// \ROM|memROM~2_combout  = ( !\PC|DOUT [2] & ( \ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC|DOUT [2]),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~2 .extended_lut = "off";
defparam \ROM|memROM~2 .lut_mask = 64'h00000000FFFF0000;
defparam \ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \REG_BLOCK|saidaB[2]~0 (
// Equation(s):
// \REG_BLOCK|saidaB[2]~0_combout  = (\ROM|memROM~1_combout  & \PC|DOUT [2])

	.dataa(gnd),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_BLOCK|saidaB[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_BLOCK|saidaB[2]~0 .extended_lut = "off";
defparam \REG_BLOCK|saidaB[2]~0 .lut_mask = 64'h0303030303030303;
defparam \REG_BLOCK|saidaB[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
