{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631896687710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631896687716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 18 00:38:07 2021 " "Processing started: Sat Sep 18 00:38:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631896687716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896687716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896687716 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1631896688001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631896696281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Found entity 1: SR_Latch" {  } { { "SR_Latch.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/SR_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631896696282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/D_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631896696283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696283 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Entity \"DFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "DFF.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/DFF.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1631896696284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 1 1 " "Found 1 design units, including 1 entities, in source file dff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 0 0 " "Found 0 design units, including 0 entities, in source file buffer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696285 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "state_f.v " "Can't analyze file -- file state_f.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631896696288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631896696313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "f_state_out.v 1 1 " "Using design file f_state_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 f_state_out " "Found entity 1: f_state_out" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631896696329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631896696329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_state_out f_state_out:f1 " "Elaborating entity \"f_state_out\" for hierarchy \"f_state_out:f1\"" {  } { { "FSM.v" "f1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631896696330 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s f_state_out.v(20) " "Verilog HDL Always Construct warning at f_state_out.v(20): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631896696332 "|FSM|f_state_out:f1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o f_state_out.v(20) " "Verilog HDL Always Construct warning at f_state_out.v(20): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631896696332 "|FSM|f_state_out:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 f_state_out.v(45) " "Verilog HDL assignment warning at f_state_out.v(45): truncated value with size 32 to match size of target (3)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631896696332 "|FSM|f_state_out:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 f_state_out.v(46) " "Verilog HDL assignment warning at f_state_out.v(46): truncated value with size 32 to match size of target (5)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631896696332 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] f_state_out.v(24) " "Inferred latch for \"o\[0\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696333 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] f_state_out.v(24) " "Inferred latch for \"o\[1\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696334 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] f_state_out.v(24) " "Inferred latch for \"o\[2\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696334 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] f_state_out.v(24) " "Inferred latch for \"o\[3\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696334 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] f_state_out.v(24) " "Inferred latch for \"o\[4\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696334 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] f_state_out.v(24) " "Inferred latch for \"s\[0\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696334 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] f_state_out.v(24) " "Inferred latch for \"s\[1\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696334 "|FSM|f_state_out:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] f_state_out.v(24) " "Inferred latch for \"s\[2\]\" at f_state_out.v(24)" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896696334 "|FSM|f_state_out:f1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "f_state_out:f1\|o\[3\] f_state_out:f1\|o\[0\] " "Duplicate LATCH primitive \"f_state_out:f1\|o\[3\]\" merged with LATCH primitive \"f_state_out:f1\|o\[0\]\"" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1631896696666 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "f_state_out:f1\|o\[2\] f_state_out:f1\|o\[1\] " "Duplicate LATCH primitive \"f_state_out:f1\|o\[2\]\" merged with LATCH primitive \"f_state_out:f1\|o\[1\]\"" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1631896696666 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "f_state_out:f1\|s\[2\] f_state_out:f1\|o\[4\] " "Duplicate LATCH primitive \"f_state_out:f1\|s\[2\]\" merged with LATCH primitive \"f_state_out:f1\|o\[4\]\"" {  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1631896696666 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1631896696666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "f_state_out:f1\|o\[0\] " "Latch f_state_out:f1\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA init_state\[0\] " "Ports D and ENA on the latch are fed by the same signal init_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1631896696666 ""}  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1631896696666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "f_state_out:f1\|o\[1\] " "Latch f_state_out:f1\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA init_state\[0\] " "Ports D and ENA on the latch are fed by the same signal init_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1631896696667 ""}  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1631896696667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "f_state_out:f1\|o\[4\] " "Latch f_state_out:f1\|o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA init_state\[0\] " "Ports D and ENA on the latch are fed by the same signal init_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1631896696667 ""}  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1631896696667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "f_state_out:f1\|s\[0\] " "Latch f_state_out:f1\|s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA init_state\[0\] " "Ports D and ENA on the latch are fed by the same signal init_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1631896696667 ""}  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1631896696667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "f_state_out:f1\|s\[1\] " "Latch f_state_out:f1\|s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA init_state\[0\] " "Ports D and ENA on the latch are fed by the same signal init_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1631896696667 ""}  } { { "f_state_out.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/f_state_out.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1631896696667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631896696737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631896697132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631896697132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631896697157 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631896697157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631896697157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631896697157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631896697170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 18 00:38:17 2021 " "Processing ended: Sat Sep 18 00:38:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631896697170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631896697170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631896697170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631896697170 ""}
