#!/usr/bin/env python
#=========================================================================
# regincr-sim <input-values>
#=========================================================================

from pymtl   import *
from sys     import argv
from RegIncr import RegIncr

# Get list of input values from command line

input_values = [ int(x,0) for x in argv[1:] ]

# Add three zero values to end of list of input values

input_values.extend( [0]*3 )

# ''' TUTORIAL TASK ''''''''''''''''''''''''''''''''''''''''''''''''''''''
# This simulator script is incomplete. As part of the tutorial you will
# need to add the code for constructing and elaborating a RegIncr model
# before using the SimulationTool to create a simulator. Later in the
# tutorial you will nee to add a line to enable VCD dumping.
# ''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''

# Elaborate the model

model = RegIncr()
model.elaborate()
model.vcd_file = "regincr-sim.vcd"

# Create and reset simulator

sim = SimulationTool(model)
sim.reset()

# Apply input values and display output values

for input_value in input_values:

  # Write input value to input port

  model.in_.value = input_value

  # ''' TUTORIAL TASK ''''''''''''''''''''''''''''''''''''''''''''''''''''
  # In the following print statement we are directly using the model
  # ports to create some tracing output. Later in the tutorial you will
  # replace this with a call to the simulator's print_line_trace method.
  # ''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''

  sim.print_line_trace()
  #print " cycle = {}: in = {}, out = {}" \
  #  .format( sim.ncycles, model.in_, model.out )

  # Tick simulator one cycle

  sim.cycle()

