{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704166415783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704166415783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 11:33:35 2024 " "Processing started: Tue Jan 02 11:33:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704166415783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704166415783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704166415783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704166416491 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tetris.v(302) " "Verilog HDL information at tetris.v(302): always construct contains both blocking and non-blocking assignments" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 302 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704166416583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tetris.v(429) " "Verilog HDL information at tetris.v(429): always construct contains both blocking and non-blocking assignments" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 429 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704166416585 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tetris.v(553) " "Verilog HDL information at tetris.v(553): always construct contains both blocking and non-blocking assignments" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 553 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704166416585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.v 5 5 " "Found 5 design units, including 5 entities, in source file tetris.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris " "Found entity 1: tetris" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166416595 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166416595 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq2 " "Found entity 3: divfreq2" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166416595 ""} { "Info" "ISGN_ENTITY_NAME" "4 divfreq_change " "Found entity 4: divfreq_change" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166416595 ""} { "Info" "ISGN_ENTITY_NAME" "5 divfreq_beep " "Found entity 5: divfreq_beep" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166416595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704166416595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div tetris.v(268) " "Verilog HDL Implicit Net warning at tetris.v(268): created implicit net for \"CLK_div\"" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704166416595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div2 tetris.v(269) " "Verilog HDL Implicit Net warning at tetris.v(269): created implicit net for \"CLK_div2\"" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704166416595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div_change tetris.v(270) " "Verilog HDL Implicit Net warning at tetris.v(270): created implicit net for \"CLK_div_change\"" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704166416595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tetris.v(267) " "Verilog HDL Instantiation warning at tetris.v(267): instance has no name" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 267 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1704166416601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tetris " "Elaborating entity \"tetris\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704166416832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "now tetris.v(15) " "Verilog HDL or VHDL warning at tetris.v(15): object \"now\" assigned a value but never read" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704166416844 "|tetris"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank tetris.v(18) " "Verilog HDL or VHDL warning at tetris.v(18): object \"blank\" assigned a value but never read" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704166416844 "|tetris"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_Char tetris.v(27) " "Verilog HDL or VHDL warning at tetris.v(27): object \"blank_Char\" assigned a value but never read" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704166416844 "|tetris"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "backup_Char tetris.v(79) " "Verilog HDL or VHDL warning at tetris.v(79): object \"backup_Char\" assigned a value but never read" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704166416844 "|tetris"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_x tetris.v(274) " "Verilog HDL or VHDL warning at tetris.v(274): object \"tmp_x\" assigned a value but never read" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704166416844 "|tetris"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_y tetris.v(275) " "Verilog HDL or VHDL warning at tetris.v(275): object \"tmp_y\" assigned a value but never read" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704166416844 "|tetris"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 tetris.v(276) " "Verilog HDL or VHDL warning at tetris.v(276): object \"flag1\" assigned a value but never read" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704166416844 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tetris.v(296) " "Verilog HDL assignment warning at tetris.v(296): truncated value with size 32 to match size of target (3)" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704166416849 "|tetris"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "s tetris.v(282) " "Verilog HDL warning at tetris.v(282): initial value for variable s should be constant" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 282 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1704166416849 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tetris.v(307) " "Verilog HDL assignment warning at tetris.v(307): truncated value with size 32 to match size of target (8)" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704166416849 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 tetris.v(308) " "Verilog HDL assignment warning at tetris.v(308): truncated value with size 8 to match size of target (3)" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704166416849 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tetris.v(315) " "Verilog HDL assignment warning at tetris.v(315): truncated value with size 32 to match size of target (3)" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704166416849 "|tetris"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "testled tetris.v(10) " "Output port \"testled\" at tetris.v(10) has no driver" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1704166416993 "|tetris"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_beep divfreq_beep:comb_4 " "Elaborating entity \"divfreq_beep\" for hierarchy \"divfreq_beep:comb_4\"" {  } { { "tetris.v" "comb_4" { Text "C:/logic_033/final_tetris/tetris.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166417385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "tetris.v" "F0" { Text "C:/logic_033/final_tetris/tetris.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166417401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 divfreq2:F1 " "Elaborating entity \"divfreq2\" for hierarchy \"divfreq2:F1\"" {  } { { "tetris.v" "F1" { Text "C:/logic_033/final_tetris/tetris.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166417415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_change divfreq_change:F4 " "Elaborating entity \"divfreq_change\" for hierarchy \"divfreq_change:F4\"" {  } { { "tetris.v" "F4" { Text "C:/logic_033/final_tetris/tetris.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166417436 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "tetris.v" "Mod0" { Text "C:/logic_033/final_tetris/tetris.v" 315 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704166424755 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1704166424755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 315 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704166424977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166424977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166424977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166424977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704166424977 ""}  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 315 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704166424977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_78m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_78m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_78m " "Found entity 1: lpm_divide_78m" {  } { { "db/lpm_divide_78m.tdf" "" { Text "C:/logic_033/final_tetris/db/lpm_divide_78m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166425158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704166425158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/logic_033/final_tetris/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166425202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704166425202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l2f " "Found entity 1: alt_u_div_l2f" {  } { { "db/alt_u_div_l2f.tdf" "" { Text "C:/logic_033/final_tetris/db/alt_u_div_l2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166425247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704166425247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/logic_033/final_tetris/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166425405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704166425405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/logic_033/final_tetris/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704166425553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704166425553 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[0\] VCC " "Pin \"DATA_B\[0\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[1\] VCC " "Pin \"DATA_B\[1\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[2\] VCC " "Pin \"DATA_B\[2\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[3\] VCC " "Pin \"DATA_B\[3\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[4\] VCC " "Pin \"DATA_B\[4\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[5\] VCC " "Pin \"DATA_B\[5\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[6\] VCC " "Pin \"DATA_B\[6\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[7\] VCC " "Pin \"DATA_B\[7\]\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|DATA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable VCC " "Pin \"enable\" is stuck at VCC" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "IH GND " "Pin \"IH\" is stuck at GND" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|IH"} { "Warning" "WMLS_MLS_STUCK_PIN" "testled GND " "Pin \"testled\" is stuck at GND" {  } { { "tetris.v" "" { Text "C:/logic_033/final_tetris/tetris.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704166429554 "|tetris|testled"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1704166429554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704166430145 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "165 " "165 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1704166436637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/logic_033/final_tetris/output_files/tetris.map.smsg " "Generated suppressed messages file C:/logic_033/final_tetris/output_files/tetris.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1704166436882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704166437671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704166437671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2555 " "Implemented 2555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704166438504 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704166438504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2498 " "Implemented 2498 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704166438504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704166438504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704166438552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 11:33:58 2024 " "Processing ended: Tue Jan 02 11:33:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704166438552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704166438552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704166438552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704166438552 ""}
