# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ESP_Communication.srcs/sources_1/new/SPI_Master.vhd" \
"../../../../ESP_Communication.srcs/sources_1/new/SPI_Slave.vhd" \
"../../../../ESP_Communication.srcs/sources_1/new/Top_Level.vhd" \
"../../../../ESP_Communication.srcs/sim_1/new/Top_Level_TB.vhd" \

# Do not sort compile order
nosort
