#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 17:26:28 2024
# Process ID: 5488
# Current directory: C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.runs/synth_2
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.runs/synth_2/main.vds
# Journal file: C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15180 
WARNING: [Synth 8-2611] redeclaration of ansi port hex_out is not allowed [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/seven_segment_decoder.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 705.098 ; gain = 180.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'i2c_state_machine' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/i2c_state_machine.v:3]
	Parameter idle bound to: 2'b00 
	Parameter busy bound to: 2'b01 
	Parameter done bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/i2c_state_machine.v:18]
WARNING: [Synth 8-567] referenced signal 'i2c_data' should be on the sensitivity list [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/i2c_state_machine.v:18]
INFO: [Synth 8-6155] done synthesizing module 'i2c_state_machine' (1#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/i2c_state_machine.v:3]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/imports/Downloads/i2c_master.sv:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter REGISTER_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/imports/Downloads/i2c_master.sv:159]
WARNING: [Synth 8-6014] Unused sequential element saved_read_write_reg was removed.  [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/imports/Downloads/i2c_master.sv:643]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (2#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/imports/Downloads/i2c_master.sv:22]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/imports/Downloads/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/imports/Downloads/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_counter' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/shift_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shift_counter' (4#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/shift_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'get_digit' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/get_digit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'get_digit' (5#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/get_digit.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/seven_segment_decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (6#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/seven_segment_decoder.v:2]
INFO: [Synth 8-6157] synthesizing module 'alert' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/alert.v:3]
WARNING: [Synth 8-567] referenced signal 'warn_upper' should be on the sensitivity list [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/alert.v:17]
WARNING: [Synth 8-567] referenced signal 'warn_lower' should be on the sensitivity list [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/alert.v:17]
INFO: [Synth 8-6155] done synthesizing module 'alert' (7#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/alert.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/main.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 748.043 ; gain = 223.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 748.043 ; gain = 223.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 748.043 ; gain = 223.926
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/constrs_1/new/a7-50t.xdc]
Finished Parsing XDC File [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/constrs_1/new/a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/constrs_1/new/a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 877.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 877.020 ; gain = 352.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 877.020 ; gain = 352.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 877.020 ; gain = 352.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "_saved_register_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'shift_temp_reg' in module 'shift_counter'
INFO: [Synth 8-5546] ROM "shift_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'set_en_reg' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/i2c_state_machine.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'out_store_reg' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/i2c_state_machine.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/i2c_state_machine.v:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                         11111110
                 iSTATE0 |                              010 |                         11111101
                 iSTATE1 |                              100 |                         11111011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'shift_temp_reg' using encoding 'one-hot' in module 'shift_counter'
WARNING: [Synth 8-327] inferring latch for variable 'is_alert_reg' [C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.srcs/sources_1/new/alert.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 877.020 ; gain = 352.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  16 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 15    
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 18    
	  16 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module i2c_state_machine 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  16 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 14    
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_counter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module alert 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[24]' (FDRE) to 'nolabel_line35/post_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[25]' (FDRE) to 'nolabel_line35/post_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[26]' (FDRE) to 'nolabel_line35/post_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[27]' (FDRE) to 'nolabel_line35/post_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[28]' (FDRE) to 'nolabel_line35/post_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[29]' (FDRE) to 'nolabel_line35/post_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[30]' (FDRE) to 'nolabel_line35/post_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[31]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[4]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[5]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[6]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[7]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[8]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[9]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[10]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[11]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[12]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[13]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[14]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[15]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[16]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[17]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[18]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[19]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[20]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[21]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/post_state_reg[22]' (FDRE) to 'nolabel_line35/post_state_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line35/\post_state_reg[23] )
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[15]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[14]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[13]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[12]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[11]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[10]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[9]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[8]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[7]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[6]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[5]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[4]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[3]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[2]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[1]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_mosi_data_reg[0]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_register_address_reg[7]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_register_address_reg[6]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_register_address_reg[5]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_register_address_reg[4]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_register_address_reg[3]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_register_address_reg[2]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_register_address_reg[1]' (FDRE) to 'nolabel_line35/saved_register_address_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line35/\saved_register_address_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_device_address_reg[7]' (FDRE) to 'nolabel_line35/saved_device_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_device_address_reg[6]' (FDRE) to 'nolabel_line35/saved_device_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_device_address_reg[5]' (FDRE) to 'nolabel_line35/saved_device_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_device_address_reg[4]' (FDRE) to 'nolabel_line35/saved_device_address_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line35/\saved_device_address_reg[3] )
INFO: [Synth 8-3886] merging instance 'nolabel_line35/saved_device_address_reg[2]' (FDRE) to 'nolabel_line35/saved_device_address_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line35/\saved_device_address_reg[1] )
INFO: [Synth 8-3886] merging instance 'nolabel_line40/decimal_temp_reg[2]' (FDC) to 'nolabel_line40/decimal_temp_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line40/decimal_temp_reg[3] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line25/out_store_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line25/out_store_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line25/out_store_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line25/out_store_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line25/out_store_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line25/out_store_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line25/out_store_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 877.020 ; gain = 352.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 877.020 ; gain = 352.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 877.020 ; gain = 352.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 914.352 ; gain = 390.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.594 ; gain = 395.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.594 ; gain = 395.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.594 ; gain = 395.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.594 ; gain = 395.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.594 ; gain = 395.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.594 ; gain = 395.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   294|
|3     |LUT1   |    16|
|4     |LUT2   |   578|
|5     |LUT3   |   262|
|6     |LUT4   |   236|
|7     |LUT5   |    79|
|8     |LUT6   |   189|
|9     |FDCE   |    71|
|10    |FDPE   |     3|
|11    |FDRE   |    50|
|12    |LD     |    12|
|13    |LDCP   |     1|
|14    |IBUF   |    12|
|15    |IOBUF  |     2|
|16    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |  1822|
|2     |  five_ms        |clock_divider         |    89|
|3     |  nolabel_line25 |i2c_state_machine     |    71|
|4     |  nolabel_line35 |i2c_master            |   149|
|5     |  nolabel_line40 |shift_counter         |    13|
|6     |  nolabel_line42 |get_digit             |  1330|
|7     |  nolabel_line45 |alert                 |   132|
|8     |    light_toggle |clock_divider_0       |    83|
|9     |  sev_dec        |seven_segment_decoder |     7|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.594 ; gain = 395.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 919.594 ; gain = 266.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 919.594 ; gain = 395.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 932.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 12 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 932.219 ; gain = 638.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 932.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/brendendack/Downloads/Temperature_Control_Module_Project-20241210T211240Z-001/Temperature_Control_Module_Project/Temperature_Control_Module_Project.runs/synth_2/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 17:27:01 2024...
