<div id="pf307" class="pf w0 h0" data-page-no="307"><div class="pc pc307 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg307.png"/><div class="t m0 x20 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">GPIO memory map (continued)</div><div class="t m0 x88 h10 yf84 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 yf85 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 yf86 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f yf85 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 yf87 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 yf87 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h7 yf88 ff2 fs4 fc0 sc0 ls0 ws0">400F_F100<span class="_ _8f"> </span>Port Data Output Register (GPIOE_PDOR)<span class="_ _f"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">41.2.1/775</span></div><div class="t m0 x9a h7 yff8 ff2 fs4 fc0 sc0 ls0 ws0">400F_F104<span class="_ _8f"> </span>Port Set Output Register (GPIOE_PSOR)<span class="_ _8c"> </span>32</div><div class="t m0 x54 h7 yf89 ff2 fs4 fc0 sc0 ls0">W</div><div class="t m0 x12f h7 yff8 ff2 fs4 fc0 sc0 ls0">(always</div><div class="t m0 x130 h7 y258b ff2 fs4 fc0 sc0 ls0 ws0">reads 0)</div><div class="t m0 xe1 h7 yff8 ff2 fs4 fc0 sc0 ls0 ws24d">0000_0000h <span class="fc1">41.2.2/776</span></div><div class="t m0 x9a h7 y258c ff2 fs4 fc0 sc0 ls0 ws0">400F_F108<span class="_ _8f"> </span>Port Clear Output Register (GPIOE_PCOR)<span class="_ _1f"> </span>32</div><div class="t m0 x54 h7 yffa ff2 fs4 fc0 sc0 ls0">W</div><div class="t m0 x12f h7 y258c ff2 fs4 fc0 sc0 ls0">(always</div><div class="t m0 x130 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">reads 0)</div><div class="t m0 xe1 h7 y258c ff2 fs4 fc0 sc0 ls0 ws24d">0000_0000h <span class="fc1">41.2.3/776</span></div><div class="t m0 x9a h7 y1241 ff2 fs4 fc0 sc0 ls0 ws0">400F_F10C<span class="_ _186"> </span>Port Toggle Output Register (GPIOE_PTOR)<span class="_ _105"> </span>32</div><div class="t m0 x54 h7 y1a6a ff2 fs4 fc0 sc0 ls0">W</div><div class="t m0 x12f h7 y1241 ff2 fs4 fc0 sc0 ls0">(always</div><div class="t m0 x130 h7 y1207 ff2 fs4 fc0 sc0 ls0 ws0">reads 0)</div><div class="t m0 xe1 h7 y1241 ff2 fs4 fc0 sc0 ls0 ws24d">0000_0000h <span class="fc1">41.2.4/777</span></div><div class="t m0 x9a h7 y1208 ff2 fs4 fc0 sc0 ls0 ws0">400F_F110<span class="_ _8f"> </span>Port Data Input Register (GPIOE_PDIR)<span class="_ _20"> </span>32<span class="_ _42"> </span>R<span class="_ _11f"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">41.2.5/777</span></div><div class="t m0 x9a h7 y36eb ff2 fs4 fc0 sc0 ls0 ws0">400F_F114<span class="_ _8f"> </span>Port Data Direction Register (GPIOE_PDDR)<span class="_ _13b"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">41.2.6/778</span></div><div class="t m0 x9 h1b y36ec ff1 fsc fc0 sc0 ls0 ws0">41.2.1<span class="_ _b"> </span>Port Data Output Register (GPIO<span class="ff7 ws24e">x</span>_PDOR)</div><div class="t m0 x9 hf y442f ff3 fs5 fc0 sc0 ls0 ws0">This register configures the logic levels that are driven on each general-purpose output</div><div class="t m0 x9 hf y4430 ff3 fs5 fc0 sc0 ls0">pins.</div><div class="t m0 x10e h8 y4431 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y4432 ff3 fs5 fc0 sc0 ls0 ws0">Do not modify pin configuration registers associated with pins</div><div class="t m0 x3e hf y4433 ff3 fs5 fc0 sc0 ls0 ws0">not available in your selected package. All un-bonded pins not</div><div class="t m0 x3e hf y4434 ff3 fs5 fc0 sc0 ls0 ws0">available in your package will default to DISABLE state for</div><div class="t m0 x3e hf y4435 ff3 fs5 fc0 sc0 ls0 ws0">lowest power consumption.</div><div class="t m0 x9 h7 y4436 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 0h offset</div><div class="t m0 x2c h1d y4437 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y4438 ff2 fsd fc0 sc0 ls2ac">R<span class="fs4 ls0 v17">PDO</span></div><div class="t m0 x89 h1d y4439 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y443a ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xd8 h9 y443b ff1 fs2 fc0 sc0 ls0 ws20b">GPIO<span class="ff7">x</span><span class="ws0">_PDOR field descriptions</span></div><div class="t m0 x12c h10 y443c ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y443d ff2 fs4 fc0 sc0 ls0">31â€“0</div><div class="t m0 x3a h7 y443e ff2 fs4 fc0 sc0 ls0">PDO</div><div class="t m0 x83 h7 y443d ff2 fs4 fc0 sc0 ls0 ws0">Port Data Output</div><div class="t m0 x83 h7 y443f ff2 fs4 fc0 sc0 ls0 ws0">Register bits for un-bonded pins return a undefined value when read.</div><div class="t m0 x83 h7 y294b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</div><div class="t m0 x83 h7 y294c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</div><div class="t m0 x71 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 41 General-Purpose Input/Output (GPIO)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>775</div><a class="l" href="#pf307" data-dest-detail='[775,"XYZ",null,483.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:653.417000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf308" data-dest-detail='[776,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:626.917000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf308" data-dest-detail='[776,"XYZ",null,420.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:589.417000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf309" data-dest-detail='[777,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:551.917000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf309" data-dest-detail='[777,"XYZ",null,445.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:525.417000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30a" data-dest-detail='[778,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:509.917000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf307" data-dest-detail='[775,"XYZ",null,212.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:303.885000px;bottom:277.767000px;width:19.503000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
