{
  "creator": "Next Generation Place and Route (Version nextpnr-0.6-176-g257fbe54)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:89.1-97.10"
      },
      "ports": {
        "usart_rxp": {
          "direction": "input",
          "bits": [ 3878564 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 896, 896, 896, 896, 896, 1830577984 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3878562 ]
        }
      },
      "cells": {
        "usart_instance.led_reg_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:78.5-82.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878687 ],
            "Q": [ 3878677 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878688 ]
          }
        },
        "usart_instance.led_reg_DFFSE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:78.5-82.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878687 ],
            "Q": [ 3878679 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878690 ]
          }
        },
        "usart_instance.led_reg_DFFSE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:78.5-82.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878687 ],
            "Q": [ 3878681 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878692 ]
          }
        },
        "usart_instance.led_reg_DFFSE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:78.5-82.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878687 ],
            "Q": [ 3878683 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878694 ]
          }
        },
        "usart_instance.led_reg_DFFSE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:78.5-82.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878687 ],
            "Q": [ 3878685 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878696 ]
          }
        },
        "usart_instance.led_reg_DFFSE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:78.5-82.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878687 ],
            "Q": [ 3878675 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878698 ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878610 ],
            "CE": [ 3878700 ],
            "Q": [ 3878702 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878701 ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878610 ],
            "CE": [ 3878700 ],
            "Q": [ 3878705 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878704 ]
          }
        },
        "usart_instance.rx_data_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878717 ],
            "Q": [ 3878688 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878722 ]
          }
        },
        "usart_instance.rx_data_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878717 ],
            "Q": [ 3878690 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878688 ]
          }
        },
        "usart_instance.rx_data_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878717 ],
            "Q": [ 3878692 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878690 ]
          }
        },
        "usart_instance.rx_data_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878717 ],
            "Q": [ 3878694 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878692 ]
          }
        },
        "usart_instance.rx_data_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878717 ],
            "Q": [ 3878696 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878694 ]
          }
        },
        "usart_instance.rx_data_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878717 ],
            "Q": [ 3878698 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878696 ]
          }
        },
        "usart_instance.rx_data_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878717 ],
            "Q": [ 3878730 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878729 ]
          }
        },
        "usart_instance.rx_data_DFFSE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:33.5-76.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878872 ],
            "CE": [ 3878717 ],
            "Q": [ 3878722 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878730 ]
          }
        },
        "usart_instance.rx_r_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:14.5-17.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878739 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878738 ]
          }
        },
        "usart_instance.rx_rr_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:14.5-17.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878729 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878739 ]
          }
        },
        "usart_instance.led_LUT1_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878580 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878685 ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_2_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878610 ],
            "CE": [ 3878700 ],
            "Q": [ 3878710 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878710 ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878700 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878717 ],
            "A": [ 3878610 ]
          }
        },
        "usart_instance.rx_data_valid_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878734 ],
            "Q": [ 3878687 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878596 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878586 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878596 ],
            "B": [ 3878729 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878743 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878710 ],
            "B": [ 3878705 ],
            "A": [ 3878702 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_S0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878752 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878619 ],
            "A": [ 3878593 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878745 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878746 ],
            "CLK": [  ],
            "D": [ 3878752 ],
            "C": [ 3878750 ],
            "B": [ 3878663 ],
            "A": [ 3878655 ]
          }
        },
        "usart_instance.rx_rr_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878734 ],
            "CLK": [  ],
            "D": [ 3878596 ],
            "C": [ 3878729 ],
            "B": [ 3878629 ],
            "A": [ 3878604 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_S0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878750 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878596 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878596 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878759 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878596 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878839 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878763 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878596 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878764 ],
            "CLK": [  ],
            "D": [ 3878596 ],
            "C": [ 3878663 ],
            "B": [ 3878629 ],
            "A": [ 3878655 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878756 ],
            "CLK": [  ],
            "D": [ 3878647 ],
            "C": [ 3878640 ],
            "B": [ 3878626 ],
            "A": [ 3878589 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878838 ],
            "CLK": [  ],
            "D": [ 3878647 ],
            "C": [ 3878640 ],
            "B": [ 3878626 ],
            "A": [ 3878589 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878772 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878773 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878777 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878778 ],
            "CLK": [  ],
            "D": [ 3878596 ],
            "C": [ 3878663 ],
            "B": [ 3878629 ],
            "A": [ 3878655 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878834 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878791 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878792 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878833 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878796 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878797 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878825 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878804 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878805 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878809 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878810 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878826 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878820 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.led_LUT1_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878577 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878683 ]
          }
        },
        "usart_instance.led_LUT1_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878574 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878681 ]
          }
        },
        "usart_instance.usart_rxp_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:91.11-91.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878738 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:93.17-93.20"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878577 ],
            "PAD": [  ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878872 ]
          }
        },
        "usart_instance.led_LUT1_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878571 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878679 ]
          }
        },
        "usart_instance.led_LUT1_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878567 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878677 ]
          }
        },
        "usart_instance.led_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878583 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878675 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878747 ],
            "CLK": [  ],
            "D": [ 3878647 ],
            "C": [ 3878640 ],
            "B": [ 3878626 ],
            "A": [ 3878589 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878589 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [ 3878604 ],
            "B": [ 3878670 ],
            "A": [ 3878596 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878663 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [ 3878634 ],
            "B": [ 3878663 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878655 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [ 3878604 ],
            "B": [ 3878658 ],
            "A": [ 3878596 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878647 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [ 3878634 ],
            "B": [ 3878649 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878874 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878604 ],
            "SEL": [ 3878752 ],
            "I1": [ 3878783 ],
            "I0": [ 3878782 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:93.17-93.20"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878567 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:93.17-93.20"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878872 ],
            "GW9C_ALWAYS_LOW0": [ 3878872 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878583 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:93.17-93.20"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878571 ],
            "PAD": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878782 ],
            "SEL": [ 3878663 ],
            "I1": [ 3878786 ],
            "I0": [ 3878785 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878783 ],
            "SEL": [ 3878663 ],
            "I1": [ 3878815 ],
            "I0": [ 3878814 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878640 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [ 3878604 ],
            "B": [ 3878642 ],
            "A": [ 3878596 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878626 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [ 3878634 ],
            "B": [ 3878632 ],
            "A": [ 3878629 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878619 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [ 3878610 ],
            "C": [ 3878604 ],
            "B": [ 3878621 ],
            "A": [ 3878596 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878586 ],
            "Q": [ 3878593 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [ 3878610 ],
            "C": [ 3878604 ],
            "B": [ 3878602 ],
            "A": [ 3878596 ]
          }
        },
        "usart_instance.status_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878854 ],
            "CLK": [  ],
            "D": [ 3878634 ],
            "C": [ 3878604 ],
            "B": [ 3878586 ],
            "A": [ 3878743 ]
          }
        },
        "usart_instance.status_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878853 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878634 ],
            "B": [ 3878604 ],
            "A": [ 3878586 ]
          }
        },
        "usart_instance.status_DFFE_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878847 ],
            "Q": [ 3878596 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878596 ]
          }
        },
        "usart_instance.status_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878847 ],
            "Q": [ 3878629 ],
            "F": [  ],
            "CLK": [ 3878587 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878596 ],
            "A": [ 3878629 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:93.17-93.20"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878580 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:93.17-93.20"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878574 ],
            "PAD": [  ]
          }
        },
        "usart_instance.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:90.11-90.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878587 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878831 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878839 ],
            "I0": [ 3878838 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878830 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878834 ],
            "I0": [ 3878833 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878818 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878826 ],
            "I0": [ 3878825 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878817 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878821 ],
            "I0": [ 3878820 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878815 ],
            "SEL": [ 3878629 ],
            "I1": [ 3878831 ],
            "I0": [ 3878830 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878802 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878810 ],
            "I0": [ 3878809 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878789 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878797 ],
            "I0": [ 3878796 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878788 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878792 ],
            "I0": [ 3878791 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878717 ],
            "SEL": [ 3878747 ],
            "I1": [ 3878746 ],
            "I0": [ 3878745 ]
          }
        },
        "usart_instance.status_DFFE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878847 ],
            "SEL": [ 3878717 ],
            "I1": [ 3878854 ],
            "I0": [ 3878853 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878770 ],
            "SEL": [ 3878752 ],
            "I1": [ 3878778 ],
            "I0": [ 3878777 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878769 ],
            "SEL": [ 3878752 ],
            "I1": [ 3878773 ],
            "I0": [ 3878772 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878634 ],
            "SEL": [ 3878756 ],
            "I1": [ 3878755 ],
            "I0": [ 3878754 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878755 ],
            "SEL": [ 3878752 ],
            "I1": [ 3878764 ],
            "I0": [ 3878763 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878754 ],
            "SEL": [ 3878752 ],
            "I1": [ 3878759 ],
            "I0": [ 3878758 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878610 ],
            "SEL": [ 3878756 ],
            "I1": [ 3878770 ],
            "I0": [ 3878769 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878665 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878663 ],
            "A": [ 3878874 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878658 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878655 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878785 ],
            "SEL": [ 3878629 ],
            "I1": [ 3878789 ],
            "I0": [ 3878788 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_5_D_LUT3_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878649 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878647 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_4_D_LUT3_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878642 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878640 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878786 ],
            "SEL": [ 3878629 ],
            "I1": [ 3878802 ],
            "I0": [ 3878801 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_3_D_LUT3_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878632 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878626 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_2_D_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878621 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878619 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878814 ],
            "SEL": [ 3878629 ],
            "I1": [ 3878818 ],
            "I0": [ 3878817 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_1_D_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878602 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878593 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_D_LUT3_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878670 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878589 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878801 ],
            "SEL": [ 3878655 ],
            "I1": [ 3878805 ],
            "I0": [ 3878804 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_D_LUT3_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878704 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878705 ],
            "A": [ 3878872 ]
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878874 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878711 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878710 ],
            "A": [ 3878874 ]
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878701 ],
            "CLK": [  ],
            "D": [ 3878874 ],
            "C": [ 3878874 ],
            "B": [ 3878702 ],
            "A": [ 3878872 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878874 ]
          }
        }
      },
      "netnames": {
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878810 ] ,
          "attributes": {
            "ROUTING": "R23C5_F1;;1;R23C5_I1MUX0;R23C5_F1_DUMMY_I1MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878809 ] ,
          "attributes": {
            "ROUTING": "R23C5_F0;;1;R23C5_I0MUX0;R23C5_F0_DUMMY_I0MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878805 ] ,
          "attributes": {
            "ROUTING": "R23C5_F3;;1;R23C5_I1MUX2;R23C5_F3_DUMMY_I1MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878804 ] ,
          "attributes": {
            "ROUTING": "R23C5_F2;;1;R23C5_I0MUX2;R23C5_F2_DUMMY_I0MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878802 ] ,
          "attributes": {
            "ROUTING": "R23C5_OF0;;1;R23C5_I1MUX1;R23C5_OF0_DUMMY_I1MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878801 ] ,
          "attributes": {
            "ROUTING": "R23C5_OF2;;1;R23C5_I0MUX1;R23C5_OF2_DUMMY_I0MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878797 ] ,
          "attributes": {
            "ROUTING": "R23C5_F5;;1;R23C5_I1MUX4;R23C5_F5_DUMMY_I1MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878796 ] ,
          "attributes": {
            "ROUTING": "R23C5_F4;;1;R23C5_I0MUX4;R23C5_F4_DUMMY_I0MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878792 ] ,
          "attributes": {
            "ROUTING": "R23C5_F7;;1;R23C5_I1MUX6;R23C5_F7_DUMMY_I1MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878791 ] ,
          "attributes": {
            "ROUTING": "R23C5_F6;;1;R23C5_I0MUX6;R23C5_F6_DUMMY_I0MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878789 ] ,
          "attributes": {
            "ROUTING": "R23C5_OF4;;1;R23C5_I1MUX5;R23C5_OF4_DUMMY_I1MUX5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878788 ] ,
          "attributes": {
            "ROUTING": "R23C5_OF6;;1;R23C5_I0MUX5;R23C5_OF6_DUMMY_I0MUX5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878786 ] ,
          "attributes": {
            "ROUTING": "R23C5_OF1;;1;R23C5_I1MUX3;R23C5_OF1_DUMMY_I1MUX3;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878785 ] ,
          "attributes": {
            "ROUTING": "R23C5_OF5;;1;R23C5_I0MUX3;R23C5_OF5_DUMMY_I0MUX3;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3878783 ] ,
          "attributes": {
            "ROUTING": "R23C4_OF3;;1;R23C4_I1MUX7;R23C4_OF3_DUMMY_I1MUX7;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3878782 ] ,
          "attributes": {
            "ROUTING": "R23C5_OF3;;1;R23C4_I0MUX7;R23C4_OF3_DUMMY_I0MUX7;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878778 ] ,
          "attributes": {
            "ROUTING": "R21C3_F1;;1;R21C3_I1MUX0;R21C3_F1_DUMMY_I1MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878777 ] ,
          "attributes": {
            "ROUTING": "R21C3_F0;;1;R21C3_I0MUX0;R21C3_F0_DUMMY_I0MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878773 ] ,
          "attributes": {
            "ROUTING": "R21C3_F3;;1;R21C3_I1MUX2;R21C3_F3_DUMMY_I1MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878772 ] ,
          "attributes": {
            "ROUTING": "R21C3_F2;;1;R21C3_I0MUX2;R21C3_F2_DUMMY_I0MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3878770 ] ,
          "attributes": {
            "ROUTING": "R21C3_OF0;;1;R21C3_I1MUX1;R21C3_OF0_DUMMY_I1MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878769 ] ,
          "attributes": {
            "ROUTING": "R21C3_OF2;;1;R21C3_I0MUX1;R21C3_OF2_DUMMY_I0MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878764 ] ,
          "attributes": {
            "ROUTING": "R22C4_F1;;1;R22C4_I1MUX0;R22C4_F1_DUMMY_I1MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878763 ] ,
          "attributes": {
            "ROUTING": "R22C4_F0;;1;R22C4_I0MUX0;R22C4_F0_DUMMY_I0MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878759 ] ,
          "attributes": {
            "ROUTING": "R22C4_F3;;1;R22C4_I1MUX2;R22C4_F3_DUMMY_I1MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878758 ] ,
          "attributes": {
            "ROUTING": "R22C4_F2;;1;R22C4_I0MUX2;R22C4_F2_DUMMY_I0MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3878756 ] ,
          "attributes": {
            "ROUTING": "R22C3_E27;R22C3_F7_E270;1;R22C4_X04;R22C4_E271_X04;1;R22C4_SEL1;R22C4_X04_SEL1;1;R22C3_F7;;1;R22C3_N27;R22C3_F7_N270;1;R21C3_X04;R21C3_N271_X04;1;R21C3_SEL1;R21C3_X04_SEL1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878755 ] ,
          "attributes": {
            "ROUTING": "R22C4_OF0;;1;R22C4_I1MUX1;R22C4_OF0_DUMMY_I1MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878754 ] ,
          "attributes": {
            "ROUTING": "R22C4_OF2;;1;R22C4_I0MUX1;R22C4_OF2_DUMMY_I0MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878752 ] ,
          "attributes": {
            "ROUTING": "R21C3_SEL0;R21C3_X05_SEL0;1;R22C3_EW20;R22C3_F6_EW20;1;R22C4_S26;R22C4_E121_S260;1;R23C4_X03;R23C4_S261_X03;1;R23C4_SEL7;R23C4_X03_SEL7;1;R22C3_N26;R22C3_F6_N260;1;R21C3_X05;R21C3_N261_X05;1;R21C3_SEL2;R21C3_X05_SEL2;1;R22C4_SEL2;R22C4_E261_SEL2;1;R22C3_N13;R22C3_F6_N130;1;R21C3_D5;R21C3_N131_D5;1;R22C3_F6;;1;R22C3_E26;R22C3_F6_E260;1;R22C4_SEL0;R22C4_E261_SEL0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3878750 ] ,
          "attributes": {
            "ROUTING": "R21C3_F6;;1;R21C3_C5;R21C3_F6_C5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878747 ] ,
          "attributes": {
            "ROUTING": "R22C3_F5;;1;R22C3_N25;R22C3_F5_N250;1;R21C3_X06;R21C3_N251_X06;1;R21C3_SEL4;R21C3_X06_SEL4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878746 ] ,
          "attributes": {
            "ROUTING": "R21C3_F5;;1;R21C3_I1MUX4;R21C3_F5_DUMMY_I1MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878745 ] ,
          "attributes": {
            "ROUTING": "R21C3_F4;;1;R21C3_I0MUX4;R21C3_F4_DUMMY_I0MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R17C3_F7;;1;R17C3_S27;R17C3_F7_S270;1;R19C3_E27;R19C3_S272_E270;1;R19C4_S27;R19C4_E271_S270;1;R21C4_X06;R21C4_S272_X06;1;R21C4_A5;R21C4_X06_A5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_r": {
          "hide_name": 0,
          "bits": [ 3878739 ] ,
          "attributes": {
            "ROUTING": "R24C3_Q1;;1;R24C3_X02;R24C3_Q1_X02;1;R24C3_A0;R24C3_X02_A0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:13.9-13.13",
            "hdlname": "usart_instance rx_r"
          }
        },
        "usart_instance.usart_rxp": {
          "hide_name": 0,
          "bits": [ 3878738 ] ,
          "attributes": {
            "ROUTING": "R29C2_Q6;;1;R29C2_N26;R29C2_Q6_N260;1;R27C2_N26;R27C2_N262_N260;1;R25C2_N27;R25C2_N262_N270;1;R24C2_E27;R24C2_N271_E270;1;R24C3_A1;R24C3_E271_A1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:3.11-3.20",
            "hdlname": "usart_instance usart_rxp"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878834 ] ,
          "attributes": {
            "ROUTING": "R23C4_F3;;1;R23C4_I1MUX2;R23C4_F3_DUMMY_I1MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.rx_data_valid_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878734 ] ,
          "attributes": {
            "ROUTING": "R24C3_F6;;1;R24C3_X07;R24C3_F6_X07;1;R24C3_CE1;R24C3_X07_CE1;1"
          }
        },
        "usart_instance.rx_data[7]": {
          "hide_name": 0,
          "bits": [ 3878730 ] ,
          "attributes": {
            "ROUTING": "R24C3_Q4;;1;R24C3_E10;R24C3_Q4_E100;1;R24C3_A5;R24C3_E100_A5;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_rr": {
          "hide_name": 0,
          "bits": [ 3878729 ] ,
          "attributes": {
            "ROUTING": "R24C3_B7;R24C3_X05_B7;1;R24C3_C6;R24C3_X05_C6;1;R24C3_Q0;;1;R24C3_X05;R24C3_Q0_X05;1;R24C3_A4;R24C3_X05_A4;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:13.15-13.20",
            "hdlname": "usart_instance rx_rr"
          }
        },
        "usart_instance.rx_data[6]": {
          "hide_name": 0,
          "bits": [ 3878722 ] ,
          "attributes": {
            "ROUTING": "R24C3_Q5;;1;R24C3_W13;R24C3_Q5_W130;1;R24C2_A2;R24C2_W131_A2;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:58.37-58.54|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878717 ] ,
          "attributes": {
            "ROUTING": "R24C3_W25;R24C3_S251_W250;1;R24C2_X08;R24C2_W251_X08;1;R24C2_CE1;R24C2_X08_CE1;1;R19C3_N25;R19C3_N242_N250;1;R18C3_X04;R18C3_N251_X04;1;R18C3_B0;R18C3_X04_B0;1;R21C2_CE1;R21C2_X07_CE1;1;R21C3_E24;R21C3_OF4_E240;1;R21C4_X07;R21C4_E241_X07;1;R21C4_SEL4;R21C4_X07_SEL4;1;R18C2_CE1;R18C2_X07_CE1;1;R23C3_S25;R23C3_S242_S250;1;R24C3_X06;R24C3_S251_X06;1;R24C3_CE2;R24C3_X06_CE2;1;R18C3_W24;R18C3_N241_W240;1;R18C2_X07;R18C2_W241_X07;1;R18C2_CE0;R18C2_X07_CE0;1;R21C3_N24;R21C3_OF4_N240;1;R19C3_N24;R19C3_N242_N240;1;R21C3_W24;R21C3_OF4_W240;1;R21C2_X07;R21C2_W241_X07;1;R21C3_OF4;;1;R21C3_S24;R21C3_OF4_S240;1;R23C3_W24;R23C3_S242_W240;1;R23C2_X07;R23C2_W241_X07;1;R23C2_CE1;R23C2_X07_CE1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878833 ] ,
          "attributes": {
            "ROUTING": "R23C4_F2;;1;R23C4_I0MUX2;R23C4_F2_DUMMY_I0MUX2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3878711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "usart_instance.rx_cur_index[0]": {
          "hide_name": 0,
          "bits": [ 3878710 ] ,
          "attributes": {
            "ROUTING": "R17C3_W25;R17C3_N111_W250;1;R17C3_B1;R17C3_W250_B1;1;R18C3_SN10;R18C3_Q5_SN10;1;R17C3_C7;R17C3_N111_C7;1;R18C3_Q5;;1;R18C3_A5;R18C3_Q5_A5;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:29.15-29.27",
            "hdlname": "usart_instance rx_cur_index"
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878708 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:58.37-58.54|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3878707 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:58.37-58.54|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_cur_index[1]": {
          "hide_name": 0,
          "bits": [ 3878705 ] ,
          "attributes": {
            "ROUTING": "R17C3_X08;R17C3_Q5_X08;1;R17C3_B7;R17C3_X08_B7;1;R17C3_Q5;;1;R17C3_X04;R17C3_Q5_X04;1;R17C3_B2;R17C3_X04_B2;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:29.15-29.27",
            "hdlname": "usart_instance rx_cur_index"
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3878704 ] ,
          "attributes": {
            "ROUTING": "R17C3_F2;;1;R17C3_X05;R17C3_F2_X05;1;R17C3_A5;R17C3_X05_A5;1"
          }
        },
        "usart_instance.rx_cur_index[2]": {
          "hide_name": 0,
          "bits": [ 3878702 ] ,
          "attributes": {
            "ROUTING": "R17C3_A7;R17C3_X03_A7;1;R17C3_Q4;;1;R17C3_X03;R17C3_Q4_X03;1;R17C3_B3;R17C3_X03_B3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:29.15-29.27",
            "hdlname": "usart_instance rx_cur_index"
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 3878701 ] ,
          "attributes": {
            "ROUTING": "R17C3_F3;;1;R17C3_E10;R17C3_F3_E100;1;R17C3_A4;R17C3_E100_A4;1"
          }
        },
        "usart_instance.rx_cur_index_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878700 ] ,
          "attributes": {
            "ROUTING": "R18C3_X05;R18C3_F0_X05;1;R18C3_CE2;R18C3_X05_CE2;1;R18C3_F0;;1;R18C3_N20;R18C3_F0_N200;1;R17C3_X07;R17C3_N201_X07;1;R17C3_CE2;R17C3_X07_CE2;1"
          }
        },
        "usart_instance.rx_data[0]": {
          "hide_name": 0,
          "bits": [ 3878698 ] ,
          "attributes": {
            "ROUTING": "R18C2_Q3;;1;R18C2_SN10;R18C2_Q3_SN10;1;R17C2_A2;R17C2_N111_A2;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_data[1]": {
          "hide_name": 0,
          "bits": [ 3878696 ] ,
          "attributes": {
            "ROUTING": "R18C2_A3;R18C2_N210_A3;1;R18C2_Q1;;1;R18C2_N21;R18C2_Q1_N210;1;R17C2_X02;R17C2_N211_X02;1;R17C2_A1;R17C2_X02_A1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_data[2]": {
          "hide_name": 0,
          "bits": [ 3878694 ] ,
          "attributes": {
            "ROUTING": "R21C2_X06;R21C2_Q3_X06;1;R21C2_A4;R21C2_X06_A4;1;R21C2_Q3;;1;R21C2_N10;R21C2_Q3_N100;1;R20C2_N20;R20C2_N101_N200;1;R18C2_X01;R18C2_N202_X01;1;R18C2_A1;R18C2_X01_A1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_data[3]": {
          "hide_name": 0,
          "bits": [ 3878692 ] ,
          "attributes": {
            "ROUTING": "R23C2_X02;R23C2_Q3_X02;1;R23C2_A1;R23C2_X02_A1;1;R23C2_Q3;;1;R23C2_N23;R23C2_Q3_N230;1;R21C2_X02;R21C2_N232_X02;1;R21C2_A3;R21C2_X02_A3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_data[4]": {
          "hide_name": 0,
          "bits": [ 3878690 ] ,
          "attributes": {
            "ROUTING": "R24C2_X02;R24C2_Q3_X02;1;R24C2_A1;R24C2_X02_A1;1;R24C2_Q3;;1;R24C2_SN10;R24C2_Q3_SN10;1;R23C2_A3;R23C2_N111_A3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_data[5]": {
          "hide_name": 0,
          "bits": [ 3878688 ] ,
          "attributes": {
            "ROUTING": "R24C2_A4;R24C2_X05_A4;1;R24C2_Q2;;1;R24C2_X05;R24C2_Q2_X05;1;R24C2_A3;R24C2_X05_A3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:28.15-28.22",
            "hdlname": "usart_instance rx_data"
          }
        },
        "usart_instance.rx_data_valid": {
          "hide_name": 0,
          "bits": [ 3878687 ] ,
          "attributes": {
            "ROUTING": "R24C3_EW10;R24C3_Q3_EW10;1;R24C2_N21;R24C2_W111_N210;1;R23C2_CE0;R23C2_N211_CE0;1;R21C2_X05;R21C2_N261_X05;1;R21C2_CE2;R21C2_X05_CE2;1;R24C2_CE2;R24C2_X06_CE2;1;R17C2_CE1;R17C2_X06_CE1;1;R24C2_N23;R24C2_W231_N230;1;R22C2_N26;R22C2_N232_N260;1;R20C2_N27;R20C2_N262_N270;1;R18C2_N27;R18C2_N272_N270;1;R17C2_X06;R17C2_N271_X06;1;R17C2_CE0;R17C2_X06_CE0;1;R24C3_Q3;;1;R24C3_W23;R24C3_Q3_W230;1;R24C2_X06;R24C2_W231_X06;1;R24C2_CE0;R24C2_X06_CE0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:30.9-30.22",
            "hdlname": "usart_instance rx_data_valid"
          }
        },
        "usart_instance.led_reg[1]": {
          "hide_name": 0,
          "bits": [ 3878685 ] ,
          "attributes": {
            "ROUTING": "R17C2_Q1;;1;R17C2_E13;R17C2_Q1_E130;1;R17C2_A6;R17C2_E130_A6;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:19.15-19.22",
            "hdlname": "usart_instance led_reg"
          }
        },
        "usart_instance.led_reg[2]": {
          "hide_name": 0,
          "bits": [ 3878683 ] ,
          "attributes": {
            "ROUTING": "R21C2_Q4;;1;R21C2_X03;R21C2_Q4_X03;1;R21C2_A1;R21C2_X03_A1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:19.15-19.22",
            "hdlname": "usart_instance led_reg"
          }
        },
        "usart_instance.led_reg[3]": {
          "hide_name": 0,
          "bits": [ 3878681 ] ,
          "attributes": {
            "ROUTING": "R23C2_Q1;;1;R23C2_SN20;R23C2_Q1_SN20;1;R22C2_A7;R22C2_N121_A7;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:19.15-19.22",
            "hdlname": "usart_instance led_reg"
          }
        },
        "usart_instance.led_reg[4]": {
          "hide_name": 0,
          "bits": [ 3878679 ] ,
          "attributes": {
            "ROUTING": "R24C2_Q1;;1;R24C2_S10;R24C2_Q1_S100;1;R25C2_A7;R25C2_S101_A7;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:19.15-19.22",
            "hdlname": "usart_instance led_reg"
          }
        },
        "usart_instance.led_reg[5]": {
          "hide_name": 0,
          "bits": [ 3878677 ] ,
          "attributes": {
            "ROUTING": "R24C2_Q4;;1;R24C2_S13;R24C2_Q4_S130;1;R25C2_A2;R25C2_S131_A2;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:19.15-19.22",
            "hdlname": "usart_instance led_reg"
          }
        },
        "usart_instance.led_reg[0]": {
          "hide_name": 0,
          "bits": [ 3878675 ] ,
          "attributes": {
            "ROUTING": "R17C2_Q2;;1;R17C2_N22;R17C2_Q2_N220;1;R15C2_X05;R15C2_N222_X05;1;R15C2_A3;R15C2_X05_A3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:19.15-19.22",
            "hdlname": "usart_instance led_reg"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878839 ] ,
          "attributes": {
            "ROUTING": "R23C4_F1;;1;R23C4_I1MUX0;R23C4_F1_DUMMY_I1MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878672 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878670 ] ,
          "attributes": {
            "ROUTING": "R22C3_F2;;1;R22C3_SN10;R22C3_F2_SN10;1;R23C3_B2;R23C3_S111_B2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878830 ] ,
          "attributes": {
            "ROUTING": "R23C4_OF2;;1;R23C4_I0MUX1;R23C4_OF2_DUMMY_I0MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3878665 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "usart_instance.BaudRateCnt[0]": {
          "hide_name": 0,
          "bits": [ 3878663 ] ,
          "attributes": {
            "ROUTING": "R23C4_E20;R23C4_S201_E200;1;R23C5_X01;R23C5_E201_X01;1;R23C5_SEL3;R23C5_X01_SEL3;1;R22C4_S20;R22C4_S101_S200;1;R23C4_X01;R23C4_S201_X01;1;R23C4_SEL3;R23C4_X01_SEL3;1;R21C2_S22;R21C2_W222_S220;1;R22C2_X07;R22C2_S221_X07;1;R22C2_B1;R22C2_X07_B1;1;R21C4_W22;R21C4_Q2_W220;1;R21C3_X01;R21C3_W221_X01;1;R21C3_B5;R21C3_X01_B5;1;R21C4_X01;R21C4_Q2_X01;1;R21C4_B2;R21C4_X01_B2;1;R21C4_S10;R21C4_Q2_S100;1;R22C4_C1;R22C4_S101_C1;1;R21C4_Q2;;1;R21C4_W10;R21C4_Q2_W100;1;R21C3_C1;R21C3_W101_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3878660 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878658 ] ,
          "attributes": {
            "ROUTING": "R22C2_F2;;1;R22C2_E13;R22C2_F2_E130;1;R22C3_S27;R22C3_E131_S270;1;R23C3_B5;R23C3_S271_B5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt[1]": {
          "hide_name": 0,
          "bits": [ 3878655 ] ,
          "attributes": {
            "ROUTING": "R22C3_N23;R22C3_N131_N230;1;R21C3_A5;R21C3_N231_A5;1;R22C3_E23;R22C3_N131_E230;1;R22C4_X02;R22C4_E231_X02;1;R22C4_A1;R22C4_X02_A1;1;R23C4_SEL0;R23C4_X08_SEL0;1;R23C5_SEL6;R23C5_X08_SEL6;1;R23C5_SEL2;R23C5_X08_SEL2;1;R23C5_SEL4;R23C5_X08_SEL4;1;R23C5_X08;R23C5_E252_X08;1;R23C5_SEL0;R23C5_X08_SEL0;1;R23C3_E25;R23C3_Q5_E250;1;R23C4_X08;R23C4_E251_X08;1;R23C4_SEL6;R23C4_X08_SEL6;1;R22C3_W23;R22C3_N131_W230;1;R22C2_B2;R22C2_W231_B2;1;R23C3_N13;R23C3_Q5_N130;1;R23C4_SEL4;R23C4_X08_SEL4;1;R23C4_SEL2;R23C4_X08_SEL2;1;R23C3_Q5;;1;R23C3_N25;R23C3_Q5_N250;1;R21C3_A1;R21C3_N252_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878826 ] ,
          "attributes": {
            "ROUTING": "R23C4_F5;;1;R23C4_I1MUX4;R23C4_F5_DUMMY_I1MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_6_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878651 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_5_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878649 ] ,
          "attributes": {
            "ROUTING": "R22C2_F3;;1;R22C2_E23;R22C2_F3_E230;1;R22C4_B4;R22C4_E232_B4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt[2]": {
          "hide_name": 0,
          "bits": [ 3878647 ] ,
          "attributes": {
            "ROUTING": "R22C3_D7;R22C3_W121_D7;1;R22C4_EW20;R22C4_Q4_EW20;1;R22C3_D5;R22C3_W121_D5;1;R22C4_EW10;R22C4_Q4_EW10;1;R22C3_W21;R22C3_W111_W210;1;R22C2_B3;R22C2_W211_B3;1;R22C4_Q4;;1;R22C4_SN20;R22C4_Q4_SN20;1;R23C4_D0;R23C4_S121_D0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:10.36-10.47",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878825 ] ,
          "attributes": {
            "ROUTING": "R23C4_F4;;1;R23C4_I0MUX4;R23C4_F4_DUMMY_I0MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_5_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878644 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_4_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878642 ] ,
          "attributes": {
            "ROUTING": "R22C2_F4;;1;R22C2_SN10;R22C2_F4_SN10;1;R23C2_E21;R23C2_S111_E210;1;R23C3_B1;R23C3_E211_B1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt[3]": {
          "hide_name": 0,
          "bits": [ 3878640 ] ,
          "attributes": {
            "ROUTING": "R22C3_C7;R22C3_N111_C7;1;R23C3_SN10;R23C3_Q1_SN10;1;R22C3_C5;R22C3_N111_C5;1;R23C2_N26;R23C2_W121_N260;1;R22C2_X03;R22C2_N261_X03;1;R22C2_B4;R22C2_X03_B4;1;R23C3_Q1;;1;R23C3_EW20;R23C3_Q1_EW20;1;R23C4_C0;R23C4_E121_C0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:10.36-10.47",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878821 ] ,
          "attributes": {
            "ROUTING": "R23C4_F7;;1;R23C4_I1MUX6;R23C4_F7_DUMMY_I1MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_4_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878637 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_3_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878634 ] ,
          "attributes": {
            "ROUTING": "R21C4_D5;R21C4_X02_D5;1;R21C4_X08;R21C4_N211_X08;1;R21C4_C4;R21C4_X08_C4;1;R22C4_C4;R22C4_E230_C4;1;R22C4_W10;R22C4_OF1_W100;1;R22C4_E23;R22C4_W100_E230;1;R22C4_C5;R22C4_E230_C5;1;R22C4_OF1;;1;R22C4_N21;R22C4_OF1_N210;1;R21C4_X02;R21C4_N211_X02;1;R21C4_C2;R21C4_X02_C2;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878632 ] ,
          "attributes": {
            "ROUTING": "R22C2_F5;;1;R22C2_E25;R22C2_F5_E250;1;R22C4_X08;R22C4_E252_X08;1;R22C4_B5;R22C4_X08_B5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_3_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878629 ] ,
          "attributes": {
            "ROUTING": "R24C3_X08;R24C3_W271_X08;1;R24C3_B6;R24C3_X08_B6;1;R23C4_SEL1;R23C4_X04_SEL1;1;R21C4_W13;R21C4_Q1_W130;1;R21C3_A6;R21C3_W131_A6;1;R23C4_X04;R23C4_S271_X04;1;R23C4_SEL5;R23C4_X04_SEL5;1;R23C5_SEL5;R23C5_X04_SEL5;1;R21C4_W21;R21C4_Q1_W210;1;R21C3_B1;R21C3_W211_B1;1;R23C5_SEL1;R23C5_X04_SEL1;1;R24C3_A7;R24C3_W271_A7;1;R21C4_N13;R21C4_Q1_N130;1;R21C4_A2;R21C4_N130_A2;1;R21C4_N10;R21C4_Q1_N100;1;R21C4_A1;R21C4_N100_A1;1;R22C4_A5;R22C4_S211_A5;1;R22C4_A4;R22C4_S211_A4;1;R21C4_S21;R21C4_Q1_S210;1;R22C4_B1;R22C4_S211_B1;1;R24C3_A3;R24C3_W271_A3;1;R24C4_W27;R24C4_S272_W270;1;R23C4_E27;R23C4_S271_E270;1;R23C5_X04;R23C5_E271_X04;1;R21C4_Q1;;1;R22C4_A0;R22C4_S131_A0;1;R22C4_S27;R22C4_S131_S270;1;R22C4_A2;R22C4_S131_A2;1;R21C4_S13;R21C4_Q1_S130;1;R22C4_A3;R22C4_S131_A3;1",
            "hdlname": "usart_instance status",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:27.15-27.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt[4]": {
          "hide_name": 0,
          "bits": [ 3878626 ] ,
          "attributes": {
            "ROUTING": "R22C3_B7;R22C3_X08_B7;1;R22C3_X08;R22C3_W251_X08;1;R22C3_B5;R22C3_X08_B5;1;R22C4_W25;R22C4_Q5_W250;1;R22C2_X08;R22C2_W252_X08;1;R22C2_B5;R22C2_X08_B5;1;R22C4_Q5;;1;R22C4_SN10;R22C4_Q5_SN10;1;R23C4_B0;R23C4_S111_B0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:10.36-10.47",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878820 ] ,
          "attributes": {
            "ROUTING": "R23C4_F6;;1;R23C4_I0MUX6;R23C4_F6_DUMMY_I0MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_3_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878623 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_2_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878621 ] ,
          "attributes": {
            "ROUTING": "R22C3_F0;;1;R22C3_S20;R22C3_F0_S200;1;R23C3_X07;R23C3_S201_X07;1;R23C3_B0;R23C3_X07_B0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt[5]": {
          "hide_name": 0,
          "bits": [ 3878619 ] ,
          "attributes": {
            "ROUTING": "R22C3_B6;R22C3_X07_B6;1;R23C3_Q0;;1;R23C3_N20;R23C3_Q0_N200;1;R22C3_X07;R22C3_N201_X07;1;R22C3_B0;R22C3_X07_B0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:10.36-10.47",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878818 ] ,
          "attributes": {
            "ROUTING": "R23C4_OF4;;1;R23C4_I1MUX5;R23C4_OF4_DUMMY_I1MUX5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878874 ] ,
          "attributes": {
            "ROUTING": "R22C2_C2;R22C2_X04_C2;1;R22C3_C0;R22C3_X04_C0;1;R22C2_C5;R22C2_S220_C5;1;R17C3_C0;R17C3_N220_C0;1;R17C3_D3;R17C3_E260_D3;1;R22C2_D2;R22C2_E260_D2;1;R22C2_D5;R22C2_X04_D5;1;R17C3_E26;R17C3_VCC_E260;1;R17C3_D2;R17C3_E260_D2;1;R22C3_D0;R22C3_S260_D0;1;R22C2_S22;R22C2_VCC_S220;1;R22C2_C4;R22C2_S220_C4;1;R22C2_C3;R22C2_X04_C3;1;R17C3_N22;R17C3_VCC_N220;1;R17C3_C1;R17C3_N220_C1;1;R17C3_N20;R17C3_VCC_N200;1;R17C3_A1;R17C3_N200_A1;1;R22C2_E27;R22C2_VCC_E270;1;R22C2_D1;R22C2_E270_D1;1;R17C3_E27;R17C3_VCC_E270;1;R17C3_D1;R17C3_E270_D1;1;R22C3_C1;R22C3_X04_C1;1;R22C3_S26;R22C3_VCC_S260;1;R22C3_D1;R22C3_S260_D1;1;R22C4_W22;R22C4_VCC_W220;1;R22C3_D2;R22C3_W221_D2;1;R22C2_C0;R22C2_X04_C0;1;R22C2_C1;R22C2_X04_C1;1;R17C3_C2;R17C3_W220_C2;1;R22C2_E26;R22C2_VCC_E260;1;R22C2_D3;R22C2_E260_D3;1;R22C3_X04;R22C3_VCC_X04;1;R22C3_C2;R22C3_X04_C2;1;R17C3_W22;R17C3_VCC_W220;1;R17C3_C3;R17C3_W220_C3;1;R22C2_N20;R22C2_VCC_N200;1;R22C2_A1;R22C2_N200_A1;1;VCC;;1;R22C2_X04;R22C2_VCC_X04;1;R22C2_D4;R22C2_X04_D4;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878872 ] ,
          "attributes": {
            "ROUTING": "R22C3_N21;R22C3_VSS_N210;1;R22C3_A2;R22C3_N210_A2;1;R22C2_A3;R22C2_N210_A3;1;R21C3_W21;R21C3_VSS_W210;1;R21C2_LSR2;R21C2_W211_LSR2;1;R15C1_D6;R15C1_W260_D6;1;R17C2_LSR0;R17C2_S271_LSR0;1;R22C2_N21;R22C2_VSS_N210;1;R22C2_A2;R22C2_N210_A2;1;R15C1_W26;R15C1_VSS_W260;1;R15C1_C6;R15C1_E261_C6;1;R22C2_A5;R22C2_W210_A5;1;R17C3_A3;R17C3_N210_A3;1;R23C1_E25;R23C1_VSS_E250;1;R23C2_X08;R23C2_E251_X08;1;R23C2_LSR0;R23C2_X08_LSR0;1;R25C3_N27;R25C3_VSS_N270;1;R24C3_LSR2;R24C3_N271_LSR2;1;R24C2_LSR0;R24C2_E271_LSR0;1;R22C3_A1;R22C3_E210_A1;1;R17C3_N21;R17C3_VSS_N210;1;R17C3_A2;R17C3_N210_A2;1;R22C3_E21;R22C3_VSS_E210;1;R22C3_A0;R22C3_E210_A0;1;R22C2_W21;R22C2_VSS_W210;1;R22C2_A4;R22C2_W210_A4;1;R16C2_S27;R16C2_VSS_S270;1;R17C2_LSR1;R17C2_S271_LSR1;1;VSS;;1;R24C1_E27;R24C1_VSS_E270;1;R24C2_LSR2;R24C2_E271_LSR2;1"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_1_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878614 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_2_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878613 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:43.32-43.48|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_1_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878610 ] ,
          "attributes": {
            "ROUTING": "R18C3_X08;R18C3_N211_X08;1;R18C3_LSR2;R18C3_X08_LSR2;1;R17C3_X06;R17C3_N212_X06;1;R17C3_LSR2;R17C3_X06_LSR2;1;R21C3_N21;R21C3_OF1_N210;1;R19C3_N21;R19C3_N212_N210;1;R18C3_X02;R18C3_N211_X02;1;R18C3_A0;R18C3_X02_A0;1;R23C3_X06;R23C3_S212_X06;1;R23C3_D0;R23C3_X06_D0;1;R21C3_OF1;;1;R21C3_S21;R21C3_OF1_S210;1;R23C3_X02;R23C3_S212_X02;1;R23C3_D4;R23C3_X02_D4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_1_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878604 ] ,
          "attributes": {
            "ROUTING": "R24C4_W22;R24C4_S121_W220;1;R24C3_X01;R24C3_W221_X01;1;R24C3_A6;R24C3_X01_A6;1;R23C4_SN20;R23C4_OF7_SN20;1;R22C4_N22;R22C4_N121_N220;1;R21C4_C5;R21C4_N221_C5;1;R23C4_N27;R23C4_OF7_N270;1;R21C4_B4;R21C4_N272_B4;1;R23C3_C2;R23C3_X04_C2;1;R23C3_C4;R23C3_X08_C4;1;R23C3_X08;R23C3_W271_X08;1;R23C3_C5;R23C3_X08_C5;1;R23C3_C1;R23C3_X04_C1;1;R23C4_OF7;;1;R23C4_W27;R23C4_OF7_W270;1;R23C3_X04;R23C3_W271_X04;1;R23C3_C0;R23C3_X04_C0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_1_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878602 ] ,
          "attributes": {
            "ROUTING": "R22C3_F1;;1;R22C3_SN20;R22C3_F1_SN20;1;R23C3_B4;R23C3_S121_B4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt_DFFE_Q_1_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878596 ] ,
          "attributes": {
            "ROUTING": "R21C4_EW10;R21C4_Q0_EW10;1;R21C3_B6;R21C3_W111_B6;1;R23C3_S20;R23C3_W201_S200;1;R24C3_C7;R24C3_S201_C7;1;R24C4_W20;R24C4_S201_W200;1;R23C4_S20;R23C4_S202_S200;1;R24C3_D6;R24C3_W201_D6;1;R21C4_N20;R21C4_Q0_N200;1;R21C4_A0;R21C4_N200_A0;1;R21C4_X05;R21C4_Q0_X05;1;R21C4_B1;R21C4_X05_B1;1;R21C4_SN20;R21C4_Q0_SN20;1;R22C4_D1;R22C4_S121_D1;1;R23C3_A2;R23C3_X05_A2;1;R23C3_A5;R23C3_X05_A5;1;R23C3_X05;R23C3_W201_X05;1;R23C3_A4;R23C3_X05_A4;1;R23C3_A1;R23C3_X01_A1;1;R23C4_W20;R23C4_S202_W200;1;R23C3_X01;R23C3_W201_X01;1;R23C3_A0;R23C3_X01_A0;1;R21C4_EW20;R21C4_Q0_EW20;1;R21C3_D1;R21C3_W121_D1;1;R22C4_B0;R22C4_S111_B0;1;R22C4_B2;R22C4_S111_B2;1;R21C4_SN10;R21C4_Q0_SN10;1;R22C4_B3;R22C4_S111_B3;1;R21C4_Q0;;1;R21C4_S20;R21C4_Q0_S200;1;R23C4_S21;R23C4_S202_S210;1;R24C4_W21;R24C4_S211_W210;1;R24C3_B3;R24C3_W211_B3;1",
            "hdlname": "usart_instance status",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:27.15-27.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.BaudRateCnt[6]": {
          "hide_name": 0,
          "bits": [ 3878593 ] ,
          "attributes": {
            "ROUTING": "R22C3_X03;R22C3_N241_X03;1;R22C3_A6;R22C3_X03_A6;1;R23C3_Q4;;1;R23C3_N24;R23C3_Q4_N240;1;R22C3_X05;R22C3_N241_X05;1;R22C3_B1;R22C3_X05_B1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:10.36-10.47",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878817 ] ,
          "attributes": {
            "ROUTING": "R23C4_OF6;;1;R23C4_I0MUX5;R23C4_OF6_DUMMY_I0MUX5;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "usart_instance.BaudRateCnt[7]": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R22C3_A7;R22C3_N121_A7;1;R23C3_SN20;R23C3_Q2_SN20;1;R22C3_A5;R22C3_N121_A5;1;R23C3_N22;R23C3_Q2_N220;1;R22C3_X01;R22C3_N221_X01;1;R22C3_B2;R22C3_X01_B2;1;R23C3_Q2;;1;R23C3_EW10;R23C3_Q2_EW10;1;R23C4_A0;R23C4_E111_A0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:10.36-10.47",
            "hdlname": "usart_instance BaudRateCnt"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878831 ] ,
          "attributes": {
            "ROUTING": "R23C4_OF0;;1;R23C4_I1MUX1;R23C4_OF0_DUMMY_I1MUX1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "usart_instance.clk": {
          "hide_name": 0,
          "bits": [ 3878587 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R23C3_CLK1;R23C3_GB00_CLK1;5;R23C4_GBO0;R23C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R23C3_CLK2;R23C3_GB00_CLK2;5;R23C3_CLK0;R23C3_GB00_CLK0;5;R22C4_CLK2;R22C4_GB00_CLK2;5;R22C4_GBO0;R22C4_GT00_GBO0;5;R21C4_CLK1;R21C4_GB00_CLK1;5;R21C4_GBO0;R21C4_GT00_GBO0;5;R24C2_CLK2;R24C2_GB00_CLK2;5;R24C4_GBO0;R24C4_GT00_GBO0;5;R24C2_CLK0;R24C2_GB00_CLK0;5;R23C2_CLK0;R23C2_GB00_CLK0;5;R21C2_CLK2;R21C2_GB00_CLK2;5;R17C2_CLK0;R17C2_GB00_CLK0;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C2_CLK1;R17C2_GB00_CLK1;5;R17C3_CLK2;R17C3_GB00_CLK2;5;R18C3_CLK2;R18C3_GB00_CLK2;5;R18C4_GBO0;R18C4_GT00_GBO0;5;R24C2_CLK1;R24C2_GB00_CLK1;5;R23C2_CLK1;R23C2_GB00_CLK1;5;R21C2_CLK1;R21C2_GB00_CLK1;5;R18C2_CLK0;R18C2_GB00_CLK0;5;R18C2_CLK1;R18C2_GB00_CLK1;5;R24C3_CLK2;R24C3_GB00_CLK2;5;R24C3_CLK1;R24C3_GB00_CLK1;5;R24C3_CLK0;R24C3_GB00_CLK0;5;R21C4_CLK0;R21C4_GB00_CLK0;5",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:2.11-2.14",
            "hdlname": "usart_instance clk"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878586 ] ,
          "attributes": {
            "ROUTING": "R23C3_CE0;R23C3_N211_CE0;1;R23C3_CE2;R23C3_N211_CE2;1;R21C4_N24;R21C4_N212_N240;1;R21C4_B5;R21C4_N240_B5;1;R22C4_CE2;R22C4_N211_CE2;1;R24C3_S10;R24C3_F7_S100;1;R24C3_N21;R24C3_S100_N210;1;R23C3_CE1;R23C3_N211_CE1;1;R23C3_E21;R23C3_N111_E210;1;R23C4_N21;R23C4_E211_N210;1;R21C4_A4;R21C4_N212_A4;1;R24C3_F7;;1;R24C3_SN10;R24C3_F7_SN10;1;R23C3_N21;R23C3_N111_N210;1;R21C3_E21;R21C3_N212_E210;1;R21C4_CE1;R21C4_E211_CE1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "usart_instance.status_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878847 ] ,
          "attributes": {
            "ROUTING": "R21C4_OF4;;1;R21C4_E24;R21C4_OF4_E240;1;R21C6_W82;R21C6_E242_W820;1;R21C3_E27;R21C3_E828_E270;1;R21C4_CE0;R21C4_E271_CE0;1"
          }
        },
        "usart_instance.led[0]": {
          "hide_name": 0,
          "bits": [ 3878583 ] ,
          "attributes": {
            "ROUTING": "R15C2_F3;;1;R15C2_W13;R15C2_F3_W130;1;R15C1_A0;R15C1_W131_A0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:5.17-5.20",
            "hdlname": "usart_instance led"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878814 ] ,
          "attributes": {
            "ROUTING": "R23C4_OF5;;1;R23C4_I0MUX3;R23C4_OF5_DUMMY_I0MUX3;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "usart_instance.led[1]": {
          "hide_name": 0,
          "bits": [ 3878580 ] ,
          "attributes": {
            "ROUTING": "R17C2_F6;;1;R17C2_N10;R17C2_F6_N100;1;R16C2_W20;R16C2_N101_W200;1;R16C1_D1;R16C1_W201_D1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:5.17-5.20",
            "hdlname": "usart_instance led"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878815 ] ,
          "attributes": {
            "ROUTING": "R23C4_OF1;;1;R23C4_I1MUX3;R23C4_OF1_DUMMY_I1MUX3;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "usart_instance.led[2]": {
          "hide_name": 0,
          "bits": [ 3878577 ] ,
          "attributes": {
            "ROUTING": "R21C2_F1;;1;R21C2_EW20;R21C2_F1_EW20;1;R21C1_D1;R21C1_W121_D1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:5.17-5.20",
            "hdlname": "usart_instance led"
          }
        },
        "usart_instance.status_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878853 ] ,
          "attributes": {
            "ROUTING": "R21C4_F4;;1;R21C4_I0MUX4;R21C4_F4_DUMMY_I0MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.led[3]": {
          "hide_name": 0,
          "bits": [ 3878574 ] ,
          "attributes": {
            "ROUTING": "R22C2_F7;;1;R22C2_EW20;R22C2_F7_EW20;1;R22C1_D1;R22C1_W121_D1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:5.17-5.20",
            "hdlname": "usart_instance led"
          }
        },
        "usart_instance.status_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878854 ] ,
          "attributes": {
            "ROUTING": "R21C4_F5;;1;R21C4_I1MUX4;R21C4_F5_DUMMY_I1MUX4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "usart_instance.led[4]": {
          "hide_name": 0,
          "bits": [ 3878571 ] ,
          "attributes": {
            "ROUTING": "R25C2_F7;;1;R25C2_EW20;R25C2_F7_EW20;1;R25C1_D1;R25C1_W121_D1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:5.17-5.20",
            "hdlname": "usart_instance led"
          }
        },
        "usart_instance.rx_rr_LUT3_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878838 ] ,
          "attributes": {
            "ROUTING": "R23C4_F0;;1;R23C4_I0MUX0;R23C4_F0_DUMMY_I0MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "usart_instance.led[5]": {
          "hide_name": 0,
          "bits": [ 3878567 ] ,
          "attributes": {
            "ROUTING": "R25C2_F2;;1;R25C2_SN20;R25C2_F2_SN20;1;R26C2_W22;R26C2_S121_W220;1;R26C1_D1;R26C1_E222_D1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:95.11-95.70|/home/papillon/Documents/All_codes/FPGA_demos/USART_demo/src/usart_rx.v:5.17-5.20",
            "hdlname": "usart_instance led"
          }
        }
      }
    }
  }
}
