#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
#OS: Windows 8 6.2
#Hostname: MBENBEN-PC

# Wed Nov  4 11:36:11 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
OS: Windows 6.2

Hostname: MBENBEN-PC

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
OS: Windows 6.2

Hostname: MBENBEN-PC

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\TMDS_PLL\TMDS_PLL.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_rx.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\crc32_d8.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\ram_line.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\shift_line.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v" (library work)
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":300:9:300:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":321:9:321:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":322:9:322:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.

Only the first 100 messages of id 'CG1347' are reported. To see all messages use 'report_messages -log C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG1347' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1347} -count unlimited' in the Tcl shell.
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\dvi_tx_defines.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\dvi_tx_top.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\eth_ctrl.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_sc_top\sync_fifo_2048x32b.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_top\async_fifo_512x32b.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_top\aync_fifo_2048x16b.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\fifo\fifo_dma_read_128_16.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\fifo\fifo_dma_write_16_128.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\vfb_defines.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\vfb_top.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\vfb_wrapper.vp" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\gmii_to_rgmii.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\rgmii_rx.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\rgmii_tx.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gowin_pll\pix_pll.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gowin_rpll\gowin_rpll.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\i2c_master\i2c_master.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\key_debounceN.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\CSI2RAW8.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\fifo_top\fifo16b_8b.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\pll_8bit_2lane.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\raw8_lane2.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Controller.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\syn_code\syn_gen.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\testpattern.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v" (library work)
@W: CG1337 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":263:8:263:12|Net rst_n is not declared.
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\audio_receive.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\audio_send.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_dri.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\wm8978_config.v" (library work)
@I::"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\wm8978_ctrl.v" (library work)
@N: CG1306 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gowin_rpll\gowin_rpll.v":22:0:22:3|Loading library file D:\Gowin\Gowin_V1.9.7Beta\IDE\data\hardware_core\gw2a\prim_syn.v into library work
@I::"D:\Gowin\Gowin_V1.9.7Beta\IDE\data\hardware_core\gw2a\prim_syn.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module video_top
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":345:3:345:7|Type of parameter BOARD_IP on the instance u_arp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":345:3:345:7|Type of parameter DES_IP on the instance u_arp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v":74:3:74:10|Type of parameter BOARD_IP on the instance u_arp_rx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v":94:3:94:10|Type of parameter BOARD_IP on the instance u_arp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v":94:3:94:10|Type of parameter DES_IP on the instance u_arp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":403:3:403:7|Type of parameter BOARD_IP on the instance u_udp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":403:3:403:7|Type of parameter DES_IP on the instance u_udp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v":76:3:76:10|Type of parameter BOARD_IP on the instance u_udp_rx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v":95:3:95:10|Type of parameter BOARD_IP on the instance u_udp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v":95:3:95:10|Type of parameter DES_IP on the instance u_udp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00001011111010111100001000000000
   Generated name = key_debounceN_50000000_200000000
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\key_debounceN.v":77:15:77:17|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\key_debounceN.v":92:22:92:31|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\key_debounceN.v":104:22:104:31|Removing redundant assignment.
Running optimization stage 1 on key_debounceN_50000000_200000000 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00000101111101011110000100000000
   Generated name = key_debounceN_50000000_100000000
Running optimization stage 1 on key_debounceN_50000000_100000000 .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":2388:7:2388:10|Synthesizing module BUFG in library work.
Running optimization stage 1 on BUFG .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":558:7:558:13|Synthesizing module IODELAY in library work.
Running optimization stage 1 on IODELAY .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":386:7:386:10|Synthesizing module IDDR in library work.
Running optimization stage 1 on IDDR .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\rgmii_rx.v":25:7:25:14|Synthesizing module rgmii_rx in library work.

	DELAY_VALUE=32'b00000000000000000000000000110010
   Generated name = rgmii_rx_50s
Running optimization stage 1 on rgmii_rx_50s .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":415:7:415:10|Synthesizing module ODDR in library work.
Running optimization stage 1 on ODDR .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\rgmii_tx.v":23:7:23:14|Synthesizing module rgmii_tx in library work.
Running optimization stage 1 on rgmii_tx .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\gmii_to_rgmii.v":23:7:23:19|Synthesizing module gmii_to_rgmii in library work.

	DELAY_VALUE=32'b00000000000000000000000000110010
   Generated name = gmii_to_rgmii_50s
Running optimization stage 1 on gmii_to_rgmii_50s .......
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":345:3:345:7|Type of parameter BOARD_IP on the instance u_arp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":345:3:345:7|Type of parameter DES_IP on the instance u_arp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v":74:3:74:10|Type of parameter BOARD_IP on the instance u_arp_rx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_rx.v":23:7:23:12|Synthesizing module arp_rx in library work.

	BOARD_MAC=48'b000000000001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	st_idle=5'b00001
	st_preamble=5'b00010
	st_eth_head=5'b00100
	st_arp_data=5'b01000
	st_rx_end=5'b10000
	ETH_TPYE=16'b0000100000000110
   Generated name = arp_rx_3232235786_1_2_4_8_16_2054_Z1
Running optimization stage 1 on arp_rx_3232235786_1_2_4_8_16_2054_Z1 .......
@W: CL271 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_rx.v":122:0:122:5|Pruning unused bits 7 to 0 of eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v":94:3:94:10|Type of parameter BOARD_IP on the instance u_arp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v":94:3:94:10|Type of parameter DES_IP on the instance u_arp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":23:7:23:12|Synthesizing module arp_tx in library work.

	BOARD_MAC=48'b000000000001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b111111111111111111111111111111111111111111111111
	DES_IP=32'b11000000101010000000000101100110
	st_idle=5'b00001
	st_preamble=5'b00010
	st_eth_head=5'b00100
	st_arp_data=5'b01000
	st_crc=5'b10000
	ETH_TYPE=16'b0000100000000110
	HD_TYPE=16'b0000000000000001
	PROTOCOL_TYPE=16'b0000100000000000
	MIN_DATA_NUM=16'b0000000000101110
   Generated name = arp_tx_Z2
Running optimization stage 1 on arp_tx_Z2 .......
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":312:0:312:5|Sharing sequential element crc_clr. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element preamble[0]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[11][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[10][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[9][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[8][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[8]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[8]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element eth_head[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal eth_head[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[17][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[17]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[17]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[17]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[17]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[16][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[16]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[15][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[15]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[15]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[15]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[14][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[11][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[11]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[10][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[9][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[9]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Sharing sequential element arp_data[9]. Add a syn_preserve attribute to the element to prevent sharing.

Only the first 100 messages of id 'CL177' are reported. To see all messages use 'report_messages -log C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CL177' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL177} -count unlimited' in the Tcl shell.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[8][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Feedback mux created for signal arp_data[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[4][2:1] assign 1, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[11][5:4] assign 1, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[11][1:0] assign 1, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[14][7:6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[14][5:0] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[15][7] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[15][6] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[15][4] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[16][7:1] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to arp_data[17][2] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[6][7:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[7][7:5] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[7][3:1] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[8][5] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[8][4:2] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[8][1] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[9][7:6] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[9][5:4] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[9][3:2] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[9][1:0] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[10][5:3] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[10][1:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[13][7:3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[13][2:1] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to eth_head[13][0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|All reachable assignments to preamble[7][0] assign 1, register removed by optimization
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\crc32_d8.v":22:7:22:14|Synthesizing module crc32_d8 in library work.
Running optimization stage 1 on crc32_d8 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v":23:7:23:9|Synthesizing module arp in library work.

	BOARD_MAC=48'b000000000001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b111111111111111111111111111111111111111111111111
	DES_IP=32'b11000000101010000000000101100110
   Generated name = arp_3232235786_3232235878_Z3
Running optimization stage 1 on arp_3232235786_3232235878_Z3 .......
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":403:3:403:7|Type of parameter BOARD_IP on the instance u_udp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":403:3:403:7|Type of parameter DES_IP on the instance u_udp is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v":76:3:76:10|Type of parameter BOARD_IP on the instance u_udp_rx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v":23:7:23:12|Synthesizing module udp_rx in library work.

	BOARD_MAC=48'b000000000001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	st_idle=7'b0000001
	st_preamble=7'b0000010
	st_eth_head=7'b0000100
	st_ip_head=7'b0001000
	st_udp_head=7'b0010000
	st_rx_data=7'b0100000
	st_rx_end=7'b1000000
	ETH_TYPE=16'b0000100000000000
   Generated name = udp_rx_3232235786_1_2_4_8_16_32_64_2048_Z4
Running optimization stage 1 on udp_rx_3232235786_1_2_4_8_16_32_64_2048_Z4 .......
@W: CL271 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Pruning unused bits 7 to 0 of eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Pruning unused bits 31 to 24 of des_ip[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Optimizing register bit ip_head_byte_num[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Optimizing register bit ip_head_byte_num[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Pruning register bits 1 to 0 of ip_head_byte_num[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v":95:3:95:10|Type of parameter BOARD_IP on the instance u_udp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v":95:3:95:10|Type of parameter DES_IP on the instance u_udp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":24:7:24:12|Synthesizing module udp_tx in library work.

	BOARD_MAC=48'b000000000001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b111111111111111111111111111111111111111111111111
	DES_IP=32'b11000000101010000000000101100110
	st_idle=7'b0000001
	st_check_sum=7'b0000010
	st_preamble=7'b0000100
	st_eth_head=7'b0001000
	st_ip_head=7'b0010000
	st_tx_data=7'b0100000
	st_crc=7'b1000000
	ETH_TYPE=16'b0000100000000000
	MIN_DATA_NUM=16'b0000000000010010
   Generated name = udp_tx_Z5
Running optimization stage 1 on udp_tx_Z5 .......
@A: CL282 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal ip_head[1][15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@A: CL282 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal ip_head[6][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal ip_head[5][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal ip_head[4][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal ip_head[3][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal ip_head[2][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal ip_head[0][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[11][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[10][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[9][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[8][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Feedback mux created for signal eth_head[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[7][7:5] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[7][3:1] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[8][5] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[8][4:2] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[8][1] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[8][0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[9][7:6] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[9][5:4] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[9][3:2] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[9][1:0] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[10][5:3] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[10][1:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to eth_head[13][7:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|All reachable assignments to preamble[7][0] assign 1, register removed by optimization
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][16] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][17] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][18] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][19] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][20] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][21] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][22] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][23] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][24] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][25] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][26] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][27] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][28] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][29] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][30] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[0][31] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][16] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][17] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][18] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][19] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][20] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][21] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][22] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][23] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][24] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][25] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][26] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][27] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][28] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][29] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][30] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[2][31] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][0] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][1] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][2] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][3] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][4] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][5] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][6] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][7] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][8] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][9] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][10] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][11] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][12] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][13] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][14] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][15] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][16] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][17] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][18] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][19] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][20] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][21] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][22] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][23] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][24] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][25] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][26] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][27] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][28] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][29] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][30] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[3][31] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][0] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][1] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][2] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][3] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][4] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][5] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][6] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][7] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][8] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][9] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][10] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][11] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][12] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][13] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][14] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][15] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][16] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][17] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][18] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][19] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][20] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][21] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][22] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][23] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][24] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][25] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][26] is always 1.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][27] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][28] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][29] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][30] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[5][31] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[6][0] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[6][1] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[6][2] is always 0.
@N: CL189 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Register bit ip_head[6][3] is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Pruning register bits 31 to 16 of ip_head[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Pruning register bits 31 to 16 of ip_head[0][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Pruning register bits 15 to 0 of ip_head[6][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v":23:7:23:9|Synthesizing module udp in library work.

	BOARD_MAC=48'b000000000001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b111111111111111111111111111111111111111111111111
	DES_IP=32'b11000000101010000000000101100110
   Generated name = udp_3232235786_3232235878_Z6
Running optimization stage 1 on udp_3232235786_3232235878_Z6 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\eth_ctrl.v":23:7:23:14|Synthesizing module eth_ctrl in library work.
Running optimization stage 1 on eth_ctrl .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on SDPX9B .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on \~fifo_sc.sync_fifo_2048x32b  .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":2406:7:2406:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_sc_top\sync_fifo_2048x32b.v":995:8:995:25|Synthesizing module sync_fifo_2048x32b in library work.
Running optimization stage 1 on sync_fifo_2048x32b .......
@W: CL168 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_sc_top\sync_fifo_2048x32b.v":1032:6:1032:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on SDPB .......
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on \~fifo.async_fifo_512x32b  .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_top\async_fifo_512x32b.v":1287:8:1287:25|Synthesizing module async_fifo_512x32b in library work.
Running optimization stage 1 on async_fifo_512x32b .......
@W: CL168 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_top\async_fifo_512x32b.v":1327:6:1327:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":2:7:2:18|Synthesizing module img_data_pkt in library work.

	CMOS_H_PIXEL=11'b01010000000
	CMOS_V_PIXEL=11'b10110100000
	IMG_FRAME_HEAD=32'b11110000010110101010010100001111
	ETH_IFG=8'b00011001
	IMG_IFG=22'b0011111111111111111111
	IMG_AUDIO_HEAD=32'b00001111101001010101111111110000
	AUDIO_TX_NUM=9'b100000000
	IDLE=3'b100
	AUD=3'b010
	IMG=3'b001
   Generated name = img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7
@W: CS263 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":418:10:418:17|Port-width mismatch for port Rnum. The port definition is 10 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":48:16:48:30|Object udp_tx_aud_flag is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":49:16:49:34|Object udp_tx_aud_start_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":50:16:50:30|Object udp_tx_aud_done is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":69:16:69:31|Object wr_fifo_aud_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":70:16:70:29|Object wr_fifo_aud_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":88:20:88:38|Object udp_tx_byte_num_aud is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":89:20:89:38|Object udp_tx_start_en_img is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":90:20:90:38|Object udp_tx_start_en_aud is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7 .......
@W: CL118 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":175:4:175:7|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Optimizing register bit udp_tx_byte_num[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Pruning register bits 15 to 11 of udp_tx_byte_num[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Pruning register bit 9 of udp_tx_byte_num[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Pruning register bits 7 to 3 of udp_tx_byte_num[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":198:0:198:5|Pruning register bits 1 to 0 of udp_tx_byte_num[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\IDE\data\hardware_core\gw2a\prim_syn.v":45:7:45:10|Synthesizing module rPLL in library work.
Running optimization stage 1 on rPLL .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gowin_rpll\gowin_rpll.v":8:7:8:16|Synthesizing module Gowin_rPLL in library work.
Running optimization stage 1 on Gowin_rPLL .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v":22:7:22:17|Synthesizing module i2c_reg_cfg in library work.

	WL=6'b100000
	REG_NUM=5'b10011
	PHONE_VOLUME=6'b011110
	SPEAK_VOLUME=6'b101101
   Generated name = i2c_reg_cfg_32_19_30_45
Running optimization stage 1 on i2c_reg_cfg_32_19_30_45 .......
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v":101:0:101:5|Optimizing register bit i2c_data[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v":101:0:101:5|Pruning register bit 15 of i2c_data[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_dri.v":22:7:22:13|Synthesizing module i2c_dri in library work.

	SLAVE_ADDR=7'b0011010
	CLK_FREQ=26'b10111110101111000010000000
	I2C_FREQ=18'b111101000010010000
	st_idle=8'b00000001
	st_sladdr=8'b00000010
	st_addr16=8'b00000100
	st_addr8=8'b00001000
	st_data_wr=8'b00010000
	st_addr_rd=8'b00100000
	st_data_rd=8'b01000000
	st_stop=8'b10000000
   Generated name = i2c_dri_Z8
Running optimization stage 1 on i2c_dri_Z8 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\wm8978_config.v":24:7:24:19|Synthesizing module wm8978_config in library work.

	SLAVE_ADDR=7'b0011010
	WL=6'b100000
	BIT_CTRL=1'b0
	CLK_FREQ=26'b10111110101111000010000000
	I2C_FREQ=18'b111101000010010000
   Generated name = wm8978_config_26_32_0_50000000_250000
@W: CS263 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\wm8978_config.v":76:21:76:35|Port-width mismatch for port i2c_addr. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on wm8978_config_26_32_0_50000000_250000 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\audio_receive.v":22:7:22:19|Synthesizing module audio_receive in library work.

	WL=6'b100000
   Generated name = audio_receive_32
Running optimization stage 1 on audio_receive_32 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\audio_send.v":22:7:22:16|Synthesizing module audio_send in library work.

	WL=6'b100000
   Generated name = audio_send_32
@W: CG1340 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\audio_send.v":88:33:88:51|Index into variable dac_data_t could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on audio_send_32 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\wm8978_ctrl.v":22:7:22:17|Synthesizing module wm8978_ctrl in library work.
Running optimization stage 1 on wm8978_ctrl .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":2339:7:2339:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gowin_pll\pix_pll.v":8:7:8:13|Synthesizing module pix_pll in library work.
Running optimization stage 1 on pix_pll .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v":1:7:1:22|Synthesizing module OV5647_Registers in library work.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v":49:20:49:27|Removing redundant assignment.
Running optimization stage 1 on OV5647_Registers .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":14:7:14:19|Synthesizing module I2C_Interface in library work.

	SID=8'b01101100
	id=8'b01101100
   Generated name = I2C_Interface_108_108
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":183:26:183:32|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":184:17:184:23|Removing redundant assignment.
Running optimization stage 1 on I2C_Interface_108_108 .......
@A: CL291 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":56:4:56:9|Register sioc_temp with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL254 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":44:4:44:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL169 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":44:4:44:9|Pruning unused register siod_temp_cl. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Controller.v":1:7:1:23|Synthesizing module OV5647_Controller in library work.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Controller.v":38:13:38:15|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Controller.v":51:16:51:19|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Controller.v":62:16:62:21|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Controller.v":73:16:73:21|Removing redundant assignment.
Running optimization stage 1 on OV5647_Controller .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":360:7:360:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v":380:7:380:11|Synthesizing module IOBUF in library work.
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on LUT1 .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on IDES8 .......
Running optimization stage 1 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 1 on DFFE .......
Running optimization stage 1 on RAM16SDP4 .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 1 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 1 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 1 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~DPHY_RX.DPHY_RX_TOP_  .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5095:7:5095:17|Synthesizing module DPHY_RX_TOP in library work.
Running optimization stage 1 on DPHY_RX_TOP .......
@W: CL168 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5272:6:5272:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":1:7:1:27|Synthesizing module control_capture_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
	format=32'b01010010010000010101011100111000
   Generated name = control_capture_lane2_8s_2s_RAW8
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":62:9:62:11|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":113:14:113:21|Removing redundant assignment.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":19:19:19:23|Object error is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on control_capture_lane2_8s_2s_RAW8 .......
@W: CL271 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":122:0:122:5|Pruning unused bits 4 to 3 of q_lv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":91:0:91:5|Pruning unused bits 4 to 1 of q_fv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on SDP .......
Running optimization stage 1 on \~fifo.fifo16b_8b_  .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\fifo_top\fifo16b_8b.v":1612:7:1612:16|Synthesizing module fifo16b_8b in library work.
Running optimization stage 1 on fifo16b_8b .......
@W: CL168 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\fifo_top\fifo16b_8b.v":1668:6:1668:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\raw8_lane2.v":2:7:2:16|Synthesizing module raw8_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
   Generated name = raw8_lane2_8s_2s
@W: CS263 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\raw8_lane2.v":30:8:30:14|Port-width mismatch for port Q. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on raw8_lane2_8s_2s .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\pll_8bit_2lane.v":9:7:9:20|Synthesizing module pll_8bit_2lane in library work.
Running optimization stage 1 on pll_8bit_2lane .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\CSI2RAW8.v":1:7:1:14|Synthesizing module CSI2RAW8 in library work.
@W: CG781 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\CSI2RAW8.v":110:21:110:21|Input line_length_detect on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\CSI2RAW8.v":111:14:111:14|Input line_length on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\CSI2RAW8.v":127:11:127:17|Port-width mismatch for port pixdata. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\CSI2RAW8.v":29:12:29:21|Object lp_out_dly is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CSI2RAW8 .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":17:7:17:25|Synthesizing module video_format_detect in library work.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":67:14:67:17|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":77:17:77:23|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":96:26:96:36|Removing redundant assignment.
Running optimization stage 1 on video_format_detect .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\ram_line.v":12:7:12:14|Synthesizing module ram_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = ram_line_11s_8s
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\ram_line.v":40:7:40:7|Removing redundant assignment.
Running optimization stage 1 on ram_line_11s_8s .......
@N: CL134 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\ram_line.v":29:0:29:5|Found RAM ram, depth=2048, width=8
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\shift_line.v":12:7:12:16|Synthesizing module shift_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = shift_line_11s_8s
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\shift_line.v":55:20:55:31|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\shift_line.v":65:21:65:33|Removing redundant assignment.
Running optimization stage 1 on shift_line_11s_8s .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":12:7:12:15|Synthesizing module bayer_rgb in library work.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":103:16:103:21|Removing redundant assignment.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":119:16:119:21|Removing redundant assignment.
Running optimization stage 1 on bayer_rgb .......
@W: CL271 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":141:0:141:5|Pruning unused bits 15 to 1 of dehcnt_d1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 1 on fifo_dma_write_16_128 .......
Running optimization stage 1 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 1 on fifo_dma_read_128_16 .......
Running optimization stage 1 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 1 on dma_frame_ctrl_8388608_28s .......
Running optimization stage 1 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Running optimization stage 1 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
@N: CG364 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\vfb_top.v":26:7:26:13|Synthesizing module vfb_top in library work.

	IMAGE_SIZE=28'b0000100000000000000000000000
	BURST_WRITE_LENGTH=32'b00000000000000000000010000000000
	BURST_READ_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
   Generated name = vfb_top_8388608_1024s_1024s_28s_128s_16s_16s
Running optimization stage 1 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on ELVDS_IOBUF .......
Running optimization stage 1 on TBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DFFR .......
Running optimization stage 1 on OSER8_MEM .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on IDES8_MEM .......
Running optimization stage 1 on DQS .......
Running optimization stage 1 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DFFRE .......
Running optimization stage 1 on DFFSE .......
Running optimization stage 1 on \~OUT_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~IN_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~OUT_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~IN_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on DFF .......
Running optimization stage 1 on DFFS .......
Running optimization stage 1 on OSER8 .......
Running optimization stage 1 on \~ddr_phy_cmd_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on RAM16SDP2 .......
Running optimization stage 1 on \~CMD_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_cmd_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~fifo_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DL .......
Running optimization stage 1 on \~ddr_memmem_sync.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_wd.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_init.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_cmd_buffer.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_bank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_timing_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~fifo_sc.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_wr_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_rd_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_rank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gw3_phy_mc.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DDR3_Memory_Interface_Top .......
@W: CL168 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":30386:6:30386:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG179 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\syn_code\syn_gen.v":66:13:66:17|Removing redundant assignment.
Running optimization stage 1 on syn_gen .......
Running optimization stage 1 on TMDS_PLL .......
Running optimization stage 1 on TMDS8b10b .......
Running optimization stage 1 on OSER10 .......
Running optimization stage 1 on rgb2dvi .......
Running optimization stage 1 on DVI_TX_Top .......
@W: CG781 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":708:21:708:21|Input sr_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":709:21:709:21|Input ref_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":126:12:126:20|Removing wire tp0_vs_in, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":127:12:127:20|Removing wire tp0_hs_in, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":128:12:128:20|Removing wire tp0_de_in, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":129:12:129:21|Removing wire tp0_data_r, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":130:12:130:21|Removing wire tp0_data_g, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":131:12:131:21|Removing wire tp0_data_b, as there is no assignment to it.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":133:12:133:15|Object vs_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":134:12:134:17|Object cnt_vs is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":144:12:144:17|Removing wire hs_rgb, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":151:13:151:22|Removing wire vd_2fp_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":152:13:152:21|Removing wire vd_2fp_vs, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":153:13:153:21|Removing wire vd_2fp_hs, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":154:13:154:21|Removing wire vd_2fp_de, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":155:13:155:23|Removing wire vd_2fp_data, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":158:13:158:19|Removing wire uni_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":159:13:159:18|Removing wire uni_vs, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":160:13:160:18|Removing wire uni_hs, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":161:13:161:18|Removing wire uni_de, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":162:13:162:20|Removing wire uni_data, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":199:23:199:35|Removing wire off0_syn_data, as there is no assignment to it.
@W: CG360 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":283:16:283:23|Removing wire dac_data, as there is no assignment to it.
Running optimization stage 1 on video_top .......
@W: CL168 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":518:8:518:19|Removing instance pix_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":765:0:765:5|Pruning unused bits 4 to 2 of Pout_de_dn[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on video_top .......
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":500:0:500:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":500:0:500:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":500:0:500:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":500:0:500:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":500:0:500:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":500:0:500:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":500:0:500:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL156 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":785:23:785:97|*Input rgb_data[23:16] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":785:23:785:97|*Input rgb_data[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v":785:23:785:97|*Input rgb_data[15:8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on DVI_TX_Top .......
Running optimization stage 2 on rgb2dvi .......
Running optimization stage 2 on OSER10 .......
Running optimization stage 2 on TMDS8b10b .......
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on TMDS_PLL .......
Running optimization stage 2 on syn_gen .......
Running optimization stage 2 on DDR3_Memory_Interface_Top .......
@W: CL247 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":30301:13:30301:16|Input port bit 27 of addr[27:0] is unused

@N: CL159 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":30311:6:30311:12|Input ref_req is unused.
Running optimization stage 2 on \~gw3_phy_mc.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_rank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_rd_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_wr_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~fifo_sc.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_timing_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_bank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_cmd_buffer.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_init.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_wd.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_memmem_sync.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DL .......
Running optimization stage 2 on \~fifo_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_cmd_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~CMD_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on RAM16SDP2 .......
Running optimization stage 2 on \~ddr_phy_cmd_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on OSER8 .......
Running optimization stage 2 on DFFS .......
Running optimization stage 2 on DFF .......
Running optimization stage 2 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~IN_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~OUT_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~IN_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~OUT_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DFFSE .......
Running optimization stage 2 on DFFRE .......
Running optimization stage 2 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DQS .......
Running optimization stage 2 on IDES8_MEM .......
Running optimization stage 2 on OSER8_MEM .......
Running optimization stage 2 on DFFR .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on TBUF .......
Running optimization stage 2 on ELVDS_IOBUF .......
Running optimization stage 2 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Running optimization stage 2 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_frame_ctrl_8388608_28s .......
Extracted state machine for register rd_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register wr_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 2 on fifo_dma_read_128_16 .......
Running optimization stage 2 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 2 on fifo_dma_write_16_128 .......
Running optimization stage 2 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 2 on bayer_rgb .......
Running optimization stage 2 on shift_line_11s_8s .......
@W: CL246 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\shift_line.v":23:27:23:35|Input port bits 15 to 11 of delay_num[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ram_line_11s_8s .......
Running optimization stage 2 on video_format_detect .......
Running optimization stage 2 on CSI2RAW8 .......
Running optimization stage 2 on pll_8bit_2lane .......
Running optimization stage 2 on raw8_lane2_8s_2s .......
Running optimization stage 2 on fifo16b_8b .......
Running optimization stage 2 on \~fifo.fifo16b_8b_  .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on control_capture_lane2_8s_2s_RAW8 .......
@A: CL153 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":19:19:19:23|*Unassigned bits of error are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":20:19:20:36|Input line_length_detect is unused.
@N: CL159 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":21:19:21:29|Input line_length is unused.
Running optimization stage 2 on DPHY_RX_TOP .......
Running optimization stage 2 on \~DPHY_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 2 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 2 on RAM16SDP4 .......
Running optimization stage 2 on DFFE .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 2 on IDES8 .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on LUT1 .......
Running optimization stage 2 on TLVDS_IBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on OV5647_Controller .......
Running optimization stage 2 on I2C_Interface_108_108 .......
@W: CL161 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v":19:10:19:13|syn_keep not supported on bidirectional ports (port: siod)

Running optimization stage 2 on OV5647_Registers .......
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 23 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 18 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 15 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Pruning register bits 31 to 23 of wait_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on pix_pll .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on wm8978_ctrl .......
Running optimization stage 2 on audio_send_32 .......
Running optimization stage 2 on audio_receive_32 .......
Running optimization stage 2 on wm8978_config_26_32_0_50000000_250000 .......
Running optimization stage 2 on i2c_dri_Z8 .......
@N: CL201 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_dri.v":96:0:96:5|Trying to extract state machine for register cur_state.
Extracted state machine for register cur_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
Running optimization stage 2 on i2c_reg_cfg_32_19_30_45 .......
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v":49:0:49:5|Pruning register bit 1 of wl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v":49:0:49:5|Pruning unused register wl[0]. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on Gowin_rPLL .......
Running optimization stage 2 on rPLL .......
Running optimization stage 2 on img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7 .......
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":274:0:274:5|Optimizing register bit img_h_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Optimizing register bit eth_ifg_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Optimizing register bit img_ifg_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Pruning register bit 31 of img_ifg_cnt[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Pruning register bits 15 to 5 of eth_ifg_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":274:0:274:5|Pruning register bit 10 of img_h_cnt[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Optimizing register bit img_ifg_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Pruning register bit 30 of img_ifg_cnt[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Optimizing register bit img_ifg_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Pruning register bit 29 of img_ifg_cnt[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Optimizing register bit img_ifg_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Pruning register bit 28 of img_ifg_cnt[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on async_fifo_512x32b .......
Running optimization stage 2 on \~fifo.async_fifo_512x32b  .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on SDPB .......
Running optimization stage 2 on sync_fifo_2048x32b .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on \~fifo_sc.sync_fifo_2048x32b  .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on SDPX9B .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on eth_ctrl .......
Running optimization stage 2 on udp_3232235786_3232235878_Z6 .......
Running optimization stage 2 on udp_tx_Z5 .......
@N: CL201 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":139:0:139:5|Trying to extract state machine for register cur_state.
Extracted state machine for register cur_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL246 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v":33:25:33:32|Input port bits 31 to 24 of crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on udp_rx_3232235786_1_2_4_8_16_32_64_2048_Z4 .......
@N: CL201 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v":72:0:72:5|Trying to extract state machine for register cur_state.
Extracted state machine for register cur_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
Running optimization stage 2 on arp_3232235786_3232235878_Z3 .......
Running optimization stage 2 on crc32_d8 .......
Running optimization stage 2 on arp_tx_Z2 .......
@N: CL201 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":99:0:99:5|Trying to extract state machine for register cur_state.
Extracted state machine for register cur_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v":31:25:31:32|Input port bits 31 to 24 of crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on arp_rx_3232235786_1_2_4_8_16_2054_Z1 .......
@N: CL201 :"C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_rx.v":70:0:70:5|Trying to extract state machine for register cur_state.
Extracted state machine for register cur_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Running optimization stage 2 on gmii_to_rgmii_50s .......
Running optimization stage 2 on rgmii_tx .......
Running optimization stage 2 on ODDR .......
Running optimization stage 2 on rgmii_rx_50s .......
Running optimization stage 2 on IDDR .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on BUFG .......
Running optimization stage 2 on key_debounceN_50000000_100000000 .......
Running optimization stage 2 on key_debounceN_50000000_200000000 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:11s; Memory used current: 159MB peak: 174MB)

Process took 0h:01m:12s realtime, 0h:01m:11s cputime

Process completed successfully.
# Wed Nov  4 11:37:25 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
OS: Windows 6.2

Hostname: MBENBEN-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov  4 11:37:26 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synwork\dk_video_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:13s; Memory used current: 22MB peak: 23MB)

Process took 0h:01m:15s realtime, 0h:01m:13s cputime

Process completed successfully.
# Wed Nov  4 11:37:27 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
OS: Windows 6.2

Hostname: MBENBEN-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
File D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synwork\dk_video_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 119MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov  4 11:37:28 2020

###########################################################]
Premap Report

# Wed Nov  4 11:37:29 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
OS: Windows 6.2

Hostname: MBENBEN-PC

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\dk_video_scck.rpt 
See clock summary report "C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\dk_video_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 155MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 156MB)


Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 157MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 171MB)

@W: FX707 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ov5647_init\i2c_interface.v":56:4:56:9|Register OV5647_Controller_inst.I2C.sioc_temp has both asynchronous set and reset. Your design may not work on the board. GoWin recommends you change your RTL. This warning is only issued once, although it may apply to other registers as well.
@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "00000000" on instance data_tmp1[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d1[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "00000000" on instance data_tmp2[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d2[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp3.
@N: FX493 |Applying initial value "0" on instance de_tmp3.
@N: FX493 |Applying initial value "00000000" on instance data_tmp3[7:0].
@N: FX493 |Applying initial value "00000000" on instance data_tmp4[7:0].
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "0" on instance vin_vs_n_falling_r.
@N: FX493 |Applying initial value "0" on instance vout_vs_n_falling_r.
@N: FX493 |Applying initial value "1" on instance vin_vs_n_sync3.
@N: FX493 |Applying initial value "1" on instance vout_vs_n_sync3.
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing sequential instance u_arp.u_arp_tx.arp_data[19][7:0] because it is equivalent to instance u_arp.u_arp_tx.eth_head[1][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing sequential instance u_arp.u_arp_tx.arp_data[20][7:0] because it is equivalent to instance u_arp.u_arp_tx.eth_head[2][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing sequential instance u_arp.u_arp_tx.arp_data[21][7:0] because it is equivalent to instance u_arp.u_arp_tx.eth_head[3][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing sequential instance u_arp.u_arp_tx.arp_data[22][7:0] because it is equivalent to instance u_arp.u_arp_tx.eth_head[4][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing sequential instance u_arp.u_arp_tx.arp_data[23][7:0] because it is equivalent to instance u_arp.u_arp_tx.eth_head[5][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing sequential instance u_arp.u_arp_tx.arp_data[18][7:0] because it is equivalent to instance u_arp.u_arp_tx.eth_head[0][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance i2c_data_r[7:0] (in view: work.i2c_dri_Z8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance vc[1:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance ecc[7:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\key_debouncen.v":83:4:83:9|Removing sequential instance key_n_out1 (in view: work.key_debounceN_50000000_100000000(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp.v":76:3:76:10|Removing instance u_udp_rx (in view: work.udp_3232235786_3232235878_Z6(verilog)) of type view:work.udp_rx_3232235786_1_2_4_8_16_32_64_2048_Z4(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\syn_code\syn_gen.v":110:0:110:5|Removing sequential instance O_rden (in view: work.syn_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Removing sequential instance rec_pkt_done (in view: work.udp_rx_3232235786_1_2_4_8_16_32_64_2048_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Removing sequential instance rec_en (in view: work.udp_rx_3232235786_1_2_4_8_16_32_64_2048_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_rx.v":136:0:136:5|Removing sequential instance rec_byte_num[15:0] (in view: work.udp_rx_3232235786_1_2_4_8_16_32_64_2048_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\audio_send.v":72:0:72:5|Removing sequential instance tx_done (in view: work.audio_send_32(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\syn_code\syn_gen.v":92:0:92:5|Removing sequential instance Rden_dn (in view: work.syn_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine cur_state[4:0] (in view: work.arp_rx_3232235786_1_2_4_8_16_2054_Z1(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine cur_state[4:0] (in view: work.arp_tx_Z2(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine cur_state[6:0] (in view: work.udp_tx_Z5(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine cur_state[7:0] (in view: work.i2c_dri_Z8(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine wr_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[3:0] (in view: work.dma_bus_arbiter_28s_128s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11

Starting clock optimization phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 258MB peak: 258MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 259MB peak: 259MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 259MB peak: 260MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 260MB peak: 260MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 260MB peak: 260MB)



Clock Summary
******************

          Start                                                                     Requested      Requested     Clock                              Clock                      Clock
Level     Clock                                                                     Frequency      Period        Type                               Group                      Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                    139.2 MHz      7.182         system                             system_clkgroup            1034 
                                                                                                                                                                                    
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_3      2100 
                                                                                                                                                                                    
0 -       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                        176.5 MHz      5.664         inferred                           Autoconstr_clkgroup_13     403  
                                                                                                                                                                                    
0 -       pll_8bit_2lane|clkout_inferred_clock                                      178.8 MHz      5.593         inferred                           Autoconstr_clkgroup_12     327  
                                                                                                                                                                                    
0 -       video_top|I_clk                                                           222.0 MHz      4.504         inferred                           Autoconstr_clkgroup_1      141  
1 .         i2c_dri_Z8|dri_clk_derived_clock                                        222.0 MHz      4.504         derived (from video_top|I_clk)     Autoconstr_clkgroup_1      74   
                                                                                                                                                                                    
0 -       video_top|I_clk_27m                                                       254.4 MHz      3.930         inferred                           Autoconstr_clkgroup_15     184  
                                                                                                                                                                                    
0 -       video_top|aud_bclk                                                        188.3 MHz      5.311         inferred                           Autoconstr_clkgroup_16     155  
                                                                                                                                                                                    
0 -       video_top|pix_clk                                                         213.3 MHz      4.688         inferred                           Autoconstr_clkgroup_0      105  
                                                                                                                                                                                    
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_4      60   
                                                                                                                                                                                    
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_6      9    
                                                                                                                                                                                    
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_9      9    
                                                                                                                                                                                    
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_7      8    
                                                                                                                                                                                    
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_10     8    
                                                                                                                                                                                    
0 -       TMDS_PLL|clkout_inferred_clock                                            150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_2      4    
                                                                                                                                                                                    
0 -       _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                             1501.1 MHz     0.666         inferred                           Autoconstr_clkgroup_17     4    
                                                                                                                                                                                    
0 -       _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                               150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_14     2    
                                                                                                                                                                                    
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_5      1    
                                                                                                                                                                                    
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_8      1    
                                                                                                                                                                                    
0 -       video_top|eth_rxc                                                         150.0 MHz      6.667         inferred                           Autoconstr_clkgroup_11     0    
====================================================================================================================================================================================



Clock Load Summary
***********************

                                                                          Clock     Source                                                                                                                                                         Clock Pin                                                                                                                                                                Non-clock Pin                                                                                                                                                            Non-clock Pin                                       
Clock                                                                     Load      Pin                                                                                                                                                            Seq Example                                                                                                                                                              Seq Example                                                                                                                                                              Comb Example                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    1034      -                                                                                                                                                              vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en_d1.C                                                                                        -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           2100      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv.CLKOUT(CLKDIV)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.mc_ras_n_dly_2_s0.CLK                                                                                                DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.PCLK     -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                        403       CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV.CLKOUT(CLKDIV)                                                                               CSI2RAW8_inst.hs_en_d1.C                                                                                                                                                 -                                                                                                                                                                        CSI2RAW8_inst.sclk_l.I[0](keepbuf)                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
pll_8bit_2lane|clkout_inferred_clock                                      327       CSI2RAW8_inst.pll.pll_inst.CLKOUT(PLL)                                                                                                                         vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_vs_n.C                                                                                          -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
video_top|I_clk                                                           141       I_clk(port)                                                                                                                                                    run_cnt[25:0].C                                                                                                                                                          -                                                                                                                                                                        -                                                   
i2c_dri_Z8|dri_clk_derived_clock                                          74        wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.dri_clk.Q[0](dffse)                                                                                                 wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.data_wr_t[7:0].C                                                                                                              -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
video_top|I_clk_27m                                                       184       I_clk_27m(port)                                                                                                                                                OV5647_Controller_inst.pwdn.C                                                                                                                                            -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
video_top|aud_bclk                                                        155       aud_bclk(port)                                                                                                                                                 wm8978_ctrl_inst.u_audio_send.aud_lrc_d0.C                                                                                                                               -                                                                                                                                                                        wm8978_ctrl_inst.u_audio_send.un1_aud_bclk.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
video_top|pix_clk                                                         105       u_clkdiv.CLKOUT(CLKDIV)                                                                                                                                        Pout_de_dn[1:0].C                                                                                                                                                        -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           60        DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen.CLKOUT(DHCEN)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_ddr_phy_cmd_lane.u_ddr_phy_cmd_io.\\mcd_oserdes_gen\[0\]\.u_cmd_gen.FCLK                           -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
TMDS_PLL|clkout_inferred_clock                                            4         u_tmds_pll.pll_inst.CLKOUT(PLL)                                                                                                                                DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_r.FCLK                                                                                                                             -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                             4         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.U0_IB.O(TLVDS_IBUF)                                                                                                CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\].CLK                                                                                               -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                               2         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN.CLKOUT(DHCEN)                                                                                     CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst4_IDES80.FCLK                                                                                                   -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
video_top|eth_rxc                                                         0         eth_rxc(port)                                                                                                                                                  -                                                                                                                                                                        -                                                                                                                                                                        -                                                   
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT531 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\gmii_to_rgmii\rgmii_rx.v":202:9:202:18|Found signal identified as System clock which controls 1034 sequential elements including u_gmii_to_rgmii.u_rgmii_rx.genblk2\[3\]\.U_IDDR_dq1.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\syn_code\syn_gen.v":55:0:55:5|Found inferred clock video_top|pix_clk which controls 105 sequential elements including syn_gen_inst.V_cnt[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\key_debouncen.v":70:4:70:9|Found inferred clock video_top|I_clk which controls 141 sequential elements including key_debounceN_inst0.cnt[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":240:7:240:18|Found inferred clock TMDS_PLL|clkout_inferred_clock which controls 4 sequential elements including DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ov5647_init\ov5647_registers.v":42:4:42:9|Found inferred clock video_top|I_clk_27m which controls 184 sequential elements including OV5647_Controller_inst.Regs.wait_cnt[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

19 non-gated/non-generated clock tree(s) driving 4526 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 84 clock pin(s) of sequential element(s)
0 instances converted, 84 sequential instances remain driven by gated/generated clocks

=========================================================== Non-Gated/Non-Generated Clocks ============================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_clkdiv.CLKOUT                                 CLKDIV                 105        Pout_vs_dn[4:0]                                    
@KP:ckid0_2       u_tmds_pll.pll_inst.CLKOUT                      PLL                    4          DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk          
@KP:ckid0_3       ENCRYPTED                                       CLKDIV                 2084       ENCRYPTED                                          
@KP:ckid0_4       I_clk                                           port                   141        run_cnt[25:0]                                      
@KP:ckid0_5       ENCRYPTED                                       DHCEN                  60         ENCRYPTED                                          
@KP:ckid0_6       ENCRYPTED                                       DQS                    8          ENCRYPTED                                          
@KP:ckid0_7       ENCRYPTED                                       DQS                    9          ENCRYPTED                                          
@KP:ckid0_8       ENCRYPTED                                       DQS                    1          ENCRYPTED                                          
@KP:ckid0_9       ENCRYPTED                                       DQS                    8          ENCRYPTED                                          
@KP:ckid0_10      ENCRYPTED                                       DQS                    9          ENCRYPTED                                          
@KP:ckid0_11      ENCRYPTED                                       DQS                    1          ENCRYPTED                                          
@KP:ckid0_12      u_gmii_to_rgmii.u_rgmii_rx.BUFG_inst.O          BUFG                   1027       u_gmii_to_rgmii.u_rgmii_tx.genblk1\[3\]\.ODDR_inst 
@KP:ckid0_13      CSI2RAW8_inst.pll.pll_inst.CLKOUT               PLL                    320        CSI2RAW8_inst.u_raw8_lane2.lv_pclk                 
@KP:ckid0_14      CSI2RAW8_inst.DPHY_RX_TOP_inst.clk_byte_out     DPHY_RX_TOP            136        CSI2RAW8_inst.term_en                              
@KP:ckid0_15      ENCRYPTED                                       CLKDIV                 267        ENCRYPTED                                          
@KP:ckid0_16      ENCRYPTED                                       DHCEN                  2          ENCRYPTED                                          
@KP:ckid0_18      I_clk_27m                                       port                   184        OV5647_Controller_inst.cnt[31:0]                   
@KP:ckid0_21      aud_bclk                                        port                   155        wm8978_ctrl_inst.u_audio_send.tx_cnt[5:0]          
@KP:ckid0_23      u_gmii_to_rgmii.u_rgmii_rx.BUFIO_inst_1.O       BUFG                   5          u_gmii_to_rgmii.u_rgmii_rx.genblk2\[3\]\.U_IDDR_dq1
=======================================================================================================================================================
===================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Unconverted Fanout     Sample Instance                                             Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_17      ENCRYPTED                                                   TLVDS_IBUF             4                      ENCRYPTED                                                   Derived clock on input (not legal for GCC)
@KP:ckid0_19      wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.dri_clk.Q[0]     dffse                  74                     wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cur_state[7]     Derived clock on input (not legal for GCC)
@KP:ckid0_22      u_img_data_pkt.current_state[2:0].Q[2]                      dffr                   6                      u_img_data_pkt.next_state[2]                                Clock source is invalid for GCC           
==================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\dk_video.sap.

Starting constraint checker (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 255MB peak: 260MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 256MB peak: 260MB)


Finished constraint checker (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 259MB peak: 260MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 169MB peak: 260MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Wed Nov  4 11:37:44 2020

###########################################################]
Map & Optimize Report

# Wed Nov  4 11:37:45 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
OS: Windows 6.2

Hostname: MBENBEN-PC

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 238MB peak: 238MB)

@W: MO160 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":96:0:96:5|Register bit cur_state[5] (in view view:work.i2c_dri_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":96:0:96:5|Register bit cur_state[2] (in view view:work.i2c_dri_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":96:0:96:5|Register bit cur_state[6] (in view view:work.i2c_dri_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":112:10:112:25|Removing user instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing sequential instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c1_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port

Available hyper_sources - for debug and ip models
	None Found

@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 262MB peak: 262MB)

@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\syn_code\syn_gen.v":55:0:55:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.V_cnt[15:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\syn_code\syn_gen.v":71:0:71:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.H_cnt[15:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_200000000(verilog) instance cnt[31:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_100000000(verilog) instance cnt[31:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_rx.v":122:0:122:5|Found counter in view:work.arp_rx_3232235786_1_2_4_8_16_2054_Z1(verilog) instance cnt[4:0] 
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing instance u_arp.u_arp_tx.arp_data[7][7] because it is equivalent to instance u_arp.u_arp_tx.arp_data[7][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing instance u_arp.u_arp_tx.arp_data[7][6] because it is equivalent to instance u_arp.u_arp_tx.arp_data[7][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing instance u_arp.u_arp_tx.arp_data[7][5] because it is equivalent to instance u_arp.u_arp_tx.arp_data[7][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing instance u_arp.u_arp_tx.arp_data[7][4] because it is equivalent to instance u_arp.u_arp_tx.arp_data[7][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing instance u_arp.u_arp_tx.arp_data[7][3] because it is equivalent to instance u_arp.u_arp_tx.arp_data[7][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Found counter in view:work.arp_tx_Z2(verilog) instance data_cnt[4:0] 
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\arp\arp_tx.v":145:0:145:5|Removing sequential instance arp_data\[7\][2] (in view: work.arp_tx_Z2(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[15] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[14] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[13] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[12] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[9] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[7] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[6] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[5] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[4] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[3] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[1] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[11] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[15] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[14] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[13] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[12] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[11] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[9] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[7] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[6] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[5] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[4] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[1] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[0] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[0] because it is equivalent to instance u_udp.u_udp_tx.total_num[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[15] because it is equivalent to instance u_udp.u_udp_tx.total_num[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[14] because it is equivalent to instance u_udp.u_udp_tx.total_num[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[13] because it is equivalent to instance u_udp.u_udp_tx.total_num[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[12] because it is equivalent to instance u_udp.u_udp_tx.total_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[9] because it is equivalent to instance u_udp.u_udp_tx.total_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[7] because it is equivalent to instance u_udp.u_udp_tx.total_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[6] because it is equivalent to instance u_udp.u_udp_tx.total_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[1] because it is equivalent to instance u_udp.u_udp_tx.total_num[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[11] because it is equivalent to instance u_udp.u_udp_tx.total_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[4] because it is equivalent to instance u_udp.u_udp_tx.total_num[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.total_num[3] because it is equivalent to instance u_udp.u_udp_tx.total_num[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[2] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[2] because it is equivalent to instance u_udp.u_udp_tx.total_num[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[8] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[8] because it is equivalent to instance u_udp.u_udp_tx.total_num[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.udp_num[10] because it is equivalent to instance u_udp.u_udp_tx.tx_data_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing instance u_udp.u_udp_tx.tx_data_num[10] because it is equivalent to instance u_udp.u_udp_tx.total_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][6] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][7] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][9] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][12] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][14] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][31] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][30] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][29] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][28] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][27] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][25] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][23] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][22] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][21] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][20] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][17] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][16] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][15] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][13] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][11] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][1] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][4] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[0][3] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][18] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][24] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing instance u_udp.u_udp_tx.ip_head[6][26] because it is equivalent to instance u_udp.u_udp_tx.ip_head[0][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Found counter in view:work.udp_tx_Z5(verilog) instance data_cnt[15:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Found counter in view:work.udp_tx_Z5(verilog) instance real_add_cnt[4:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Found counter in view:work.udp_tx_Z5(verilog) instance ip_head\[1\][31:16] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un1_tx_data_num_1 (in view: work.udp_tx_Z5(verilog))
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Removing sequential instance ip_head\[0\][0] (in view: work.udp_tx_Z5(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":112:0:112:5|Removing sequential instance total_num[0] (in view: work.udp_tx_Z5(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\img_data_pkt.v":240:0:240:5|Found counter in view:work.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7(verilog) instance img_ifg_cnt[27:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\img_data_pkt.v":264:0:264:5|Found counter in view:work.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7(verilog) instance eth_ifg_cnt[4:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\img_data_pkt.v":274:0:274:5|Found counter in view:work.img_data_pkt_640_1440_4032472335_25_1048575_262496240_256_4_2_1_Z7(verilog) instance img_h_cnt[9:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\audio_receive.v":59:0:59:5|Found counter in view:work.audio_receive_32(verilog) instance rx_cnt[5:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\audio_send.v":58:0:58:5|Found counter in view:work.audio_send_32(verilog) instance tx_cnt[5:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v":65:0:65:5|Found counter in view:work.i2c_reg_cfg_32_19_30_45(verilog) instance start_init_cnt[7:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v":85:0:85:5|Found counter in view:work.i2c_reg_cfg_32_19_30_45(verilog) instance init_reg_cnt[4:0] 
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[8] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[9] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[10] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[11] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[12] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[13] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[14] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[15] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\i2c_dri.v":173:0:173:5|Removing sequential instance addr_t[7] (in view: work.i2c_dri_Z8(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ov5647_init\ov5647_controller.v":33:1:33:6|Found counter in view:work.OV5647_Controller(verilog) instance cnt[31:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ov5647_init\ov5647_registers.v":42:4:42:9|Found counter in view:work.OV5647_Registers(verilog) instance wait_cnt[22:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ov5647_init\ov5647_registers.v":70:4:70:9|Found counter in view:work.OV5647_Registers(verilog) instance address[8:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ov5647_init\i2c_interface.v":56:4:56:9|Found counter in view:work.I2C_Interface_108_108(verilog) instance divider[7:0] 
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance wc[0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":104:0:104:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance line_cnt[15:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v":55:0:55:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance cnt[15:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un44_q_fv (in view: work.control_capture_lane2_8s_2s_RAW8(verilog))
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\shift_line.v":48:0:48:5|Found counter in view:work.bayer_rgb(verilog) instance shift_line_inst0.shiftin_addr[10:0] 
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":94:2:94:7|Found counter in view:work.bayer_rgb(verilog) instance devcnt[15:0] 
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Found counter in view:work.video_format_detect(verilog) instance hcnt[15:0] 
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync2_0.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[7] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[5] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[3] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[1] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[6] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[4] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[7] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[5] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[3] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[1] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[6] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":350:0:350:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[4] because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 262MB peak: 272MB)

@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.de_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":41:2:41:7|Removing instance bayer_rgb_inst.video_format_detect_inst.vs_tmp1 because it is equivalent to instance bayer_rgb_inst.vs_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp1 because it is equivalent to instance bayer_rgb_inst.de_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp2 because it is equivalent to instance bayer_rgb_inst.de_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v":68:2:68:7|Removing instance bayer_rgb_inst.vs_tmp2 because it is equivalent to instance bayer_rgb_inst.video_format_detect_inst.vs_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\wm8978\audio_receive.v":51:0:51:5|Removing instance wm8978_ctrl_inst.u_audio_receive.aud_lrc_d0 because it is equivalent to instance wm8978_ctrl_inst.u_audio_send.aud_lrc_d0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 284MB peak: 284MB)

@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:21s; Memory used current: 275MB peak: 288MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:23s; Memory used current: 278MB peak: 288MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:31s; Memory used current: 278MB peak: 288MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:31s; Memory used current: 278MB peak: 288MB)

@N: MO106 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ov5647_init\ov5647_registers.v":79:8:79:11|Found ROM OV5647_Controller_inst.Regs.sreg_3_0[20:0] (in view: work.video_top(verilog)) with 43 words by 21 bits.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[15] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[14] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[13] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[12] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[11] (in view: work.video_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:34s; Memory used current: 279MB peak: 288MB)


Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:36s; Memory used current: 347MB peak: 347MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:38s		    -3.27ns		4994 /      1701
   2		0h:00m:38s		    -3.27ns		4971 /      1701
   3		0h:00m:38s		    -3.33ns		4959 /      1701
   4		0h:00m:38s		    -3.33ns		4959 /      1701
@N: FX271 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\img_data_pkt.v":297:0:297:5|Replicating instance un1_I_rst_n_1_i (in view: work.video_top(verilog)) with 121 loads 1 time to improve timing.
@N: FX271 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\udp\udp_tx.v":196:0:196:5|Replicating instance u_udp.u_udp_tx.cnt[0] (in view: work.video_top(verilog)) with 40 loads 2 times to improve timing.
@N: FX271 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\mipi_csi\raw8_lane2.v":37:0:37:5|Replicating instance CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.w_lv_n_i (in view: work.video_top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:40s		    -3.01ns		4975 /      1704
   6		0h:00m:41s		    -3.01ns		4975 /      1704
   7		0h:00m:41s		    -3.01ns		4976 /      1704
   8		0h:00m:41s		    -3.01ns		4976 /      1704


   9		0h:00m:42s		    -3.01ns		4974 /      1704

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:43s; Memory used current: 298MB peak: 350MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MT453 |clock period is too long for clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock pll_8bit_2lane|clkout_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock video_top|I_clk_27m, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock video_top|aud_bclk, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock i2c_dri_Z8|dri_clk_derived_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT643 :|Requested period 40000.0 ns is too large. Setting to 20000.0 ns for clock i2c_dri_Z8|dri_clk_derived_clock, timing exception "define_multicycle_path -setup -from c:i2c_dri_Z8|dri_clk_derived_clock -to c:i2c_dri_Z8|dri_clk_derived_clock 2" 
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":82:20:82:26|Converting bidirection inout port aud_sda to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:50s; Memory used current: 299MB peak: 350MB)


Start Writing Netlists (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:52s; Memory used current: 201MB peak: 350MB)

Writing Analyst data base C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\synwork\dk_video_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:54s; Memory used current: 292MB peak: 350MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:59s; Memory used current: 293MB peak: 350MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:00m:59s; Memory used current: 293MB peak: 350MB)


Start final timing analysis (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:01s; Memory used current: 282MB peak: 350MB)

@W: MT246 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\video_top.v":799:7:799:14|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\tmds_pll\tmds_pll.v":21:4:21:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":17059:8:17059:14|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":12139:6:12139:10|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v":4241:6:4241:16|Blackbox DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\maibenben\desktop\dk_video_csi_720_lvcmos12 udp send img8 state aud\src\gowin_rpll\gowin_rpll.v":22:5:22:13|Blackbox rPLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock video_top|pix_clk with period 5.27ns. Please declare a user-defined clock on net pix_clk.
@W: MT420 |Found inferred clock video_top|I_clk with period 5.55ns. Please declare a user-defined clock on port I_clk.
@W: MT420 |Found inferred clock TMDS_PLL|clkout_inferred_clock with period 6.67ns. Please declare a user-defined clock on net u_tmds_pll.serial_clk.
@W: MT420 |Found inferred clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock with period 8502.42ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_out.
@W: MT420 |Found inferred clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_x4i.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock video_top|eth_rxc with period 6.67ns. Please declare a user-defined clock on port eth_rxc.
@W: MT420 |Found inferred clock pll_8bit_2lane|clkout_inferred_clock with period 8500.71ns. Please declare a user-defined clock on net CSI2RAW8_inst.pll.csi_clk.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock with period 6.49ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.clk_byte_out.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock with period 6.67ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.eclko.
@W: MT420 |Found inferred clock video_top|I_clk_27m with period 4.28ns. Please declare a user-defined clock on port I_clk_27m.
@W: MT420 |Found inferred clock video_top|aud_bclk with period 8502.40ns. Please declare a user-defined clock on port aud_bclk.
@N: MT615 |Found clock i2c_dri_Z8|dri_clk_derived_clock with period 4240.01ns 
@W: MT420 |Found inferred clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock with period 1.63ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.HS_CLK.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Nov  4 11:38:51 2020
#


Top view:               video_top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.513

                                                                          Requested     Estimated     Requested     Estimated                  Clock                              Clock                 
Starting Clock                                                            Frequency     Frequency     Period        Period        Slack        Type                               Group                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMDS_PLL|clkout_inferred_clock                                            150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_2 
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                             611.8 MHz     520.0 MHz     1.635         1.923         -0.288       inferred                           Autoconstr_clkgroup_17
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_7 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_5 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_6 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_10
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_8 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_9 
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           0.1 MHz       103.7 MHz     8502.420      9.646         4248.363     inferred                           Autoconstr_clkgroup_3 
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_4 
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                        154.0 MHz     130.9 MHz     6.494         7.640         -1.146       inferred                           Autoconstr_clkgroup_13
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                               150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_14
i2c_dri_Z8|dri_clk_derived_clock                                          0.2 MHz       382.2 MHz     4240.010      2.617         8474.786     derived (from video_top|I_clk)     Autoconstr_clkgroup_1 
pll_8bit_2lane|clkout_inferred_clock                                      0.1 MHz       136.9 MHz     8500.713      7.305         4249.518     inferred                           Autoconstr_clkgroup_12
video_top|I_clk                                                           180.3 MHz     153.2 MHz     5.547         6.525         -0.979       inferred                           Autoconstr_clkgroup_1 
video_top|I_clk_27m                                                       233.8 MHz     198.7 MHz     4.277         5.032         -0.755       inferred                           Autoconstr_clkgroup_15
video_top|aud_bclk                                                        0.1 MHz       159.5 MHz     8502.405      6.269         4248.373     inferred                           Autoconstr_clkgroup_16
video_top|eth_rxc                                                         150.0 MHz     NA            6.667         NA            NA           inferred                           Autoconstr_clkgroup_11
video_top|pix_clk                                                         189.7 MHz     161.3 MHz     5.270         6.200         -0.930       inferred                           Autoconstr_clkgroup_0 
System                                                                    116.7 MHz     99.2 MHz      8.573         10.085        -1.513       system                             system_clkgroup       
========================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                 |    rise  to  rise      |    fall  to  fall      |    rise  to  fall      |    fall  to  rise    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                                |  constraint  slack     |  constraint  slack     |  constraint  slack     |  constraint  slack   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                                |  8.573       -1.513    |  8.573       7.734     |  8.573       6.629     |  8.573       3.796   
System                                                           video_top|pix_clk                                                     |  5.270       4.125     |  No paths    -         |  No paths    -         |  No paths    -       
System                                                           video_top|I_clk                                                       |  5.547       4.381     |  No paths    -         |  No paths    -         |  No paths    -       
System                                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  8502.420    8493.674  |  No paths    -         |  No paths    -         |  No paths    -       
System                                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock       |  6.667       6.071     |  No paths    -         |  No paths    -         |  No paths    -       
System                                                           _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock  |  No paths    -         |  No paths    -         |  6.667       6.071     |  No paths    -       
System                                                           _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock    |  No paths    -         |  No paths    -         |  6.667       6.071     |  No paths    -       
System                                                           _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                    |  6.494       3.798     |  No paths    -         |  No paths    -         |  No paths    -       
System                                                           video_top|aud_bclk                                                    |  8502.405    8501.566  |  No paths    -         |  No paths    -         |  No paths    -       
System                                                           i2c_dri_Z8|dri_clk_derived_clock                                      |  4240.010    4238.844  |  No paths    -         |  No paths    -         |  No paths    -       
video_top|pix_clk                                                video_top|pix_clk                                                     |  5.270       -0.930    |  No paths    -         |  No paths    -         |  No paths    -       
video_top|I_clk                                                  System                                                                |  5.547       -0.208    |  No paths    -         |  No paths    -         |  No paths    -       
video_top|I_clk                                                  video_top|pix_clk                                                     |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
video_top|I_clk                                                  video_top|I_clk                                                       |  5.547       -0.979    |  No paths    -         |  No paths    -         |  No paths    -       
video_top|I_clk                                                  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
video_top|I_clk                                                  pll_8bit_2lane|clkout_inferred_clock                                  |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  System                                                                |  8502.420    8496.267  |  No paths    -         |  No paths    -         |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  video_top|I_clk                                                       |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  8502.420    8492.774  |  8502.420    8501.581  |  No paths    -         |  4251.210    4248.363
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  pll_8bit_2lane|clkout_inferred_clock                                  |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                             _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                             pll_8bit_2lane|clkout_inferred_clock                                  |  8500.713    8493.408  |  8500.713    8499.874  |  No paths    -         |  4250.357    4249.518
pll_8bit_2lane|clkout_inferred_clock                             _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                    |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock               pll_8bit_2lane|clkout_inferred_clock                                  |  Diff grp    -         |  No paths    -         |  No paths    -         |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock               _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                    |  6.494       -1.146    |  6.494       5.655     |  No paths    -         |  No paths    -       
video_top|I_clk_27m                                              System                                                                |  4.277       -0.404    |  No paths    -         |  No paths    -         |  No paths    -       
video_top|I_clk_27m                                              video_top|I_clk_27m                                                   |  4.277       -0.755    |  No paths    -         |  No paths    -         |  No paths    -       
video_top|aud_bclk                                               System                                                                |  8502.405    8501.566  |  No paths    -         |  No paths    -         |  No paths    -       
video_top|aud_bclk                                               video_top|aud_bclk                                                    |  8502.405    8496.135  |  8502.405    8501.566  |  4251.202    4248.373  |  No paths    -       
i2c_dri_Z8|dri_clk_derived_clock                                 i2c_dri_Z8|dri_clk_derived_clock                                      |  4240.010    8474.786  |  No paths    -         |  No paths    -         |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                    System                                                                |  1.635       -0.248    |  No paths    -         |  No paths    -         |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                    _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                         |  1.635       -0.288    |  No paths    -         |  No paths    -         |  No paths    -       
=========================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                            Arrival           
Instance                                                                   Reference                                         Type      Pin     Net             Time        Slack 
                                                                           Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[3]     0.243       -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     Q       opensync[0]     0.243       -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[1]     0.243       -0.227
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[2]     0.243       0.796 
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                           Starting                                                                              Required           
Instance                                                                   Reference                                         Type      Pin     Net               Time         Slack 
                                                                           Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DHCEN     CE      xstop             1.635        -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     D       opensync[3]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[0]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[1]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[2]       1.574        0.796 
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.635
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.635

    - Propagation time:                      1.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     Q        Out     0.243     0.243 r     -         
opensync[0]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      I1       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      F        Out     0.570     1.348 r     -         
xstop                                                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               DHCEN     CE       In      -         1.883 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.883 is 0.813(43.2%) logic and 1.070(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                             Starting                                                                                                      Arrival             
Instance                                                                                                                     Reference                                                           Type      Pin     Net                     Time        Slack   
                                                                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFNP     Q       reset_r[1]              0.243       4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.ddr_init_complete_d_3_s0                                   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       init_calib_complete     0.243       8492.774
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_buf_rdy_s0                                                _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       wr_data_rdy             0.243       8493.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_cmd0.app_rdy_s0                                                       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       cmd_ready               0.243       8493.264
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_20_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[20]         0.243       8493.350
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_19_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[19]         0.243       8493.371
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_25_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[25]         0.243       8493.432
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_24_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[24]         0.243       8493.453
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_21_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[21]         0.243       8493.458
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_9_s0                                          _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[9]          0.243       8493.502
===============================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                Starting                                                                                                    Required             
Instance                                                                                                                        Reference                                                           Type          Pin        Net            Time         Slack   
                                                                                                                                Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_1_mem_3_1_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_2_mem_3_2_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_3_mem_3_3_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[0]      wr_data[0]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[1]      wr_data[1]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[2]      wr_data[2]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[3]      wr_data[3]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_1_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[0]      wr_data[4]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_1_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[1]      wr_data[5]     4251.077     4248.363
=================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4251.210
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4251.077

    - Propagation time:                      2.714
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4248.363

    Number of logic level(s):                2
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_28_s / DI[3]
    The start point is clocked by            _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock [falling] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK
    The end   point is clocked by            _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock [rising] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK

Instance / Net                                                                                                                                Pin        Pin               Arrival     No. of    
Name                                                                                                                            Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]        DFFNP         Q          Out     0.243     0.243 r     -         
reset_r[1]                                                                                                                      Net           -          -       0.535     -           63        
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           RESETB     In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           DO[31]     Out     0.317     1.095 f     -         
mem_3_0_mem_3_0_0_0_DO[31]                                                                                                      Net           -          -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          I0         In      -         1.630 f     -         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          F          Out     0.549     2.179 r     -         
wr_data[115]                                                                                                                    Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_28_s                                          RAM16SDP4     DI[3]      In      -         2.714 r     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.847 is 1.242(43.6%) logic and 1.605(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                            Arrival           
Instance                                   Reference                                              Type      Pin     Net        Time        Slack 
                                           Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[0]     0.243       -1.146
CSI2RAW8_inst.u_control_capture.cnt[1]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[1]     0.243       -0.048
CSI2RAW8_inst.u_control_capture.cnt[2]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[2]     0.243       -0.013
CSI2RAW8_inst.u_control_capture.cnt[3]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[3]     0.243       0.022 
CSI2RAW8_inst.u_control_capture.cnt[4]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[4]     0.243       0.057 
CSI2RAW8_inst.u_control_capture.cnt[5]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[5]     0.243       0.092 
CSI2RAW8_inst.u_control_capture.cnt[6]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[6]     0.243       0.127 
CSI2RAW8_inst.u_control_capture.cnt[7]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[7]     0.243       0.162 
CSI2RAW8_inst.u_control_capture.cnt[8]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[8]     0.243       0.197 
CSI2RAW8_inst.u_control_capture.cnt[9]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[9]     0.243       0.232 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                               Required           
Instance                                        Reference                                              Type      Pin     Net           Time         Slack 
                                                Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.line_cnt[0]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[1]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[2]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[3]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[4]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[5]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[6]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[7]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[8]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[9]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[0] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[0]                DFFCE     CE       In      -         7.579 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[1] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[1]                DFFCE     CE       In      -         7.579 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[2] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[2]                DFFCE     CE       In      -         7.579 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[3] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[3]                DFFCE     CE       In      -         7.579 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[4] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.247 period=6.494) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[4]                DFFCE     CE       In      -         7.579 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: i2c_dri_Z8|dri_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                Arrival             
Instance                                                    Reference                            Type      Pin     Net              Time        Slack   
                                                            Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[1]           i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cnt[1]           0.243       8474.786
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[0]           i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cnt[0]           0.243       8474.807
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[5]           i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cnt[5]           0.243       8474.833
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[6]           i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cnt[6]           0.243       8474.941
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cur_state[4]     i2c_dri_Z8|dri_clk_derived_clock     DFFCE     Q       cur_state[4]     0.243       8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cur_state[3]     i2c_dri_Z8|dri_clk_derived_clock     DFFCE     Q       cur_state[3]     0.243       8475.359
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[4]           i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cnt[4]           0.243       8475.389
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[3]           i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cnt[3]           0.243       8475.410
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[2]           i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cnt[2]           0.243       8475.452
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cur_state[1]     i2c_dri_Z8|dri_clk_derived_clock     DFFC      Q       cur_state[1]     0.243       8475.492
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                            Required             
Instance                                               Reference                            Type      Pin     Net                          Time         Slack   
                                                       Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out     i2c_dri_Z8|dri_clk_derived_clock     DFFPE     D       sda_out_33_iv_i              8479.959     8474.786
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[0]      i2c_dri_Z8|dri_clk_derived_clock     DFFC      D       cnt_10[0]                    8479.959     8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[1]      i2c_dri_Z8|dri_clk_derived_clock     DFFC      D       N_771_i                      8479.959     8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[2]      i2c_dri_Z8|dri_clk_derived_clock     DFFC      D       cnt_10[2]                    8479.959     8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[3]      i2c_dri_Z8|dri_clk_derived_clock     DFFC      D       cnt_10[3]                    8479.959     8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[4]      i2c_dri_Z8|dri_clk_derived_clock     DFFC      D       cnt_10[4]                    8479.959     8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[5]      i2c_dri_Z8|dri_clk_derived_clock     DFFC      D       cnt_10[5]                    8479.959     8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[6]      i2c_dri_Z8|dri_clk_derived_clock     DFFC      D       cnt_10[6]                    8479.959     8475.338
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.scl         i2c_dri_Z8|dri_clk_derived_clock     DFFPE     CE      N_770_i                      8479.959     8475.389
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out     i2c_dri_Z8|dri_clk_derived_clock     DFFPE     CE      un1_sda_out_1_sqmuxa_i_0     8479.959     8475.421
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8480.020
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8479.959

    - Propagation time:                      5.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8474.786

    Number of logic level(s):                5
    Starting point:                          wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[1] / Q
    Ending point:                            wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out / D
    The start point is clocked by            i2c_dri_Z8|dri_clk_derived_clock [rising] (rise=0.000 fall=2120.005 period=4240.010) on pin CLK
    The end   point is clocked by            i2c_dri_Z8|dri_clk_derived_clock [rising] (rise=0.000 fall=2120.005 period=4240.010) on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:i2c_dri_Z8|dri_clk_derived_clock to c:i2c_dri_Z8|dri_clk_derived_clock)

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                    Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.cnt[1]                       DFFC      Q        Out     0.243     0.243 r     -         
cnt[1]                                                                  Net       -        -       0.535     -           8         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.un1_cur_state_8_i_i_a2_2     LUT4      I1       In      -         0.778 r     -         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.un1_cur_state_8_i_i_a2_2     LUT4      F        Out     0.570     1.348 r     -         
N_115                                                                   Net       -        -       0.535     -           6         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_0_0_a2_3_1     LUT4      I0       In      -         1.883 r     -         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_0_0_a2_3_1     LUT4      F        Out     0.549     2.432 r     -         
N_801_1                                                                 Net       -        -       0.535     -           3         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_0_0_2_0        LUT4      I1       In      -         2.967 r     -         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_0_0_2_0        LUT4      F        Out     0.570     3.537 r     -         
sda_out_33_iv_0_0_2_0                                                   Net       -        -       0.401     -           1         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_0_0_0_4        LUT4      I2       In      -         3.938 r     -         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_0_0_0_4        LUT4      F        Out     0.462     4.400 r     -         
sda_out_33_iv_0_0_0_4                                                   Net       -        -       0.401     -           1         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_i              LUT4      I3       In      -         4.801 r     -         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out_33_iv_i              LUT4      F        Out     0.371     5.172 f     -         
sda_out_33_iv_i                                                         Net       -        -       0.000     -           1         
wm8978_ctrl_inst.u_wm8978_config.u_i2c_dri.sda_out                      DFFPE     D        In      -         5.172 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 5.233 is 2.826(54.0%) logic and 2.407(46.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_8bit_2lane|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                               Starting                                                                      Arrival             
Instance                                                                                                                       Reference                                Type      Pin     Net                Time        Slack   
                                                                                                                               Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]                                                             pll_8bit_2lane|clkout_inferred_clock     DFFNP     Q       reset_r[1]         0.243       4249.518
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                                      pll_8bit_2lane|clkout_inferred_clock     DFFP      Q       Empty              0.243       8493.408
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       fifo_wr_den        0.243       8494.544
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       Fullz              0.243       8494.565
bayer_rgb_inst.devcnt_d1[0]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[0]       0.243       8495.154
bayer_rgb_inst.devcnt_d1[3]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[3]       0.243       8495.194
bayer_rgb_inst.devcnt_d1[5]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[5]       0.243       8495.285
bayer_rgb_inst.devcnt_d1[4]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[4]       0.243       8495.306
bayer_rgb_inst.devcnt_d1[6]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[6]       0.243       8495.393
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[0\]     pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       \\Big\.wbin[0]     0.243       8495.462
=================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                   Starting                                                                         Required             
Instance                                                                                                           Reference                                Type     Pin        Net                 Time         Slack   
                                                                                                                   Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                          pll_8bit_2lane|clkout_inferred_clock     DFFP     PRESET     reset_r[1]          4250.296     4249.518
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                          pll_8bit_2lane|clkout_inferred_clock     DFFP     D          rempty_val_NE_i     8500.652     8493.408
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z     pll_8bit_2lane|clkout_inferred_clock     DFFC     D          wfull_val_NE_i      8500.652     8494.544
bayer_rgb_inst.g_o[2]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[2]            8500.652     8495.154
bayer_rgb_inst.g_o[3]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[3]            8500.652     8495.154
bayer_rgb_inst.g_o[4]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[4]            8500.652     8495.154
bayer_rgb_inst.g_o[5]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[5]            8500.652     8495.154
bayer_rgb_inst.g_o[6]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[6]            8500.652     8495.154
bayer_rgb_inst.g_o[7]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[7]            8500.652     8495.154
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[8\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[8]        8500.652     8495.311
=========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4250.357
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4250.296

    - Propagation time:                      0.778
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4249.518

    Number of logic level(s):                0
    Starting point:                          CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z / PRESET
    The start point is clocked by            pll_8bit_2lane|clkout_inferred_clock [falling] (rise=0.000 fall=4250.357 period=8500.713) on pin CLK
    The end   point is clocked by            pll_8bit_2lane|clkout_inferred_clock [rising] (rise=0.000 fall=4250.357 period=8500.713) on pin CLK

Instance / Net                                                                   Pin        Pin               Arrival     No. of    
Name                                                                   Type      Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]     DFFNP     Q          Out     0.243     0.243 r     -         
reset_r[1]                                                             Net       -          -       0.535     -           51        
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z              DFFP      PRESET     In      -         0.778 r     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 0.839 is 0.304(36.2%) logic and 0.535(63.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                 Arrival           
Instance                                                                                           Reference           Type     Pin     Net                 Time        Slack 
                                                                                                   Clock                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[0]     0.243       -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[2]     0.243       -0.958
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0     video_top|I_clk     DFFP     Q       cs_memsync_0[1]     0.243       -0.871
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_1_s0          video_top|I_clk     DFFC     Q       count[1]            0.243       -0.754
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_0_s0          video_top|I_clk     DFFC     Q       count[0]            0.243       -0.733
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_2_s0          video_top|I_clk     DFFC     Q       count[2]            0.243       -0.249
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_5_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[5]     0.243       -0.228
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_s0          video_top|I_clk     DFFP     Q       dll_rst             0.243       -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_3_s0     video_top|I_clk     DFFC     Q       cs_memsync[3]       0.243       -0.207
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_0_s0           video_top|I_clk     DFFC     Q       flag[0]             0.243       -0.160
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                Required           
Instance                                                                                                                                          Reference           Type     Pin      Net               Time         Slack 
                                                                                                                                                  Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0                                                          video_top|I_clk     DFFC     D        flag_d[1]         5.486        -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0                                                        video_top|I_clk     DL       D        n372_9            4.708        -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_0_s0                                                          video_top|I_clk     DFFC     D        flag_d[0]         5.486        -0.270
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_0_s0                                                        video_top|I_clk     DL       D        n386_10           4.708        -0.270
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     video_top|I_clk     DQS      HOLD     pause_en          5.547        -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     video_top|I_clk     DQS      HOLD     pause_en          5.547        -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0                                                    video_top|I_clk     DFFC     D        ns_memsync[2]     5.486        -0.029
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.ns_memsync_2_s0                                                    video_top|I_clk     DL       D        n330_15           4.708        -0.029
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_0_s0                                                         video_top|I_clk     DFFC     D        n417_5            5.486        0.582 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_1_s0                                                         video_top|I_clk     DFFC     D        n416_5            5.486        0.690 
=============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.464
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[0]                                                                                    Net      -        -       0.535     -           7         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.570     1.348 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.345 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.746 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.117 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.652 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.201 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.602 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.151 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.686 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.929 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.464 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.525 is 3.048(46.7%) logic and 3.477(53.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.958

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[2]                                                                                    Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.549     1.327 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.324 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.725 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.096 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.631 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.180 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.581 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.130 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.665 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.908 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.443 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.504 is 3.027(46.5%) logic and 3.477(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.356
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.871

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0     DFFP     Q        Out     0.243     0.243 r     -         
cs_memsync_0[1]                                                                                    Net      -        -       0.535     -           9         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I2       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.462     1.240 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.775 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.237 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.638 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.009 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.544 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.093 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.494 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.043 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.578 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.821 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.356 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.417 is 2.940(45.8%) logic and 3.477(54.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.801

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[0]                                                                                    Net      -        -       0.535     -           7         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.570     1.348 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     I3       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     F        Out     0.371     2.254 f     -         
n386_13                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     I3       In      -         2.655 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     F        Out     0.371     3.026 f     -         
n386_12                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I2       In      -         3.561 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.462     4.023 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.424 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     4.973 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.508 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.751 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.286 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.347 is 2.870(45.2%) logic and 3.477(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.265
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.780

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[2]                                                                                    Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.549     1.327 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     I3       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     F        Out     0.371     2.233 f     -         
n386_13                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     I3       In      -         2.634 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     F        Out     0.371     3.005 f     -         
n386_12                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I2       In      -         3.540 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.462     4.002 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.403 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     4.952 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.487 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.730 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.265 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.326 is 2.849(45.0%) logic and 3.477(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk_27m
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                   Arrival           
Instance                                     Reference               Type      Pin     Net              Time        Slack 
                                             Clock                                                                        
--------------------------------------------------------------------------------------------------------------------------
OV5647_Controller_inst.Regs.wait_cnt[1]      video_top|I_clk_27m     DFFRE     Q       wait_cnt[1]      0.243       -0.755
OV5647_Controller_inst.Regs.wait_cnt[0]      video_top|I_clk_27m     DFFRE     Q       wait_cnt[0]      0.243       -0.734
OV5647_Controller_inst.I2C.divider[0]        video_top|I_clk_27m     DFFCE     Q       divider[0]       0.243       -0.677
OV5647_Controller_inst.Regs.address[3]       video_top|I_clk_27m     DFFRE     Q       address[3]       0.243       -0.649
OV5647_Controller_inst.Regs.address[2]       video_top|I_clk_27m     DFFRE     Q       address[2]       0.243       -0.628
OV5647_Controller_inst.Regs.wait_cnt[11]     video_top|I_clk_27m     DFFRE     Q       wait_cnt[11]     0.243       -0.577
OV5647_Controller_inst.Regs.wait_cnt[10]     video_top|I_clk_27m     DFFRE     Q       wait_cnt[10]     0.243       -0.556
OV5647_Controller_inst.Regs.address[4]       video_top|I_clk_27m     DFFRE     Q       address[4]       0.243       -0.480
OV5647_Controller_inst.I2C.divider[5]        video_top|I_clk_27m     DFFCE     Q       divider[5]       0.243       -0.454
OV5647_Controller_inst.I2C.divider[2]        video_top|I_clk_27m     DFFCE     Q       divider[2]       0.243       -0.433
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                   Required           
Instance                                   Reference               Type     Pin     Net               Time         Slack 
                                           Clock                                                                         
-------------------------------------------------------------------------------------------------------------------------
OV5647_Controller_inst.Regs.wait_flag      video_top|I_clk_27m     DFF      D       wait_flag5        4.216        -0.755
OV5647_Controller_inst.I2C.data_sr[3]      video_top|I_clk_27m     DFFP     D       data_sr_7[3]      4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[4]      video_top|I_clk_27m     DFFP     D       data_sr_7[4]      4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[5]      video_top|I_clk_27m     DFFP     D       data_sr_7[5]      4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[6]      video_top|I_clk_27m     DFFP     D       data_sr_7[6]      4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[7]      video_top|I_clk_27m     DFFP     D       data_sr_7[7]      4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[8]      video_top|I_clk_27m     DFFP     D       data_sr_7[8]      4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[9]      video_top|I_clk_27m     DFFP     D       data_sr_7[9]      4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[10]     video_top|I_clk_27m     DFFP     D       data_sr_7[10]     4.216        -0.677
OV5647_Controller_inst.I2C.data_sr[12]     video_top|I_clk_27m     DFFP     D       data_sr_7[12]     4.216        -0.677
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.277
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.216

    - Propagation time:                      4.971
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.755

    Number of logic level(s):                5
    Starting point:                          OV5647_Controller_inst.Regs.wait_cnt[1] / Q
    Ending point:                            OV5647_Controller_inst.Regs.wait_flag / D
    The start point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK
    The end   point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                         Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
OV5647_Controller_inst.Regs.wait_cnt[1]      DFFRE     Q        Out     0.243     0.243 r     -         
wait_cnt[1]                                  Net       -        -       0.535     -           2         
OV5647_Controller_inst.Regs.un4lto4_1        LUT2      I1       In      -         0.778 r     -         
OV5647_Controller_inst.Regs.un4lto4_1        LUT2      F        Out     0.570     1.348 r     -         
un4lto4_1                                    Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.un4lto4          LUT4      I0       In      -         1.749 r     -         
OV5647_Controller_inst.Regs.un4lto4          LUT4      F        Out     0.549     2.298 r     -         
un4lt5                                       Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.un4lto11         LUT4      I0       In      -         2.699 r     -         
OV5647_Controller_inst.Regs.un4lto11         LUT4      F        Out     0.549     3.248 r     -         
un4lt22                                      Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.wait_flag5_0     LUT4      I0       In      -         3.650 r     -         
OV5647_Controller_inst.Regs.wait_flag5_0     LUT4      F        Out     0.549     4.199 r     -         
wait_flag5_0                                 Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.wait_flag5       LUT4      I3       In      -         4.600 r     -         
OV5647_Controller_inst.Regs.wait_flag5       LUT4      F        Out     0.371     4.971 f     -         
wait_flag5                                   Net       -        -       0.000     -           1         
OV5647_Controller_inst.Regs.wait_flag        DFF       D        In      -         4.971 f     -         
========================================================================================================
Total path delay (propagation time + setup) of 5.032 is 2.892(57.5%) logic and 2.140(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.277
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.216

    - Propagation time:                      4.950
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.734

    Number of logic level(s):                5
    Starting point:                          OV5647_Controller_inst.Regs.wait_cnt[0] / Q
    Ending point:                            OV5647_Controller_inst.Regs.wait_flag / D
    The start point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK
    The end   point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                         Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
OV5647_Controller_inst.Regs.wait_cnt[0]      DFFRE     Q        Out     0.243     0.243 r     -         
wait_cnt[0]                                  Net       -        -       0.535     -           2         
OV5647_Controller_inst.Regs.un4lto4_1        LUT2      I0       In      -         0.778 r     -         
OV5647_Controller_inst.Regs.un4lto4_1        LUT2      F        Out     0.549     1.327 r     -         
un4lto4_1                                    Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.un4lto4          LUT4      I0       In      -         1.728 r     -         
OV5647_Controller_inst.Regs.un4lto4          LUT4      F        Out     0.549     2.277 r     -         
un4lt5                                       Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.un4lto11         LUT4      I0       In      -         2.678 r     -         
OV5647_Controller_inst.Regs.un4lto11         LUT4      F        Out     0.549     3.227 r     -         
un4lt22                                      Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.wait_flag5_0     LUT4      I0       In      -         3.629 r     -         
OV5647_Controller_inst.Regs.wait_flag5_0     LUT4      F        Out     0.549     4.178 r     -         
wait_flag5_0                                 Net       -        -       0.401     -           1         
OV5647_Controller_inst.Regs.wait_flag5       LUT4      I3       In      -         4.579 r     -         
OV5647_Controller_inst.Regs.wait_flag5       LUT4      F        Out     0.371     4.950 f     -         
wait_flag5                                   Net       -        -       0.000     -           1         
OV5647_Controller_inst.Regs.wait_flag        DFF       D        In      -         4.950 f     -         
========================================================================================================
Total path delay (propagation time + setup) of 5.011 is 2.871(57.3%) logic and 2.140(42.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.277
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.216

    - Propagation time:                      4.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.677

    Number of logic level(s):                4
    Starting point:                          OV5647_Controller_inst.I2C.divider[0] / Q
    Ending point:                            OV5647_Controller_inst.I2C.data_sr[3] / D
    The start point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK
    The end   point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                          Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
OV5647_Controller_inst.I2C.divider[0]         DFFCE     Q        Out     0.243     0.243 r     -         
divider[0]                                    Net       -        -       0.779     -           45        
OV5647_Controller_inst.I2C.busy_sr12_sx       LUT4      I0       In      -         1.022 r     -         
OV5647_Controller_inst.I2C.busy_sr12_sx       LUT4      F        Out     0.549     1.571 r     -         
busy_sr12_sx                                  Net       -        -       0.535     -           2         
OV5647_Controller_inst.I2C.busy_sr12          LUT2      I1       In      -         2.106 r     -         
OV5647_Controller_inst.I2C.busy_sr12          LUT2      F        Out     0.570     2.676 r     -         
N_176_7                                       Net       -        -       0.718     -           33        
OV5647_Controller_inst.I2C.data_sr_7_0[3]     LUT4      I0       In      -         3.394 r     -         
OV5647_Controller_inst.I2C.data_sr_7_0[3]     LUT4      F        Out     0.549     3.943 r     -         
N_28                                          Net       -        -       0.401     -           1         
OV5647_Controller_inst.I2C.data_sr_7[3]       LUT4      I0       In      -         4.344 r     -         
OV5647_Controller_inst.I2C.data_sr_7[3]       LUT4      F        Out     0.549     4.893 r     -         
data_sr_7[3]                                  Net       -        -       0.000     -           1         
OV5647_Controller_inst.I2C.data_sr[3]         DFFP      D        In      -         4.893 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 4.954 is 2.521(50.9%) logic and 2.433(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.277
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.216

    - Propagation time:                      4.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.677

    Number of logic level(s):                4
    Starting point:                          OV5647_Controller_inst.I2C.divider[0] / Q
    Ending point:                            OV5647_Controller_inst.I2C.data_sr[4] / D
    The start point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK
    The end   point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                          Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
OV5647_Controller_inst.I2C.divider[0]         DFFCE     Q        Out     0.243     0.243 r     -         
divider[0]                                    Net       -        -       0.779     -           45        
OV5647_Controller_inst.I2C.busy_sr12_sx       LUT4      I0       In      -         1.022 r     -         
OV5647_Controller_inst.I2C.busy_sr12_sx       LUT4      F        Out     0.549     1.571 r     -         
busy_sr12_sx                                  Net       -        -       0.535     -           2         
OV5647_Controller_inst.I2C.busy_sr12          LUT2      I1       In      -         2.106 r     -         
OV5647_Controller_inst.I2C.busy_sr12          LUT2      F        Out     0.570     2.676 r     -         
N_176_7                                       Net       -        -       0.718     -           33        
OV5647_Controller_inst.I2C.data_sr_7_0[4]     LUT4      I0       In      -         3.394 r     -         
OV5647_Controller_inst.I2C.data_sr_7_0[4]     LUT4      F        Out     0.549     3.943 r     -         
N_29                                          Net       -        -       0.401     -           1         
OV5647_Controller_inst.I2C.data_sr_7[4]       LUT4      I0       In      -         4.344 r     -         
OV5647_Controller_inst.I2C.data_sr_7[4]       LUT4      F        Out     0.549     4.893 r     -         
data_sr_7[4]                                  Net       -        -       0.000     -           1         
OV5647_Controller_inst.I2C.data_sr[4]         DFFP      D        In      -         4.893 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 4.954 is 2.521(50.9%) logic and 2.433(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.277
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.216

    - Propagation time:                      4.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.677

    Number of logic level(s):                4
    Starting point:                          OV5647_Controller_inst.I2C.divider[0] / Q
    Ending point:                            OV5647_Controller_inst.I2C.data_sr[5] / D
    The start point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK
    The end   point is clocked by            video_top|I_clk_27m [rising] (rise=0.000 fall=2.139 period=4.277) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                          Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
OV5647_Controller_inst.I2C.divider[0]         DFFCE     Q        Out     0.243     0.243 r     -         
divider[0]                                    Net       -        -       0.779     -           45        
OV5647_Controller_inst.I2C.busy_sr12_sx       LUT4      I0       In      -         1.022 r     -         
OV5647_Controller_inst.I2C.busy_sr12_sx       LUT4      F        Out     0.549     1.571 r     -         
busy_sr12_sx                                  Net       -        -       0.535     -           2         
OV5647_Controller_inst.I2C.busy_sr12          LUT2      I1       In      -         2.106 r     -         
OV5647_Controller_inst.I2C.busy_sr12          LUT2      F        Out     0.570     2.676 r     -         
N_176_7                                       Net       -        -       0.718     -           33        
OV5647_Controller_inst.I2C.data_sr_7_0[5]     LUT4      I0       In      -         3.394 r     -         
OV5647_Controller_inst.I2C.data_sr_7_0[5]     LUT4      F        Out     0.549     3.943 r     -         
N_30                                          Net       -        -       0.401     -           1         
OV5647_Controller_inst.I2C.data_sr_7[5]       LUT4      I0       In      -         4.344 r     -         
OV5647_Controller_inst.I2C.data_sr_7[5]       LUT4      F        Out     0.549     4.893 r     -         
data_sr_7[5]                                  Net       -        -       0.000     -           1         
OV5647_Controller_inst.I2C.data_sr[5]         DFFP      D        In      -         4.893 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 4.954 is 2.521(50.9%) logic and 2.433(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|aud_bclk
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                    Arrival             
Instance                                         Reference              Type      Pin     Net                Time        Slack   
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
wm8978_ctrl_inst.u_audio_send.dac_data_t[17]     video_top|aud_bclk     DFFCE     Q       dac_data_t[17]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[19]     video_top|aud_bclk     DFFCE     Q       dac_data_t[19]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[21]     video_top|aud_bclk     DFFCE     Q       dac_data_t[21]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[23]     video_top|aud_bclk     DFFCE     Q       dac_data_t[23]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[25]     video_top|aud_bclk     DFFCE     Q       dac_data_t[25]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[27]     video_top|aud_bclk     DFFCE     Q       dac_data_t[27]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[29]     video_top|aud_bclk     DFFCE     Q       dac_data_t[29]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[31]     video_top|aud_bclk     DFFCE     Q       dac_data_t[31]     0.243       4248.373
wm8978_ctrl_inst.u_audio_send.dac_data_t[1]      video_top|aud_bclk     DFFCE     Q       dac_data_t[1]      0.243       4248.394
wm8978_ctrl_inst.u_audio_send.dac_data_t[3]      video_top|aud_bclk     DFFCE     Q       dac_data_t[3]      0.243       4248.394
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                           Required             
Instance                                                                Reference              Type      Pin     Net                       Time         Slack   
                                                                        Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------
wm8978_ctrl_inst.u_audio_send.aud_dacdat                                video_top|aud_bclk     DFFNC     D       aud_dacdat_3              4251.141     4248.373
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.Full_s0                video_top|aud_bclk     DFFC      D       wfull_val                 8502.344     8496.135
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_8_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[8]     8502.344     8497.501
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_7_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[7]     8502.344     8497.536
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_6_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[6]     8502.344     8497.571
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_5_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[5]     8502.344     8497.606
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_2_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[2]     8502.344     8497.711
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_0_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[0]     8502.344     8497.802
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_4_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[4]     8502.344     8498.176
u_img_data_pkt.async_fifo_512x32b_inst.fifo_inst.\\Equal\.wptr_3_s0     video_top|aud_bclk     DFFC      D       \\Equal\.wgraynext[3]     8502.344     8498.211
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4251.202
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4251.141

    - Propagation time:                      2.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4248.373

    Number of logic level(s):                5
    Starting point:                          wm8978_ctrl_inst.u_audio_send.dac_data_t[17] / Q
    Ending point:                            wm8978_ctrl_inst.u_audio_send.aud_dacdat / D
    The start point is clocked by            video_top|aud_bclk [rising] (rise=0.000 fall=4251.202 period=8502.405) on pin CLK
    The end   point is clocked by            video_top|aud_bclk [falling] (rise=0.000 fall=4251.202 period=8502.405) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                             Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
wm8978_ctrl_inst.u_audio_send.dac_data_t[17]     DFFCE         Q        Out     0.243     0.243 r     -         
dac_data_t[17]                                   Net           -        -       0.535     -           1         
wm8978_ctrl_inst.u_audio_send.m67                LUT3          I1       In      -         0.778 r     -         
wm8978_ctrl_inst.u_audio_send.m67                LUT3          F        Out     0.570     1.348 r     -         
N_68                                             Net           -        -       0.000     -           1         
wm8978_ctrl_inst.u_audio_send.m64                MUX2_LUT5     I1       In      -         1.348 r     -         
wm8978_ctrl_inst.u_audio_send.m64                MUX2_LUT5     O        Out     0.105     1.453 r     -         
N_65_0                                           Net           -        -       0.000     -           1         
wm8978_ctrl_inst.u_audio_send.m61                MUX2_LUT6     I1       In      -         1.453 r     -         
wm8978_ctrl_inst.u_audio_send.m61                MUX2_LUT6     O        Out     0.105     1.558 r     -         
N_62_0                                           Net           -        -       0.000     -           1         
wm8978_ctrl_inst.u_audio_send.m58                MUX2_LUT7     I1       In      -         1.558 r     -         
wm8978_ctrl_inst.u_audio_send.m58                MUX2_LUT7     O        Out     0.105     1.663 r     -         
N_59_0                                           Net           -        -       0.535     -           1         
wm8978_ctrl_inst.u_audio_send.m7                 LUT4          I1       In      -         2.198 r     -         
wm8978_ctrl_inst.u_audio_send.m7                 LUT4          F        Out     0.570     2.768 r     -         
aud_dacdat_3                                     Net           -        -       0.000     -           1         
wm8978_ctrl_inst.u_audio_send.aud_dacdat         DFFNC         D        In      -         2.768 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 2.829 is 1.759(62.2%) logic and 1.070(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|pix_clk
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                             Arrival           
Instance                                                 Reference             Type      Pin     Net          Time        Slack 
                                                         Clock                                                                  
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]     video_top|pix_clk     DFFC      Q       cnt[3]       0.243       -0.930
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[1]     video_top|pix_clk     DFFC      Q       cnt[1]       0.243       -0.909
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d       video_top|pix_clk     DFFC      Q       de_d         0.243       -0.388
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4]     video_top|pix_clk     DFFC      Q       cnt[4]       0.243       -0.245
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[2]     video_top|pix_clk     DFFC      Q       cnt[2]       0.243       -0.137
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[2]     video_top|pix_clk     DFFC      Q       cnt[2]       0.243       -0.099
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[1]     video_top|pix_clk     DFFC      Q       cnt[1]       0.243       -0.078
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[3]     video_top|pix_clk     DFFC      Q       cnt[3]       0.243       0.009 
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]     video_top|pix_clk     DFFC      Q       cnt[4]       0.243       0.100 
syn_gen_inst.V_cnt[6]                                    video_top|pix_clk     DFFCE     Q       V_cnt[6]     0.243       0.726 
================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                      Required           
Instance                                                 Reference             Type      Pin     Net                   Time         Slack 
                                                         Clock                                                                            
------------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4]     video_top|pix_clk     DFFC      D       z_s_4_0_SUM_0         5.209        -0.930
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]     video_top|pix_clk     DFFC      D       z_cry_3_0_SUM_0       5.209        -0.895
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[2]     video_top|pix_clk     DFFC      D       z_cry_2_0_0_SUM_0     5.209        -0.860
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[1]     video_top|pix_clk     DFFC      D       z_cry_1_0_0_SUM_0     5.209        -0.390
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]     video_top|pix_clk     DFFC      D       z_s_4_0_SUM           5.209        -0.099
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[3]     video_top|pix_clk     DFFC      D       z_cry_3_0_SUM         5.209        -0.064
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[2]     video_top|pix_clk     DFFC      D       z_cry_2_0_0_SUM       5.209        -0.029
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[1]     video_top|pix_clk     DFFC      D       z_cry_1_0_0_SUM       5.209        0.441 
syn_gen_inst.V_cnt[0]                                    video_top|pix_clk     DFFCE     D       V_cnt_lm[0]           5.209        0.726 
syn_gen_inst.V_cnt[1]                                    video_top|pix_clk     DFFCE     D       V_cnt_lm[1]           5.209        0.726 
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.270
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.209

    - Propagation time:                      6.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.930

    Number of logic level(s):                8
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]                  DFFC     Q        Out     0.243     0.243 r     -         
cnt[3]                                                                Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     I1       In      -         0.778 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     F        Out     0.570     1.348 r     -         
un1_de_d_2_i_o3_0_0                                                   Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     I3       In      -         1.749 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     F        Out     0.371     2.120 f     -         
N_5                                                                   Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     I2       In      -         2.655 f     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     F        Out     0.462     3.117 r     -         
z_axb_1                                                               Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     I2       In      -         3.518 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     F        Out     0.462     3.980 r     -         
z_axb_1_lfx                                                           Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      I0       In      -         4.515 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      COUT     Out     0.549     5.064 r     -         
z_cry_1                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      CIN      In      -         5.064 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      COUT     Out     0.035     5.099 r     -         
z_cry_2                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      CIN      In      -         5.099 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      COUT     Out     0.035     5.134 r     -         
z_cry_3                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_s_4_0            ALU      CIN      In      -         5.134 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_s_4_0            ALU      SUM      Out     0.470     5.604 f     -         
z_s_4_0_SUM_0                                                         Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4]                  DFFC     D        In      -         6.139 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.200 is 3.258(52.5%) logic and 2.942(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.270
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.209

    - Propagation time:                      6.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                8
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[1] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[1]                  DFFC     Q        Out     0.243     0.243 r     -         
cnt[1]                                                                Net      -        -       0.535     -           4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     I0       In      -         0.778 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     F        Out     0.549     1.327 r     -         
un1_de_d_2_i_o3_0_0                                                   Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     I3       In      -         1.728 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     F        Out     0.371     2.099 f     -         
N_5                                                                   Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     I2       In      -         2.634 f     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     F        Out     0.462     3.096 r     -         
z_axb_1                                                               Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     I2       In      -         3.497 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     F        Out     0.462     3.959 r     -         
z_axb_1_lfx                                                           Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      I0       In      -         4.494 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      COUT     Out     0.549     5.043 r     -         
z_cry_1                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      CIN      In      -         5.043 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      COUT     Out     0.035     5.078 r     -         
z_cry_2                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      CIN      In      -         5.078 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      COUT     Out     0.035     5.113 r     -         
z_cry_3                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_s_4_0            ALU      CIN      In      -         5.113 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_s_4_0            ALU      SUM      Out     0.470     5.583 f     -         
z_s_4_0_SUM_0                                                         Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4]                  DFFC     D        In      -         6.118 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.179 is 3.237(52.4%) logic and 2.942(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.270
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.209

    - Propagation time:                      6.104
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.895

    Number of logic level(s):                7
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]                  DFFC     Q        Out     0.243     0.243 r     -         
cnt[3]                                                                Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     I1       In      -         0.778 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     F        Out     0.570     1.348 r     -         
un1_de_d_2_i_o3_0_0                                                   Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     I3       In      -         1.749 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     F        Out     0.371     2.120 f     -         
N_5                                                                   Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     I2       In      -         2.655 f     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     F        Out     0.462     3.117 r     -         
z_axb_1                                                               Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     I2       In      -         3.518 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     F        Out     0.462     3.980 r     -         
z_axb_1_lfx                                                           Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      I0       In      -         4.515 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      COUT     Out     0.549     5.064 r     -         
z_cry_1                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      CIN      In      -         5.064 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      COUT     Out     0.035     5.099 r     -         
z_cry_2                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      CIN      In      -         5.099 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      SUM      Out     0.470     5.569 f     -         
z_cry_3_0_SUM_0                                                       Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]                  DFFC     D        In      -         6.104 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.165 is 3.223(52.3%) logic and 2.942(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.270
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.209

    - Propagation time:                      6.083
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.874

    Number of logic level(s):                7
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[1] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[1]                  DFFC     Q        Out     0.243     0.243 r     -         
cnt[1]                                                                Net      -        -       0.535     -           4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     I0       In      -         0.778 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     F        Out     0.549     1.327 r     -         
un1_de_d_2_i_o3_0_0                                                   Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     I3       In      -         1.728 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     F        Out     0.371     2.099 f     -         
N_5                                                                   Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     I2       In      -         2.634 f     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     F        Out     0.462     3.096 r     -         
z_axb_1                                                               Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     I2       In      -         3.497 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     F        Out     0.462     3.959 r     -         
z_axb_1_lfx                                                           Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      I0       In      -         4.494 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      COUT     Out     0.549     5.043 r     -         
z_cry_1                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      CIN      In      -         5.043 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      COUT     Out     0.035     5.078 r     -         
z_cry_2                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      CIN      In      -         5.078 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_3_0          ALU      SUM      Out     0.470     5.548 f     -         
z_cry_3_0_SUM_0                                                       Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]                  DFFC     D        In      -         6.083 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.144 is 3.202(52.1%) logic and 2.942(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.270
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.209

    - Propagation time:                      6.069
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.860

    Number of logic level(s):                6
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[2] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=2.635 period=5.270) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]                  DFFC     Q        Out     0.243     0.243 r     -         
cnt[3]                                                                Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     I1       In      -         0.778 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i_o3_0_0     LUT2     F        Out     0.570     1.348 r     -         
un1_de_d_2_i_o3_0_0                                                   Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     I3       In      -         1.749 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un1_de_d_2_i            LUT4     F        Out     0.371     2.120 f     -         
N_5                                                                   Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     I2       In      -         2.655 f     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1            LUT4     F        Out     0.462     3.117 r     -         
z_axb_1                                                               Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     I2       In      -         3.518 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_axb_1_lfx        LUT4     F        Out     0.462     3.980 r     -         
z_axb_1_lfx                                                           Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      I0       In      -         4.515 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_1_0_0        ALU      COUT     Out     0.549     5.064 r     -         
z_cry_1                                                               Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      CIN      In      -         5.064 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.un20.z_cry_2_0_0        ALU      SUM      Out     0.470     5.534 f     -         
z_cry_2_0_0_SUM_0                                                     Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[2]                  DFFC     D        In      -         6.069 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.130 is 3.188(52.0%) logic and 2.942(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                             Arrival           
Instance                            Reference     Type      Pin     Net                  Time        Slack 
                                    Clock                                                                  
-----------------------------------------------------------------------------------------------------------
u_udp.u_udp_tx.cnt[1]               System        DFFC      Q       cnt[1]               0.243       -1.513
u_udp.u_udp_tx.cnt[2]               System        DFFC      Q       cnt[2]               0.243       -1.473
u_udp.u_udp_tx.cnt[4]               System        DFFC      Q       cnt[4]               0.243       -1.365
u_udp.u_udp_tx.ip_head\[2\][1]      System        DFFRE     Q       ip_head\[2\][1]      0.243       -0.968
u_udp.u_udp_tx.ip_head\[1\][17]     System        DFFCE     Q       ip_head\[1\][17]     0.243       -0.947
u_udp.u_udp_tx.ip_head\[2\][2]      System        DFFRE     Q       ip_head\[2\][2]      0.243       -0.933
u_udp.u_udp_tx.ip_head\[1\][18]     System        DFFCE     Q       ip_head\[1\][18]     0.243       -0.912
u_udp.u_udp_tx.ip_head\[2\][3]      System        DFFRE     Q       ip_head\[2\][3]      0.243       -0.898
u_udp.u_udp_tx.ip_head\[1\][19]     System        DFFCE     Q       ip_head\[1\][19]     0.243       -0.877
u_udp.u_udp_tx.ip_head\[2\][4]      System        DFFRE     Q       ip_head\[2\][4]      0.243       -0.863
===========================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                             Required           
Instance                            Reference     Type     Pin     Net                                   Time         Slack 
                                    Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------
u_udp.u_udp_tx.check_buffer[31]     System        DFFC     D       un1_check_buffer_1_s_31_0_SUM         8.512        -1.513
u_udp.u_udp_tx.check_buffer[30]     System        DFFC     D       un1_check_buffer_1_cry_30_0_0_SUM     8.512        -1.478
u_udp.u_udp_tx.check_buffer[29]     System        DFFC     D       un1_check_buffer_1_cry_29_0_0_SUM     8.512        -1.443
u_udp.u_udp_tx.check_buffer[28]     System        DFFC     D       un1_check_buffer_1_cry_28_0_0_SUM     8.512        -1.408
u_udp.u_udp_tx.check_buffer[27]     System        DFFC     D       un1_check_buffer_1_cry_27_0_0_SUM     8.512        -1.373
u_udp.u_udp_tx.check_buffer[26]     System        DFFC     D       un1_check_buffer_1_cry_26_0_0_SUM     8.512        -1.338
u_udp.u_udp_tx.check_buffer[25]     System        DFFC     D       un1_check_buffer_1_cry_25_0_0_SUM     8.512        -1.303
u_udp.u_udp_tx.check_buffer[24]     System        DFFC     D       un1_check_buffer_1_cry_24_0_0_SUM     8.512        -1.268
u_udp.u_udp_tx.check_buffer[23]     System        DFFC     D       un1_check_buffer_1_cry_23_0_0_SUM     8.512        -1.233
u_udp.u_udp_tx.check_buffer[22]     System        DFFC     D       un1_check_buffer_1_cry_22_0_0_SUM     8.512        -1.198
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.573
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.512

    - Propagation time:                      10.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.513

    Number of logic level(s):                35
    Starting point:                          u_udp.u_udp_tx.cnt[1] / Q
    Ending point:                            u_udp.u_udp_tx.check_buffer[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival      No. of    
Name                                              Type          Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------
u_udp.u_udp_tx.cnt[1]                             DFFC          Q        Out     0.243     0.243 r      -         
cnt[1]                                            Net           -        -       0.657     -            28        
u_udp.u_udp_tx.g0_1_1                             LUT3          I0       In      -         0.900 r      -         
u_udp.u_udp_tx.g0_1_1                             LUT3          F        Out     0.549     1.449 r      -         
g0_1_0                                            Net           -        -       0.535     -            1         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     S0       In      -         1.984 r      -         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     O        Out     0.269     2.253 r      -         
skip_en_0_sqmuxa                                  Net           -        -       0.901     -            69        
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          I2       In      -         3.154 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          F        Out     0.462     3.616 r      -         
un1_check_buffer_1_4_axb_3_0                      Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          I1       In      -         4.017 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          F        Out     0.570     4.587 r      -         
un1_check_buffer_1_4_axb_3                        Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          I2       In      -         4.988 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          F        Out     0.462     5.450 r      -         
un1_check_buffer_1_4_axb_3_lfx                    Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           I0       In      -         5.985 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           COUT     Out     0.549     6.534 r      -         
un1_check_buffer_1_4_cry_3                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           CIN      In      -         6.534 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           SUM      Out     0.470     7.004 f      -         
un1_check_buffer_1_4[4]                           Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_4_0         ALU           I1       In      -         7.539 f      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_4_0         ALU           COUT     Out     0.570     8.109 r      -         
un1_check_buffer_1_cry_4                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_5_0         ALU           CIN      In      -         8.109 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_5_0         ALU           COUT     Out     0.035     8.144 r      -         
un1_check_buffer_1_cry_5                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_6_0         ALU           CIN      In      -         8.144 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_6_0         ALU           COUT     Out     0.035     8.179 r      -         
un1_check_buffer_1_cry_6                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           CIN      In      -         8.179 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           COUT     Out     0.035     8.214 r      -         
un1_check_buffer_1_cry_7                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           CIN      In      -         8.214 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           COUT     Out     0.035     8.249 r      -         
un1_check_buffer_1_cry_8                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           CIN      In      -         8.249 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           COUT     Out     0.035     8.284 r      -         
un1_check_buffer_1_cry_9                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           CIN      In      -         8.284 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           COUT     Out     0.035     8.319 r      -         
un1_check_buffer_1_cry_10                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           CIN      In      -         8.319 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           COUT     Out     0.035     8.354 r      -         
un1_check_buffer_1_cry_11                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           CIN      In      -         8.354 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           COUT     Out     0.035     8.389 r      -         
un1_check_buffer_1_cry_12                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           CIN      In      -         8.389 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           COUT     Out     0.035     8.424 r      -         
un1_check_buffer_1_cry_13                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           CIN      In      -         8.424 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           COUT     Out     0.035     8.459 r      -         
un1_check_buffer_1_cry_14                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           CIN      In      -         8.459 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           COUT     Out     0.035     8.494 r      -         
un1_check_buffer_1_cry_15                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           CIN      In      -         8.494 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           COUT     Out     0.035     8.529 r      -         
un1_check_buffer_1_cry_16                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           CIN      In      -         8.529 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           COUT     Out     0.035     8.564 r      -         
un1_check_buffer_1_cry_17                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           CIN      In      -         8.564 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           COUT     Out     0.035     8.599 r      -         
un1_check_buffer_1_cry_18                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           CIN      In      -         8.599 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           COUT     Out     0.035     8.634 r      -         
un1_check_buffer_1_cry_19                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           CIN      In      -         8.634 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           COUT     Out     0.035     8.669 r      -         
un1_check_buffer_1_cry_20                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           CIN      In      -         8.669 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           COUT     Out     0.035     8.704 r      -         
un1_check_buffer_1_cry_21                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           CIN      In      -         8.704 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           COUT     Out     0.035     8.739 r      -         
un1_check_buffer_1_cry_22                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           CIN      In      -         8.739 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           COUT     Out     0.035     8.774 r      -         
un1_check_buffer_1_cry_23                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           CIN      In      -         8.774 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           COUT     Out     0.035     8.809 r      -         
un1_check_buffer_1_cry_24                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           CIN      In      -         8.809 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           COUT     Out     0.035     8.844 r      -         
un1_check_buffer_1_cry_25                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           CIN      In      -         8.844 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           COUT     Out     0.035     8.879 r      -         
un1_check_buffer_1_cry_26                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           CIN      In      -         8.879 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           COUT     Out     0.035     8.914 r      -         
un1_check_buffer_1_cry_27                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           CIN      In      -         8.914 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           COUT     Out     0.035     8.949 r      -         
un1_check_buffer_1_cry_28                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           CIN      In      -         8.949 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           COUT     Out     0.035     8.984 r      -         
un1_check_buffer_1_cry_29                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           CIN      In      -         8.984 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           COUT     Out     0.035     9.019 r      -         
un1_check_buffer_1_cry_30                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           CIN      In      -         9.019 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           SUM      Out     0.470     9.489 f      -         
un1_check_buffer_1_s_31_0_SUM                     Net           -        -       0.535     -            1         
u_udp.u_udp_tx.check_buffer[31]                   DFFC          D        In      -         10.024 f     -         
==================================================================================================================
Total path delay (propagation time + setup) of 10.085 is 5.585(55.4%) logic and 4.500(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.573
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.512

    - Propagation time:                      10.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.513

    Number of logic level(s):                35
    Starting point:                          u_udp.u_udp_tx.cnt[1] / Q
    Ending point:                            u_udp.u_udp_tx.check_buffer[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival      No. of    
Name                                              Type          Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------
u_udp.u_udp_tx.cnt[1]                             DFFC          Q        Out     0.243     0.243 r      -         
cnt[1]                                            Net           -        -       0.657     -            28        
u_udp.u_udp_tx.g0_1_1                             LUT3          I0       In      -         0.900 r      -         
u_udp.u_udp_tx.g0_1_1                             LUT3          F        Out     0.549     1.449 r      -         
g0_1_0                                            Net           -        -       0.535     -            1         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     S0       In      -         1.984 r      -         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     O        Out     0.269     2.253 r      -         
skip_en_0_sqmuxa                                  Net           -        -       0.901     -            69        
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          I2       In      -         3.154 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          F        Out     0.462     3.616 r      -         
un1_check_buffer_1_4_axb_3_0                      Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          I1       In      -         4.017 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          F        Out     0.570     4.587 r      -         
un1_check_buffer_1_4_axb_3                        Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          I2       In      -         4.988 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          F        Out     0.462     5.450 r      -         
un1_check_buffer_1_4_axb_3_lfx                    Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           I0       In      -         5.985 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           COUT     Out     0.549     6.534 r      -         
un1_check_buffer_1_4_cry_3                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           CIN      In      -         6.534 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           COUT     Out     0.035     6.569 r      -         
un1_check_buffer_1_4_cry_4                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           CIN      In      -         6.569 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           SUM      Out     0.470     7.039 f      -         
un1_check_buffer_1_4[5]                           Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_5_0         ALU           I1       In      -         7.574 f      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_5_0         ALU           COUT     Out     0.570     8.144 r      -         
un1_check_buffer_1_cry_5                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_6_0         ALU           CIN      In      -         8.144 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_6_0         ALU           COUT     Out     0.035     8.179 r      -         
un1_check_buffer_1_cry_6                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           CIN      In      -         8.179 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           COUT     Out     0.035     8.214 r      -         
un1_check_buffer_1_cry_7                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           CIN      In      -         8.214 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           COUT     Out     0.035     8.249 r      -         
un1_check_buffer_1_cry_8                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           CIN      In      -         8.249 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           COUT     Out     0.035     8.284 r      -         
un1_check_buffer_1_cry_9                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           CIN      In      -         8.284 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           COUT     Out     0.035     8.319 r      -         
un1_check_buffer_1_cry_10                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           CIN      In      -         8.319 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           COUT     Out     0.035     8.354 r      -         
un1_check_buffer_1_cry_11                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           CIN      In      -         8.354 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           COUT     Out     0.035     8.389 r      -         
un1_check_buffer_1_cry_12                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           CIN      In      -         8.389 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           COUT     Out     0.035     8.424 r      -         
un1_check_buffer_1_cry_13                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           CIN      In      -         8.424 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           COUT     Out     0.035     8.459 r      -         
un1_check_buffer_1_cry_14                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           CIN      In      -         8.459 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           COUT     Out     0.035     8.494 r      -         
un1_check_buffer_1_cry_15                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           CIN      In      -         8.494 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           COUT     Out     0.035     8.529 r      -         
un1_check_buffer_1_cry_16                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           CIN      In      -         8.529 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           COUT     Out     0.035     8.564 r      -         
un1_check_buffer_1_cry_17                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           CIN      In      -         8.564 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           COUT     Out     0.035     8.599 r      -         
un1_check_buffer_1_cry_18                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           CIN      In      -         8.599 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           COUT     Out     0.035     8.634 r      -         
un1_check_buffer_1_cry_19                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           CIN      In      -         8.634 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           COUT     Out     0.035     8.669 r      -         
un1_check_buffer_1_cry_20                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           CIN      In      -         8.669 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           COUT     Out     0.035     8.704 r      -         
un1_check_buffer_1_cry_21                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           CIN      In      -         8.704 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           COUT     Out     0.035     8.739 r      -         
un1_check_buffer_1_cry_22                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           CIN      In      -         8.739 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           COUT     Out     0.035     8.774 r      -         
un1_check_buffer_1_cry_23                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           CIN      In      -         8.774 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           COUT     Out     0.035     8.809 r      -         
un1_check_buffer_1_cry_24                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           CIN      In      -         8.809 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           COUT     Out     0.035     8.844 r      -         
un1_check_buffer_1_cry_25                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           CIN      In      -         8.844 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           COUT     Out     0.035     8.879 r      -         
un1_check_buffer_1_cry_26                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           CIN      In      -         8.879 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           COUT     Out     0.035     8.914 r      -         
un1_check_buffer_1_cry_27                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           CIN      In      -         8.914 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           COUT     Out     0.035     8.949 r      -         
un1_check_buffer_1_cry_28                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           CIN      In      -         8.949 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           COUT     Out     0.035     8.984 r      -         
un1_check_buffer_1_cry_29                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           CIN      In      -         8.984 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           COUT     Out     0.035     9.019 r      -         
un1_check_buffer_1_cry_30                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           CIN      In      -         9.019 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           SUM      Out     0.470     9.489 f      -         
un1_check_buffer_1_s_31_0_SUM                     Net           -        -       0.535     -            1         
u_udp.u_udp_tx.check_buffer[31]                   DFFC          D        In      -         10.024 f     -         
==================================================================================================================
Total path delay (propagation time + setup) of 10.085 is 5.585(55.4%) logic and 4.500(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.573
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.512

    - Propagation time:                      10.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.513

    Number of logic level(s):                35
    Starting point:                          u_udp.u_udp_tx.cnt[1] / Q
    Ending point:                            u_udp.u_udp_tx.check_buffer[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival      No. of    
Name                                              Type          Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------
u_udp.u_udp_tx.cnt[1]                             DFFC          Q        Out     0.243     0.243 r      -         
cnt[1]                                            Net           -        -       0.657     -            28        
u_udp.u_udp_tx.g0_1_1                             LUT3          I0       In      -         0.900 r      -         
u_udp.u_udp_tx.g0_1_1                             LUT3          F        Out     0.549     1.449 r      -         
g0_1_0                                            Net           -        -       0.535     -            1         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     S0       In      -         1.984 r      -         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     O        Out     0.269     2.253 r      -         
skip_en_0_sqmuxa                                  Net           -        -       0.901     -            69        
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          I2       In      -         3.154 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          F        Out     0.462     3.616 r      -         
un1_check_buffer_1_4_axb_3_0                      Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          I1       In      -         4.017 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          F        Out     0.570     4.587 r      -         
un1_check_buffer_1_4_axb_3                        Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          I2       In      -         4.988 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          F        Out     0.462     5.450 r      -         
un1_check_buffer_1_4_axb_3_lfx                    Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           I0       In      -         5.985 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           COUT     Out     0.549     6.534 r      -         
un1_check_buffer_1_4_cry_3                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           CIN      In      -         6.534 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           COUT     Out     0.035     6.569 r      -         
un1_check_buffer_1_4_cry_4                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           CIN      In      -         6.569 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           COUT     Out     0.035     6.604 r      -         
un1_check_buffer_1_4_cry_5                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_6_1       ALU           CIN      In      -         6.604 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_6_1       ALU           SUM      Out     0.470     7.074 f      -         
un1_check_buffer_1_4[6]                           Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_6_0         ALU           I1       In      -         7.609 f      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_6_0         ALU           COUT     Out     0.570     8.179 r      -         
un1_check_buffer_1_cry_6                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           CIN      In      -         8.179 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           COUT     Out     0.035     8.214 r      -         
un1_check_buffer_1_cry_7                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           CIN      In      -         8.214 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           COUT     Out     0.035     8.249 r      -         
un1_check_buffer_1_cry_8                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           CIN      In      -         8.249 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           COUT     Out     0.035     8.284 r      -         
un1_check_buffer_1_cry_9                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           CIN      In      -         8.284 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           COUT     Out     0.035     8.319 r      -         
un1_check_buffer_1_cry_10                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           CIN      In      -         8.319 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           COUT     Out     0.035     8.354 r      -         
un1_check_buffer_1_cry_11                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           CIN      In      -         8.354 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           COUT     Out     0.035     8.389 r      -         
un1_check_buffer_1_cry_12                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           CIN      In      -         8.389 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           COUT     Out     0.035     8.424 r      -         
un1_check_buffer_1_cry_13                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           CIN      In      -         8.424 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           COUT     Out     0.035     8.459 r      -         
un1_check_buffer_1_cry_14                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           CIN      In      -         8.459 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           COUT     Out     0.035     8.494 r      -         
un1_check_buffer_1_cry_15                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           CIN      In      -         8.494 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           COUT     Out     0.035     8.529 r      -         
un1_check_buffer_1_cry_16                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           CIN      In      -         8.529 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           COUT     Out     0.035     8.564 r      -         
un1_check_buffer_1_cry_17                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           CIN      In      -         8.564 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           COUT     Out     0.035     8.599 r      -         
un1_check_buffer_1_cry_18                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           CIN      In      -         8.599 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           COUT     Out     0.035     8.634 r      -         
un1_check_buffer_1_cry_19                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           CIN      In      -         8.634 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           COUT     Out     0.035     8.669 r      -         
un1_check_buffer_1_cry_20                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           CIN      In      -         8.669 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           COUT     Out     0.035     8.704 r      -         
un1_check_buffer_1_cry_21                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           CIN      In      -         8.704 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           COUT     Out     0.035     8.739 r      -         
un1_check_buffer_1_cry_22                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           CIN      In      -         8.739 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           COUT     Out     0.035     8.774 r      -         
un1_check_buffer_1_cry_23                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           CIN      In      -         8.774 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           COUT     Out     0.035     8.809 r      -         
un1_check_buffer_1_cry_24                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           CIN      In      -         8.809 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           COUT     Out     0.035     8.844 r      -         
un1_check_buffer_1_cry_25                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           CIN      In      -         8.844 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           COUT     Out     0.035     8.879 r      -         
un1_check_buffer_1_cry_26                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           CIN      In      -         8.879 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           COUT     Out     0.035     8.914 r      -         
un1_check_buffer_1_cry_27                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           CIN      In      -         8.914 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           COUT     Out     0.035     8.949 r      -         
un1_check_buffer_1_cry_28                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           CIN      In      -         8.949 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           COUT     Out     0.035     8.984 r      -         
un1_check_buffer_1_cry_29                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           CIN      In      -         8.984 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           COUT     Out     0.035     9.019 r      -         
un1_check_buffer_1_cry_30                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           CIN      In      -         9.019 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           SUM      Out     0.470     9.489 f      -         
un1_check_buffer_1_s_31_0_SUM                     Net           -        -       0.535     -            1         
u_udp.u_udp_tx.check_buffer[31]                   DFFC          D        In      -         10.024 f     -         
==================================================================================================================
Total path delay (propagation time + setup) of 10.085 is 5.585(55.4%) logic and 4.500(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.573
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.512

    - Propagation time:                      10.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.513

    Number of logic level(s):                35
    Starting point:                          u_udp.u_udp_tx.cnt[1] / Q
    Ending point:                            u_udp.u_udp_tx.check_buffer[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival      No. of    
Name                                              Type          Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------
u_udp.u_udp_tx.cnt[1]                             DFFC          Q        Out     0.243     0.243 r      -         
cnt[1]                                            Net           -        -       0.657     -            28        
u_udp.u_udp_tx.g0_1_1                             LUT3          I0       In      -         0.900 r      -         
u_udp.u_udp_tx.g0_1_1                             LUT3          F        Out     0.549     1.449 r      -         
g0_1_0                                            Net           -        -       0.535     -            1         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     S0       In      -         1.984 r      -         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     O        Out     0.269     2.253 r      -         
skip_en_0_sqmuxa                                  Net           -        -       0.901     -            69        
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          I2       In      -         3.154 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          F        Out     0.462     3.616 r      -         
un1_check_buffer_1_4_axb_3_0                      Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          I1       In      -         4.017 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          F        Out     0.570     4.587 r      -         
un1_check_buffer_1_4_axb_3                        Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          I2       In      -         4.988 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          F        Out     0.462     5.450 r      -         
un1_check_buffer_1_4_axb_3_lfx                    Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           I0       In      -         5.985 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           COUT     Out     0.549     6.534 r      -         
un1_check_buffer_1_4_cry_3                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           CIN      In      -         6.534 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           COUT     Out     0.035     6.569 r      -         
un1_check_buffer_1_4_cry_4                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           CIN      In      -         6.569 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           COUT     Out     0.035     6.604 r      -         
un1_check_buffer_1_4_cry_5                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_6_1       ALU           CIN      In      -         6.604 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_6_1       ALU           COUT     Out     0.035     6.639 r      -         
un1_check_buffer_1_4_cry_6                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_7_1       ALU           CIN      In      -         6.639 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_7_1       ALU           SUM      Out     0.470     7.109 f      -         
un1_check_buffer_1_4[7]                           Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           I1       In      -         7.644 f      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_7_0         ALU           COUT     Out     0.570     8.214 r      -         
un1_check_buffer_1_cry_7                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           CIN      In      -         8.214 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           COUT     Out     0.035     8.249 r      -         
un1_check_buffer_1_cry_8                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           CIN      In      -         8.249 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           COUT     Out     0.035     8.284 r      -         
un1_check_buffer_1_cry_9                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           CIN      In      -         8.284 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           COUT     Out     0.035     8.319 r      -         
un1_check_buffer_1_cry_10                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           CIN      In      -         8.319 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           COUT     Out     0.035     8.354 r      -         
un1_check_buffer_1_cry_11                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           CIN      In      -         8.354 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           COUT     Out     0.035     8.389 r      -         
un1_check_buffer_1_cry_12                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           CIN      In      -         8.389 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           COUT     Out     0.035     8.424 r      -         
un1_check_buffer_1_cry_13                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           CIN      In      -         8.424 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           COUT     Out     0.035     8.459 r      -         
un1_check_buffer_1_cry_14                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           CIN      In      -         8.459 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           COUT     Out     0.035     8.494 r      -         
un1_check_buffer_1_cry_15                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           CIN      In      -         8.494 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           COUT     Out     0.035     8.529 r      -         
un1_check_buffer_1_cry_16                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           CIN      In      -         8.529 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           COUT     Out     0.035     8.564 r      -         
un1_check_buffer_1_cry_17                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           CIN      In      -         8.564 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           COUT     Out     0.035     8.599 r      -         
un1_check_buffer_1_cry_18                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           CIN      In      -         8.599 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           COUT     Out     0.035     8.634 r      -         
un1_check_buffer_1_cry_19                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           CIN      In      -         8.634 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           COUT     Out     0.035     8.669 r      -         
un1_check_buffer_1_cry_20                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           CIN      In      -         8.669 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           COUT     Out     0.035     8.704 r      -         
un1_check_buffer_1_cry_21                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           CIN      In      -         8.704 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           COUT     Out     0.035     8.739 r      -         
un1_check_buffer_1_cry_22                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           CIN      In      -         8.739 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           COUT     Out     0.035     8.774 r      -         
un1_check_buffer_1_cry_23                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           CIN      In      -         8.774 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           COUT     Out     0.035     8.809 r      -         
un1_check_buffer_1_cry_24                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           CIN      In      -         8.809 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           COUT     Out     0.035     8.844 r      -         
un1_check_buffer_1_cry_25                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           CIN      In      -         8.844 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           COUT     Out     0.035     8.879 r      -         
un1_check_buffer_1_cry_26                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           CIN      In      -         8.879 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           COUT     Out     0.035     8.914 r      -         
un1_check_buffer_1_cry_27                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           CIN      In      -         8.914 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           COUT     Out     0.035     8.949 r      -         
un1_check_buffer_1_cry_28                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           CIN      In      -         8.949 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           COUT     Out     0.035     8.984 r      -         
un1_check_buffer_1_cry_29                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           CIN      In      -         8.984 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           COUT     Out     0.035     9.019 r      -         
un1_check_buffer_1_cry_30                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           CIN      In      -         9.019 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           SUM      Out     0.470     9.489 f      -         
un1_check_buffer_1_s_31_0_SUM                     Net           -        -       0.535     -            1         
u_udp.u_udp_tx.check_buffer[31]                   DFFC          D        In      -         10.024 f     -         
==================================================================================================================
Total path delay (propagation time + setup) of 10.085 is 5.585(55.4%) logic and 4.500(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.573
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.512

    - Propagation time:                      10.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.513

    Number of logic level(s):                35
    Starting point:                          u_udp.u_udp_tx.cnt[1] / Q
    Ending point:                            u_udp.u_udp_tx.check_buffer[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival      No. of    
Name                                              Type          Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------
u_udp.u_udp_tx.cnt[1]                             DFFC          Q        Out     0.243     0.243 r      -         
cnt[1]                                            Net           -        -       0.657     -            28        
u_udp.u_udp_tx.g0_1_1                             LUT3          I0       In      -         0.900 r      -         
u_udp.u_udp_tx.g0_1_1                             LUT3          F        Out     0.549     1.449 r      -         
g0_1_0                                            Net           -        -       0.535     -            1         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     S0       In      -         1.984 r      -         
u_udp.u_udp_tx.g0                                 MUX2_LUT6     O        Out     0.269     2.253 r      -         
skip_en_0_sqmuxa                                  Net           -        -       0.901     -            69        
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          I2       In      -         3.154 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_1       LUT3          F        Out     0.462     3.616 r      -         
un1_check_buffer_1_4_axb_3_0                      Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          I1       In      -         4.017 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3         LUT4          F        Out     0.570     4.587 r      -         
un1_check_buffer_1_4_axb_3                        Net           -        -       0.401     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          I2       In      -         4.988 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_axb_3_lfx     LUT3          F        Out     0.462     5.450 r      -         
un1_check_buffer_1_4_axb_3_lfx                    Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           I0       In      -         5.985 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_3_1       ALU           COUT     Out     0.549     6.534 r      -         
un1_check_buffer_1_4_cry_3                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           CIN      In      -         6.534 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_4_1       ALU           COUT     Out     0.035     6.569 r      -         
un1_check_buffer_1_4_cry_4                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           CIN      In      -         6.569 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_5_1       ALU           COUT     Out     0.035     6.604 r      -         
un1_check_buffer_1_4_cry_5                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_6_1       ALU           CIN      In      -         6.604 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_6_1       ALU           COUT     Out     0.035     6.639 r      -         
un1_check_buffer_1_4_cry_6                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_7_1       ALU           CIN      In      -         6.639 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_7_1       ALU           COUT     Out     0.035     6.674 r      -         
un1_check_buffer_1_4_cry_7                        Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_8_1       ALU           CIN      In      -         6.674 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_4_cry_8_1       ALU           SUM      Out     0.470     7.144 f      -         
un1_check_buffer_1_4[8]                           Net           -        -       0.535     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           I1       In      -         7.679 f      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_8_0         ALU           COUT     Out     0.570     8.249 r      -         
un1_check_buffer_1_cry_8                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           CIN      In      -         8.249 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_9_0         ALU           COUT     Out     0.035     8.284 r      -         
un1_check_buffer_1_cry_9                          Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           CIN      In      -         8.284 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_10_0        ALU           COUT     Out     0.035     8.319 r      -         
un1_check_buffer_1_cry_10                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           CIN      In      -         8.319 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_11_0        ALU           COUT     Out     0.035     8.354 r      -         
un1_check_buffer_1_cry_11                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           CIN      In      -         8.354 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_12_0        ALU           COUT     Out     0.035     8.389 r      -         
un1_check_buffer_1_cry_12                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           CIN      In      -         8.389 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_13_0        ALU           COUT     Out     0.035     8.424 r      -         
un1_check_buffer_1_cry_13                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           CIN      In      -         8.424 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_14_0        ALU           COUT     Out     0.035     8.459 r      -         
un1_check_buffer_1_cry_14                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           CIN      In      -         8.459 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_15_0        ALU           COUT     Out     0.035     8.494 r      -         
un1_check_buffer_1_cry_15                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           CIN      In      -         8.494 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_16_0_0      ALU           COUT     Out     0.035     8.529 r      -         
un1_check_buffer_1_cry_16                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           CIN      In      -         8.529 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_17_0_0      ALU           COUT     Out     0.035     8.564 r      -         
un1_check_buffer_1_cry_17                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           CIN      In      -         8.564 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_18_0_0      ALU           COUT     Out     0.035     8.599 r      -         
un1_check_buffer_1_cry_18                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           CIN      In      -         8.599 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_19_0_0      ALU           COUT     Out     0.035     8.634 r      -         
un1_check_buffer_1_cry_19                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           CIN      In      -         8.634 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_20_0_0      ALU           COUT     Out     0.035     8.669 r      -         
un1_check_buffer_1_cry_20                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           CIN      In      -         8.669 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_21_0_0      ALU           COUT     Out     0.035     8.704 r      -         
un1_check_buffer_1_cry_21                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           CIN      In      -         8.704 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_22_0_0      ALU           COUT     Out     0.035     8.739 r      -         
un1_check_buffer_1_cry_22                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           CIN      In      -         8.739 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_23_0_0      ALU           COUT     Out     0.035     8.774 r      -         
un1_check_buffer_1_cry_23                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           CIN      In      -         8.774 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_24_0_0      ALU           COUT     Out     0.035     8.809 r      -         
un1_check_buffer_1_cry_24                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           CIN      In      -         8.809 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_25_0_0      ALU           COUT     Out     0.035     8.844 r      -         
un1_check_buffer_1_cry_25                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           CIN      In      -         8.844 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_26_0_0      ALU           COUT     Out     0.035     8.879 r      -         
un1_check_buffer_1_cry_26                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           CIN      In      -         8.879 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_27_0_0      ALU           COUT     Out     0.035     8.914 r      -         
un1_check_buffer_1_cry_27                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           CIN      In      -         8.914 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_28_0_0      ALU           COUT     Out     0.035     8.949 r      -         
un1_check_buffer_1_cry_28                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           CIN      In      -         8.949 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_29_0_0      ALU           COUT     Out     0.035     8.984 r      -         
un1_check_buffer_1_cry_29                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           CIN      In      -         8.984 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_cry_30_0_0      ALU           COUT     Out     0.035     9.019 r      -         
un1_check_buffer_1_cry_30                         Net           -        -       0.000     -            1         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           CIN      In      -         9.019 r      -         
u_udp.u_udp_tx.un1_check_buffer_1_s_31_0          ALU           SUM      Out     0.470     9.489 f      -         
un1_check_buffer_1_s_31_0_SUM                     Net           -        -       0.535     -            1         
u_udp.u_udp_tx.check_buffer[31]                   DFFC          D        In      -         10.024 f     -         
==================================================================================================================
Total path delay (propagation time + setup) of 10.085 is 5.585(55.4%) logic and 4.500(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:02s; Memory used current: 285MB peak: 350MB)


Finished timing report (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:02s; Memory used current: 285MB peak: 350MB)

---------------------------------------
Resource Usage Report for video_top 

Mapping to part: gw2a_18pbga484-8
Cell usage:
ALU             903 uses
BUFG            2 uses
CLKDIV          3 uses
DFF             191 uses
DFFC            1817 uses
DFFCE           1209 uses
DFFE            289 uses
DFFNC           1 use
DFFNP           16 uses
DFFP            123 uses
DFFPE           185 uses
DFFR            51 uses
DFFRE           151 uses
DFFS            14 uses
DFFSE           52 uses
DHCEN           2 uses
DL              8 uses
DLC             2 uses
DLCE            2 uses
DLL             1 use
DLNC            6 uses
DQS             2 uses
GSR             7 uses
IDDR            5 uses
IDES8           2 uses
IDES8_MEM       16 uses
INV             80 uses
IODELAY         23 uses
MUX2_LUT5       188 uses
MUX2_LUT6       67 uses
MUX2_LUT7       2 uses
ODDR            5 uses
OSER10          4 uses
OSER8           24 uses
OSER8_MEM       20 uses
PLL             3 uses
RAM16SDP2       1 use
RAM16SDP4       73 uses
SDP             5 uses
SDPB            2 uses
SDPX9           4 uses
SDPX9B          12 uses
rPLL            1 use
LUT1            10 uses
LUT2            1118 uses
LUT3            1306 uses
LUT4            2100 uses

I/O ports: 97
I/O primitives: 91
ELVDS_IOBUF    2 uses
ELVDS_OBUF     1 use
IBUF           14 uses
IOBUF          22 uses
OBUF           45 uses
TBUF           4 uses
TLVDS_IBUF     3 uses

I/O Register bits:                  0
Register bits not including I/Os:   4099 of 15552 (26%)

RAM/ROM usage summary
Block Rams : 23 of 46 (50%)

Total load per clock:
   video_top|pix_clk: 74
   video_top|I_clk: 144
   TMDS_PLL|clkout_inferred_clock: 5
   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock: 2061
   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock: 63
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock: 1
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock: 9
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock: 8
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock: 1
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock: 9
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock: 8
   video_top|eth_rxc: 2
   pll_8bit_2lane|clkout_inferred_clock: 276
   _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock: 268
   _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock: 2
   video_top|I_clk_27m: 184
   video_top|aud_bclk: 154
   i2c_dri_Z8|dri_clk_derived_clock: 62
   _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock: 4

@S |Mapping Summary:
Total  LUTs: 4534 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:02s; Memory used current: 99MB peak: 350MB)

Process took 0h:01m:07s realtime, 0h:01m:03s cputime
# Wed Nov  4 11:38:53 2020

###########################################################]
