fifo_chipdata_72x64.v,verilog,xil_defaultlib,../../../../MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/sim/fifo_chipdata_72x64.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
