// Seed: 68649738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  wire  id_5;
  uwire id_6;
  wire id_7, id_8, id_9;
  integer id_10;
  id_11(
      1, id_3, id_1
  ); id_12(
      -1, id_4
  );
  assign (weak1, strong0) id_10 = 'b0;
  wire id_13, id_14, id_15;
  assign id_6 = -1;
endmodule
program module_1 (
    input tri0 id_0,
    output logic id_1,
    input supply1 id_2,
    input wor id_3
);
  parameter id_5 = id_5 - 1;
  integer id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  always id_1 <= "";
  wire id_9;
endmodule
