


module digital_clock(
	input clk, rst,
	input KEY[3], KEY[2], KEY[0],
	output [6:0] seg_h_tens, seg_h_ones, seg_m_tens, seg_m_ones, seg_s_tens, seg_s_ones
);

	wire clk_1khz, clk_1hz, rst, set, set_h, set_m;
	wire [3:0] hours;
	wire [5:0] minutes, seconds;

	clk_dv #(25000000) U1(clk, clk_1hz);
	clk_dv #(25000)	U2(clk, clk_1khz);
	counting U3(clk_1khz, clk_1hz, rst, KEY[0], KEY[3], KEY[2], hours, minutes, seconds);
	
	display U4(hours, mins, secs, seg_h_tens, seg_h_ones, seg_m_tens, seg_m_ones, seg_s_tens, seg_s_ones);