// Seed: 3479386489
module module_0 ();
  uwire id_1;
  uwire id_2 = 1'h0 + id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    output wire id_5,
    output wor id_6,
    input supply0 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    output tri1 id_13,
    output wor id_14,
    output supply1 id_15,
    input supply0 id_16
    , id_19,
    input supply1 id_17
);
  id_20 :
  assert property (@(posedge 1, id_12 or posedge id_0 - 1'b0) id_12)
    @(id_7 | id_19 or id_0) #id_21 id_13 = 1;
  wire id_22, id_23;
  wire id_24;
  module_0();
endmodule
