<map id="ddr2_mem_model_ram_module" name="ddr2_mem_model_ram_module">
<area shape="rect" id="node2" href="$d7/de3/classddr2__mem__model.html" title="{ddr2_mem_model\n|+ mem_addr\l+ mem_ba\l+ mem_cas_n\l+ mem_cke\l+ mem_clk\l+ mem_clk_n\l+ mem_cs_n\l+ mem_dm\l+ mem_odt\l+ mem_ras_n\land 16 more...\l|}" alt="" coords="34,351,159,575"/>
<area shape="rect" id="node3" href="$d8/d51/classddr2__example__top__tb.html" title="{ddr2_example_top_tb\n|+ gMEM_CHIPSELS\l+ gMEM_CS_PER_RANK\l+ gMEM_NUM_RANKS\l+ gMEM_BANK_BITS\l+ gMEM_ROW_BITS\l+ gMEM_COL_BITS\l+ gMEM_ADDR_BITS\l+ gMEM_DQ_PER_DQS\l+ DWIDTH_RATIO\l+ DM_DQS_WIDTH\land 27 more...\l|}" alt="" coords="7,623,186,847"/>
</map>
