; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+experimental-v -verify-machineinstrs < %s \
; RUN:    | FileCheck %s

define <vscale x 1 x i64> @nxv1i64(<vscale x 1 x i64> %a) nounwind {
; CHECK-LABEL: nxv1i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, zero, e64,m1,tu,mu
; CHECK-NEXT:    addi a0, a0, -1
; CHECK-NEXT:    vid.v v1
; CHECK-NEXT:    vrsub.vx v2, v1, a0
; CHECK-NEXT:    vrgather.vv v1, v16, v2
; CHECK-NEXT:    vmv1r.v v16, v1
; CHECK-NEXT:    ret
  %b = call <vscale x 1 x i64> @llvm.experimental.vector.reverse.nxv1i64(<vscale x 1 x i64> %a)
  ret <vscale x 1 x i64> %b
}

define <vscale x 2 x i32> @nxv2i32(<vscale x 2 x i32> %a) nounwind {
; CHECK-LABEL: nxv2i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, zero, e32,m1,tu,mu
; CHECK-NEXT:    addi a0, a0, -1
; CHECK-NEXT:    vid.v v1
; CHECK-NEXT:    vrsub.vx v2, v1, a0
; CHECK-NEXT:    vrgather.vv v1, v16, v2
; CHECK-NEXT:    vmv1r.v v16, v1
; CHECK-NEXT:    ret
  %b = call <vscale x 2 x i32> @llvm.experimental.vector.reverse.nxv2i32(<vscale x 2 x i32> %a)
  ret <vscale x 2 x i32> %b
}

define <vscale x 2 x i64> @nxv2i64(<vscale x 2 x i64> %a) nounwind {
; CHECK-LABEL: nxv2i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, zero, e64,m2,tu,mu
; CHECK-NEXT:    addi a0, a0, -1
; CHECK-NEXT:    vid.v v2
; CHECK-NEXT:    vrsub.vx v4, v2, a0
; CHECK-NEXT:    vrgather.vv v2, v16, v4
; CHECK-NEXT:    vmv2r.v v16, v2
; CHECK-NEXT:    ret
  %b = call <vscale x 2 x i64> @llvm.experimental.vector.reverse.nxv2i64(<vscale x 2 x i64> %a)
  ret <vscale x 2 x i64> %b
}

declare <vscale x 1 x i64> @llvm.experimental.vector.reverse.nxv1i64(<vscale x 1 x i64>)
declare <vscale x 2 x i32> @llvm.experimental.vector.reverse.nxv2i32(<vscale x 2 x i32>)
declare <vscale x 2 x i64> @llvm.experimental.vector.reverse.nxv2i64(<vscale x 2 x i64>)
