<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1473</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1473-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1473.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-193</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:545px;left:69px;white-space:nowrap" class="ft02">35.11.1 &#160;&#160;MSRs in 4th Generation Intel</p>
<p style="position:absolute;top:544px;left:381px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:545px;left:394px;white-space:nowrap" class="ft02">&#160;Core™ Processor Family (based on Haswell&#160;</p>
<p style="position:absolute;top:566px;left:149px;white-space:nowrap" class="ft02">Microarchitecture)</p>
<p style="position:absolute;top:597px;left:69px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1473.html">Table 35-28</a>&#160;lists&#160;model-specific registers (MSRs)&#160;that are specific to&#160;4th&#160;generation Intel</p>
<p style="position:absolute;top:594px;left:660px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:597px;left:671px;white-space:nowrap" class="ft03">&#160;Core™&#160;processor family&#160;</p>
<p style="position:absolute;top:613px;left:69px;white-space:nowrap" class="ft03">and Intel</p>
<p style="position:absolute;top:611px;left:130px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:613px;left:140px;white-space:nowrap" class="ft03">&#160;Xeon</p>
<p style="position:absolute;top:611px;left:178px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:613px;left:189px;white-space:nowrap" class="ft03">&#160;processor E3-1200&#160;v3 product family&#160;(based&#160;on&#160;Haswell microarchitecture).&#160;These&#160;processors&#160;</p>
<p style="position:absolute;top:630px;left:69px;white-space:nowrap" class="ft03">have&#160;a CPUID&#160;signature with DisplayFamily_DisplayModel of 06_3CH/06_45H/06_46H,&#160;see<a href="o_fe12b1e2a880e0ce-1281.html">&#160;Table&#160;35-1.</a>&#160;</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft03">31</p>
<p style="position:absolute;top:189px;left:451px;white-space:nowrap" class="ft06">Config_TDP_Lock&#160;(RW/L)<br/>When this bit is set,&#160;the content of&#160;this register is locked until a&#160;</p>
<p style="position:absolute;top:226px;left:451px;white-space:nowrap" class="ft03">reset.&#160;</p>
<p style="position:absolute;top:250px;left:186px;white-space:nowrap" class="ft03">63:32</p>
<p style="position:absolute;top:250px;left:451px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:274px;left:81px;white-space:nowrap" class="ft03">64CH</p>
<p style="position:absolute;top:274px;left:137px;white-space:nowrap" class="ft03">1612</p>
<p style="position:absolute;top:274px;left:186px;white-space:nowrap" class="ft03">MSR_TURBO_ACTIVATION_</p>
<p style="position:absolute;top:290px;left:186px;white-space:nowrap" class="ft03">RATIO</p>
<p style="position:absolute;top:274px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:274px;left:451px;white-space:nowrap" class="ft03">ConfigTDP&#160;Control&#160;(R/W)</p>
<p style="position:absolute;top:319px;left:186px;white-space:nowrap" class="ft03">7:0</p>
<p style="position:absolute;top:319px;left:451px;white-space:nowrap" class="ft06">MAX_NON_TURBO_RATIO (RW/L)<br/>System&#160;BIOS&#160;can program&#160;this&#160;field.&#160;</p>
<p style="position:absolute;top:364px;left:186px;white-space:nowrap" class="ft03">30:8</p>
<p style="position:absolute;top:364px;left:451px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:388px;left:186px;white-space:nowrap" class="ft03">31</p>
<p style="position:absolute;top:388px;left:451px;white-space:nowrap" class="ft06">TURBO_ACTIVATION_RATIO_Lock (RW/L)<br/>When this bit is set,&#160;the content of&#160;this register is locked until a&#160;</p>
<p style="position:absolute;top:426px;left:451px;white-space:nowrap" class="ft03">reset.&#160;</p>
<p style="position:absolute;top:449px;left:186px;white-space:nowrap" class="ft03">63:32</p>
<p style="position:absolute;top:449px;left:451px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:474px;left:81px;white-space:nowrap" class="ft03">C80H</p>
<p style="position:absolute;top:474px;left:137px;white-space:nowrap" class="ft03">3200</p>
<p style="position:absolute;top:474px;left:186px;white-space:nowrap" class="ft03">IA32_DEBUG_INTERFACE</p>
<p style="position:absolute;top:474px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:474px;left:451px;white-space:nowrap" class="ft06">Silicon Debug&#160;Feature Control&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:671px;left:115px;white-space:nowrap" class="ft05">Table 35-28. &#160;MSRs Supported by&#160;4th Generation&#160;Intel® Core™&#160;Processors (Haswell microarchitecture)</p>
<p style="position:absolute;top:696px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:712px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:712px;left:227px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:696px;left:391px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:712px;left:603px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:736px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:736px;left:141px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:760px;left:85px;white-space:nowrap" class="ft03">E2H</p>
<p style="position:absolute;top:760px;left:141px;white-space:nowrap" class="ft03">226</p>
<p style="position:absolute;top:760px;left:187px;white-space:nowrap" class="ft07">MSR_PKG_CST_CONFIG_<br/>CONTROL</p>
<p style="position:absolute;top:760px;left:370px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:760px;left:461px;white-space:nowrap" class="ft07">C-State Configuration&#160;Control (R/W)<br/>Note: C-state values are processor specific&#160;C-state code&#160;names,&#160;</p>
<p style="position:absolute;top:798px;left:461px;white-space:nowrap" class="ft03">unrelated to&#160;MWAIT&#160;extension C-state parameters&#160;or&#160;ACPI C-</p>
<p style="position:absolute;top:814px;left:461px;white-space:nowrap" class="ft07">states.<br/><a href="http://biosbits.org">See http://biosbits.org.</a></p>
<p style="position:absolute;top:100px;left:85px;white-space:nowrap" class="ft05">Table 35-27.&#160;&#160;Additional MSRs Supported&#160;by&#160;Processors based&#160;on&#160;the Haswell or&#160;Haswell-E&#160;microarchitectures&#160;</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:124px;left:381px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:141px;left:597px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
