
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.00000000000000000000;
1.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:01  256835.0      1.25    1191.4   29549.0                          
    0:01:01  256835.0      1.25    1191.4   29549.0                          
    0:01:01  257170.1      1.25    1191.4   29549.0                          
    0:01:02  257497.3      1.25    1191.4   29549.0                          
    0:01:02  257824.5      1.25    1191.4   29549.0                          
    0:01:02  258151.7      1.25    1191.4   29549.0                          
    0:01:02  258478.8      1.25    1191.4   29549.0                          
    0:01:02  258806.0      1.25    1191.4   29549.0                          
    0:01:02  259266.5      1.25    1190.6   27671.0                          
    0:01:42  256653.6      0.77     489.5     316.5                          
    0:01:43  256653.6      0.77     489.5     316.5                          
    0:01:43  256653.6      0.77     489.5     316.5                          
    0:01:44  256653.3      0.77     489.5     316.5                          
    0:01:44  256653.3      0.77     489.5     316.5                          
    0:01:45  256653.3      0.77     489.5     316.5                          
    0:02:13  201726.9      0.74     385.9     154.2                          
    0:02:17  201612.8      0.74     385.6     152.6                          
    0:02:22  201617.1      0.74     384.8     150.9                          
    0:02:24  201620.8      0.74     384.4     149.3                          
    0:02:28  201622.9      0.74     383.2     147.6                          
    0:02:29  201626.7      0.72     382.5     146.0                          
    0:02:31  201628.8      0.72     382.1     144.3                          
    0:02:32  201631.7      0.72     381.8     142.7                          
    0:02:33  201634.6      0.72     380.3     141.0                          
    0:02:35  201637.6      0.72     380.0     139.4                          
    0:02:35  201641.3      0.72     379.6     137.7                          
    0:02:36  201643.2      0.72     378.3     136.1                          
    0:02:37  201661.2      0.72     370.6     126.2                          
    0:02:38  201665.8      0.71     368.8     124.6                          
    0:02:38  201669.5      0.71     368.2     122.9                          
    0:02:39  201671.9      0.71     367.8     121.3                          
    0:02:40  201674.8      0.71     365.3     119.6                          
    0:02:40  201677.2      0.71     364.8     118.0                          
    0:02:41  201680.1      0.71     363.2     116.3                          
    0:02:42  201467.1      0.71     363.2     116.3                          
    0:02:42  201467.1      0.71     363.2     116.3                          
    0:02:43  201483.8      0.71     354.9      71.9                          
    0:02:44  201503.2      0.71     327.5      29.8                          
    0:02:45  201513.1      0.70     308.9       8.5                          
    0:02:45  201516.0      0.70     299.6       3.3                          
    0:02:46  201516.3      0.68     299.3       1.6                          
    0:02:46  201516.5      0.59     294.3       0.0                          
    0:02:47  201516.5      0.59     294.3       0.0                          
    0:02:47  201516.5      0.59     294.3       0.0                          
    0:02:47  201516.5      0.59     294.3       0.0                          
    0:02:47  201552.7      0.55     289.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:47  201611.0      0.55     285.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:47  201661.8      0.54     281.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:02:48  201698.5      0.54     280.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:48  201742.9      0.53     277.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:02:48  201768.7      0.53     276.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[34]/D
    0:02:48  201776.7      0.53     276.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:02:49  201802.2      0.53     274.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:49  201802.8      0.53     274.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:49  201802.8      0.53     274.3       0.0                          
    0:02:49  201827.5      0.52     272.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:49  201866.9      0.52     268.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:50  201883.9      0.52     266.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:50  201900.6      0.51     265.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:02:50  201905.7      0.51     264.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:50  201913.4      0.51     263.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[35]/D
    0:02:50  201922.7      0.51     263.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:02:50  201931.0      0.51     261.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:02:50  201939.5      0.50     260.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:02:51  201946.7      0.50     260.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:02:51  201954.4      0.50     259.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:02:51  201961.0      0.50     258.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:51  201962.4      0.50     258.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:51  201966.1      0.50     257.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:51  201975.4      0.49     255.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[35]/D
    0:02:51  201984.4      0.49     254.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:51  201989.0      0.49     254.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:52  202000.7      0.49     252.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:02:52  202005.2      0.49     252.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:02:52  202008.4      0.49     252.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:02:52  202013.2      0.49     251.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:52  202022.7      0.49     250.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:02:52  202030.5      0.48     249.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:52  202029.7      0.48     249.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:02:53  202035.2      0.48     249.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:02:53  202048.0      0.48     248.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:02:53  202051.7      0.48     247.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:53  202063.2      0.48     247.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:53  202063.2      0.48     247.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[25]/D
    0:02:53  202065.0      0.48     247.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[34]/D
    0:02:53  202069.0      0.48     246.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:53  202072.7      0.48     246.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:53  202074.6      0.48     246.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:02:53  202077.3      0.48     246.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:02:53  202086.3      0.47     246.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:53  202094.3      0.47     245.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:54  202103.1      0.47     245.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:54  202106.8      0.47     245.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[36]/D
    0:02:54  202110.3      0.47     244.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[33]/D
    0:02:54  202117.2      0.47     244.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:54  202123.3      0.47     244.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:02:54  202127.5      0.47     244.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:54  202132.9      0.47     243.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:54  202146.2      0.47     243.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:54  202156.0      0.47     243.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:55  202158.4      0.47     242.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[33]/D
    0:02:55  202160.0      0.47     242.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:55  202162.4      0.47     242.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:55  202167.7      0.47     241.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:02:55  202169.3      0.47     241.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:02:55  202183.1      0.47     241.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:55  202186.3      0.46     241.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:55  202187.1      0.46     240.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[35]/D
    0:02:55  202188.2      0.46     240.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:56  202192.7      0.46     240.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[24]/D
    0:02:56  202198.6      0.46     240.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:56  202204.2      0.46     240.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:56  202206.5      0.46     240.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:56  202213.2      0.46     240.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:56  202217.7      0.46     239.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[28]/D
    0:02:56  202221.2      0.46     239.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:56  202223.3      0.46     239.7       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:02:56  202230.2      0.46     239.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:02:56  202232.9      0.46     239.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:02:57  202242.5      0.46     238.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:02:57  202243.3      0.46     238.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:57  202247.0      0.46     238.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:02:57  202248.3      0.46     238.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[25]/D
    0:02:57  202246.4      0.46     238.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:57  202249.6      0.46     237.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:57  202258.2      0.46     237.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:57  202260.3      0.46     237.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[33]/D
    0:02:58  202262.1      0.46     237.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:02:58  202264.8      0.46     237.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:58  202266.9      0.46     237.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:58  202268.0      0.46     237.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[35]/D
    0:02:58  202268.5      0.46     236.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[28]/D
    0:02:58  202268.5      0.45     236.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:58  202272.5      0.45     236.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:58  202275.4      0.45     236.7       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:02:58  202281.8      0.45     236.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:58  202287.4      0.45     236.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:59  202292.7      0.45     236.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:59  202297.3      0.45     235.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:59  202302.3      0.45     235.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:02:59  202307.4      0.45     235.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[35]/D
    0:02:59  202310.0      0.45     235.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:02:59  202313.5      0.45     234.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[36]/D
    0:02:59  202319.3      0.45     234.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[35]/D
    0:02:59  202323.3      0.45     234.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[24]/D
    0:02:59  202323.9      0.45     234.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:59  202326.0      0.45     234.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:00  202332.4      0.45     234.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:03:00  202334.0      0.45     234.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:00  202338.7      0.45     234.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:03:00  202343.8      0.45     234.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:00  202345.1      0.45     234.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:00  202350.2      0.45     234.2       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:03:00  202352.3      0.45     234.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[35]/D
    0:03:00  202355.5      0.45     233.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:03:00  202361.1      0.45     233.5       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:03:00  202363.2      0.45     233.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[37]/D
    0:03:01  202365.1      0.45     233.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[35]/D
    0:03:01  202366.1      0.45     233.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:03:01  202368.5      0.45     233.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[33]/D
    0:03:01  202370.4      0.45     232.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:03:01  202374.9      0.45     232.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:03:01  202381.0      0.45     232.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[33]/D
    0:03:01  202385.6      0.45     232.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:01  202386.1      0.44     232.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:03:01  202390.4      0.44     232.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:02  202389.8      0.44     232.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[25]/D
    0:03:02  202394.3      0.44     232.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:03:02  202394.9      0.44     232.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[35]/D
    0:03:02  202394.9      0.44     232.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:03:02  202399.4      0.44     232.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:03:02  202405.2      0.44     231.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:03:02  202406.3      0.44     231.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:02  202407.4      0.44     231.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:03:02  202414.0      0.44     231.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[25]/D
    0:03:02  202419.9      0.44     231.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[34]/D
    0:03:03  202420.1      0.44     231.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[33]/D
    0:03:03  202425.2      0.44     231.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[33]/D
    0:03:03  202430.3      0.44     231.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[28]/D
    0:03:03  202433.7      0.44     231.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:03  202439.3      0.44     231.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:03:03  202442.0      0.44     230.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:03:03  202445.1      0.44     230.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:03:03  202449.9      0.44     230.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:03:03  202452.3      0.44     230.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:03:03  202456.6      0.44     230.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:03:04  202462.7      0.44     230.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:04  202466.4      0.44     230.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:04  202468.6      0.44     230.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:03:04  202472.5      0.44     230.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:03:04  202480.0      0.44     230.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:03:04  202488.2      0.44     230.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:03:04  202491.7      0.44     230.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:03:04  202497.3      0.44     229.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:04  202503.7      0.44     229.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[28]/D
    0:03:04  202507.9      0.44     229.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:03:05  202513.5      0.44     229.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:03:05  202518.6      0.44     229.6       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:03:05  202519.6      0.44     229.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:03:05  202522.0      0.44     229.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[24]/D
    0:03:05  202528.9      0.44     229.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:05  202535.6      0.44     229.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:05  202547.8      0.44     229.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:05  202550.5      0.44     229.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:05  202550.5      0.44     228.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:05  202558.7      0.44     228.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[35]/D
    0:03:06  202561.1      0.44     228.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:03:06  202565.6      0.44     228.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:06  202570.2      0.43     228.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:03:06  202571.8      0.43     228.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:03:06  202578.7      0.43     228.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[24]/D
    0:03:06  202578.7      0.43     227.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:06  202579.5      0.43     227.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:06  202582.9      0.43     227.7       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:03:06  202589.6      0.43     227.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:06  202593.0      0.43     227.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:07  202594.4      0.43     227.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:03:07  202598.6      0.43     227.2       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:03:07  202601.0      0.43     227.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:07  202601.0      0.43     227.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:03:07  202603.7      0.43     226.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:03:07  202605.8      0.43     226.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:07  202610.3      0.43     226.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[37]/D
    0:03:07  202614.9      0.43     226.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:03:07  202615.7      0.43     226.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:03:07  202620.4      0.43     226.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:03:08  202622.3      0.43     226.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:03:08  202623.1      0.43     226.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[37]/D
    0:03:08  202626.3      0.43     226.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[33]/D
    0:03:08  202627.1      0.43     226.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:03:08  202626.8      0.43     226.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:08  202631.9      0.43     226.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[33]/D
    0:03:08  202634.8      0.43     225.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:03:08  202637.2      0.43     225.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:03:08  202642.8      0.43     225.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:03:08  202645.4      0.43     225.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:03:08  202654.5      0.43     225.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:09  202657.4      0.43     225.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:03:09  202660.9      0.43     225.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:03:09  202664.1      0.43     225.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:09  202665.1      0.43     224.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:09  202667.3      0.43     224.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[37]/D
    0:03:09  202669.7      0.43     224.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:09  202675.0      0.43     224.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[37]/D
    0:03:09  202675.0      0.43     224.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:03:09  202674.2      0.43     224.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[37]/D
    0:03:09  202678.4      0.43     224.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:03:10  202682.2      0.43     224.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[33]/D
    0:03:10  202688.8      0.43     224.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:03:10  202692.5      0.43     223.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:10  202698.9      0.43     223.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[37]/D
    0:03:10  202702.9      0.43     223.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:03:10  202706.1      0.43     223.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:10  202707.7      0.43     223.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[37]/D
    0:03:10  202715.7      0.43     223.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[37]/D
    0:03:10  202718.6      0.42     223.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[33]/D
    0:03:10  202720.2      0.42     223.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:11  202724.2      0.42     223.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:11  202728.7      0.42     223.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:11  202730.3      0.42     223.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[37]/D
    0:03:11  202734.0      0.42     223.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:03:11  202737.0      0.42     222.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:11  202739.9      0.42     222.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:11  202744.9      0.42     222.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:11  202748.9      0.42     222.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[27]/D
    0:03:11  202755.3      0.42     222.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:03:11  202759.3      0.42     222.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:03:11  202760.1      0.42     222.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:12  202764.3      0.42     222.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:12  202763.8      0.42     222.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:12  202764.6      0.42     222.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:12  202767.3      0.42     221.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:03:12  202770.5      0.42     221.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:03:12  202776.9      0.42     221.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:03:12  202779.8      0.42     221.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:12  202790.9      0.42     221.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:12  202796.3      0.42     221.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[35]/D
    0:03:12  202798.7      0.42     221.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:03:13  202800.3      0.42     221.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:03:13  202802.9      0.42     221.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:13  202810.4      0.42     220.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:13  202813.8      0.42     220.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:13  202812.5      0.42     220.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[33]/D
    0:03:13  202822.1      0.42     220.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:03:13  202824.2      0.42     220.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:03:13  202826.6      0.42     220.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:13  202831.9      0.42     220.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:03:14  202832.4      0.42     220.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:14  202834.0      0.42     220.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:14  202834.3      0.42     220.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:14  202840.2      0.42     220.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:03:14  202843.6      0.42     220.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:14  202847.1      0.42     219.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[37]/D
    0:03:14  202853.7      0.42     219.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:14  202855.1      0.42     219.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:14  202860.4      0.42     219.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:03:14  202865.2      0.42     219.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:03:14  202866.0      0.42     219.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:15  202870.2      0.42     219.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:15  202872.3      0.42     219.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:15  202877.7      0.42     219.1       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:03:15  202882.7      0.42     218.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:15  202887.8      0.41     218.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:15  202891.2      0.41     218.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:15  202894.4      0.41     218.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:03:15  202895.5      0.41     218.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:03:15  202897.6      0.41     218.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:15  202899.5      0.41     218.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:15  202900.5      0.41     218.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:03:16  202904.8      0.41     218.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:16  202910.4      0.41     218.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:16  202913.0      0.41     217.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:16  202920.0      0.41     217.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:16  202921.8      0.41     217.7       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:03:16  202924.7      0.41     217.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:16  202929.3      0.41     217.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:16  202933.0      0.41     217.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:03:16  202937.5      0.41     217.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:16  202939.1      0.41     217.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:03:17  202941.2      0.41     217.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:17  202946.6      0.41     217.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:17  202950.8      0.41     216.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:17  202954.5      0.41     216.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:03:17  202957.5      0.41     216.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[33]/D
    0:03:17  202961.5      0.41     216.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:17  202966.2      0.41     216.5       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:03:17  202970.5      0.41     216.4       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:03:17  202973.2      0.41     216.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:03:17  202978.2      0.41     216.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[33]/D
    0:03:17  202980.3      0.41     216.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:18  202982.5      0.41     216.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:18  202986.2      0.41     216.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:03:18  202990.4      0.41     215.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:03:18  202993.9      0.41     215.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[35]/D
    0:03:18  202997.9      0.41     215.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:18  202999.0      0.41     215.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[37]/D
    0:03:18  203001.9      0.41     215.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[36]/D
    0:03:18  203002.7      0.41     215.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:03:18  203004.5      0.41     215.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:18  203008.8      0.41     215.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:18  203010.1      0.41     215.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:19  203010.7      0.41     215.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:03:19  203014.9      0.41     215.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:03:19  203015.7      0.41     215.3       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:03:19  203019.4      0.41     215.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:19  203024.0      0.41     215.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:03:19  203030.3      0.41     215.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:19  203035.4      0.41     214.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:19  203039.9      0.41     214.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:03:20  203041.3      0.41     214.7       0.0                          
    0:03:23  198734.2      0.41     214.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:23  198734.2      0.41     214.7       0.0                          
    0:03:24  198734.2      0.41     214.7       0.0                          
    0:03:31  195697.5      0.51     217.8       0.0                          
    0:03:34  193664.8      0.51     221.9       0.0                          
    0:03:35  193345.0      0.51     221.9       0.0                          
    0:03:37  193109.3      0.51     221.9       0.0                          
    0:03:38  192916.2      0.51     221.9       0.0                          
    0:03:39  192723.6      0.51     221.9       0.0                          
    0:03:40  192531.1      0.51     221.9       0.0                          
    0:03:41  192338.5      0.51     221.9       0.0                          
    0:03:41  192146.4      0.51     221.9       0.0                          
    0:03:42  191954.4      0.51     221.9       0.0                          
    0:03:43  191762.3      0.51     221.9       0.0                          
    0:03:44  191527.7      0.51     221.9       0.0                          
    0:03:46  191335.7      0.51     221.9       0.0                          
    0:03:47  191228.7      0.51     221.9       0.0                          
    0:03:47  191137.2      0.51     221.9       0.0                          
    0:03:48  191052.1      0.51     221.9       0.0                          
    0:03:48  191052.1      0.51     221.9       0.0                          
    0:03:49  191061.1      0.42     214.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[36]/D
    0:03:50  191070.7      0.42     214.5       0.0                          
    0:03:51  190950.2      0.42     215.5       0.0                          
    0:03:52  190944.1      0.42     215.7       0.0                          
    0:03:52  190944.1      0.42     215.7       0.0                          
    0:03:52  190944.1      0.42     215.7       0.0                          
    0:03:52  190944.1      0.42     215.7       0.0                          
    0:03:52  190944.1      0.42     215.7       0.0                          
    0:03:52  190944.1      0.42     215.7       0.0                          
    0:03:52  190946.8      0.41     215.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:52  190947.6      0.41     215.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:52  190951.6      0.41     215.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[35]/D
    0:03:52  190956.6      0.41     215.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:03:53  190963.8      0.41     214.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:53  190966.5      0.41     214.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:03:53  190964.9      0.41     214.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[25]/D
    0:03:53  190969.1      0.41     214.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:53  190976.0      0.41     214.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:03:53  190979.0      0.41     214.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:53  190983.5      0.41     214.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:03:53  190984.5      0.41     214.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:53  190988.3      0.41     214.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:03:54  190990.1      0.41     214.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:03:54  190998.6      0.41     213.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:54  191000.0      0.41     213.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[36]/D
    0:03:54  191003.2      0.41     213.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:54  191006.9      0.41     213.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:03:54  191009.5      0.41     213.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:03:54  191010.1      0.40     213.8       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:03:54  191011.1      0.40     213.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:03:54  191015.7      0.40     213.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:03:54  191017.3      0.40     213.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:55  191022.0      0.40     213.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:03:55  191023.4      0.40     213.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:55  191026.0      0.40     213.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:55  191027.1      0.40     213.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[37]/D
    0:03:55  191028.7      0.40     213.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[34]/D
    0:03:55  191031.4      0.40     213.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:55  191036.1      0.40     213.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:03:55  191041.7      0.40     213.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[24]/D
    0:03:55  191043.6      0.40     213.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[25]/D
    0:03:55  191045.7      0.40     213.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:56  191048.1      0.40     213.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[28]/D
    0:03:56  191050.0      0.40     212.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:03:56  191051.0      0.40     212.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:56  191052.4      0.40     212.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:56  191057.4      0.40     212.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:03:56  191063.0      0.40     212.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:03:56  191066.7      0.40     212.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[37]/D
    0:03:56  191068.3      0.40     212.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:56  191071.0      0.40     212.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:03:56  191073.1      0.40     212.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:57  191076.0      0.40     212.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:57  191078.4      0.40     212.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[25]/D
    0:03:57  191081.6      0.40     212.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:03:57  191082.7      0.40     212.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:03:57  191088.5      0.40     212.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[28]/D
    0:03:57  191091.7      0.40     212.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[34]/D
    0:03:57  191090.1      0.40     212.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:03:57  191091.2      0.40     212.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[37]/D
    0:03:57  191096.5      0.40     212.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:03:57  191101.8      0.40     212.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:57  191103.7      0.40     212.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:58  191109.3      0.40     212.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:58  191111.2      0.40     212.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:58  191111.7      0.40     212.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:03:58  191114.6      0.40     212.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:03:58  191118.6      0.40     212.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:03:58  191120.5      0.40     212.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:03:58  191123.1      0.40     211.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:03:58  191125.8      0.40     211.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[37]/D
    0:03:58  191129.0      0.40     211.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:03:58  191131.1      0.40     211.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:03:59  191135.4      0.40     211.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:03:59  191138.6      0.40     211.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[37]/D
    0:03:59  191138.8      0.40     211.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:03:59  191138.8      0.40     211.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:03:59  191139.4      0.40     211.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:03:59  191143.1      0.40     211.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:03:59  191147.3      0.40     211.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[37]/D
    0:03:59  191151.1      0.40     211.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:03:59  191148.7      0.40     211.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:03:59  191150.5      0.40     210.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:00  191150.8      0.40     210.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:04:00  191150.0      0.40     210.8       0.0                          
    0:04:00  191114.6      0.40     210.7       0.0                          
    0:04:01  191067.5      0.40     210.7       0.0                          
    0:04:01  191024.2      0.40     210.7       0.0                          
    0:04:01  190990.4      0.40     210.6       0.0                          
    0:04:01  190941.7      0.40     210.6       0.0                          
    0:04:02  190901.3      0.40     210.6       0.0                          
    0:04:02  190868.0      0.40     210.6       0.0                          
    0:04:02  190812.7      0.40     210.5       0.0                          
    0:04:02  190766.7      0.40     210.5       0.0                          
    0:04:03  190724.1      0.40     210.5       0.0                          
    0:04:03  190669.9      0.40     210.5       0.0                          
    0:04:03  190631.0      0.40     210.5       0.0                          
    0:04:04  190560.5      0.40     210.4       0.0                          
    0:04:06  190487.9      0.40     210.4       0.0                          
    0:04:06  190361.8      0.40     210.4       0.0                          
    0:04:07  190208.6      0.40     210.4       0.0                          
    0:04:07  190056.2      0.40     210.4       0.0                          
    0:04:08  189903.8      0.40     210.4       0.0                          
    0:04:08  189750.6      0.40     210.4       0.0                          
    0:04:09  189598.1      0.40     210.4       0.0                          
    0:04:09  189445.7      0.40     210.4       0.0                          
    0:04:09  189292.5      0.40     210.4       0.0                          
    0:04:10  189140.1      0.40     210.4       0.0                          
    0:04:10  189008.2      0.40     210.4       0.0                          
    0:04:11  188880.5      0.40     210.4       0.0                          
    0:04:12  188756.3      0.40     210.4       0.0                          
    0:04:12  188628.3      0.40     210.4       0.0                          
    0:04:12  188558.4      0.40     210.4       0.0                          
    0:04:13  188543.2      0.40     210.4       0.0                          
    0:04:13  188495.6      0.40     210.4       0.0                          
    0:04:13  188428.5      0.40     210.4       0.0                          
    0:04:14  188411.8      0.40     210.4       0.0                          
    0:04:14  188332.0      0.40     210.4       0.0                          
    0:04:14  188219.5      0.40     210.4       0.0                          
    0:04:16  188209.9      0.40     210.4       0.0                          
    0:04:16  188207.8      0.40     210.4       0.0                          
    0:04:16  188204.6      0.40     210.4       0.0                          
    0:04:16  188200.6      0.40     210.4       0.0                          
    0:04:16  188197.7      0.40     210.3       0.0                          
    0:04:17  188194.2      0.40     210.3       0.0                          
    0:04:17  188193.4      0.40     210.3       0.0                          
    0:04:17  188188.3      0.40     210.3       0.0                          
    0:04:20  188172.1      0.40     210.3       0.0                          
    0:04:21  188172.1      0.40     210.3       0.0                          
    0:04:22  188123.2      0.41     212.2       0.0                          
    0:04:22  188118.7      0.41     212.5       0.0                          
    0:04:22  188118.7      0.41     212.5       0.0                          
    0:04:22  188118.7      0.41     212.5       0.0                          
    0:04:22  188118.7      0.41     212.5       0.0                          
    0:04:22  188118.7      0.41     212.5       0.0                          
    0:04:22  188118.7      0.41     212.5       0.0                          
    0:04:23  188125.8      0.41     211.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:04:23  188132.2      0.40     211.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:04:24  188138.1      0.40     210.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/path/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 08:56:27 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              84797.874631
Buf/Inv area:                     4669.630025
Noncombinational area:          103340.198431
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                188138.073062
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 08:56:38 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 120.8828 mW   (93%)
  Net Switching Power  =   9.2075 mW    (7%)
                         ---------
Total Dynamic Power    = 130.0903 mW  (100%)

Cell Leakage Power     =   3.9814 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.1730e+05        1.2199e+03        1.7428e+06        1.2026e+05  (  89.70%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.5883e+03        7.9877e+03        2.2387e+06        1.3814e+04  (  10.30%)
--------------------------------------------------------------------------------------------------
Total          1.2088e+05 uW     9.2076e+03 uW     3.9814e+06 nW     1.3407e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 08:56:38 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[17].path/path/genblk1.add_in_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri[7]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out[7] (memory_b20_SIZE20_LOGSIZE5_6)
                                                          0.00       0.21 f
  path/genblk1[17].path/Mat_a_Mem/data_out[7] (seqMemory_b20_SIZE20_6)
                                                          0.00       0.21 f
  path/genblk1[17].path/path/in0[7] (mac_b20_g1_3)        0.00       0.21 f
  path/genblk1[17].path/path/mult_21/a[7] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[17].path/path/mult_21/U1861/Z (XOR2_X1)
                                                          0.10       0.32 f
  path/genblk1[17].path/path/mult_21/U1649/ZN (AND2_X1)
                                                          0.05       0.36 f
  path/genblk1[17].path/path/mult_21/U1264/ZN (INV_X2)
                                                          0.06       0.42 r
  path/genblk1[17].path/path/mult_21/U1914/ZN (OAI22_X1)
                                                          0.05       0.47 f
  path/genblk1[17].path/path/mult_21/U565/CO (FA_X1)      0.10       0.57 f
  path/genblk1[17].path/path/mult_21/U555/CO (FA_X1)      0.09       0.67 f
  path/genblk1[17].path/path/mult_21/U545/CO (FA_X1)      0.10       0.77 f
  path/genblk1[17].path/path/mult_21/U537/CO (FA_X1)      0.09       0.86 f
  path/genblk1[17].path/path/mult_21/U529/CO (FA_X1)      0.10       0.97 f
  path/genblk1[17].path/path/mult_21/U1458/ZN (NAND2_X1)
                                                          0.04       1.00 r
  path/genblk1[17].path/path/mult_21/U1355/ZN (INV_X1)
                                                          0.03       1.03 f
  path/genblk1[17].path/path/mult_21/U1335/ZN (AOI21_X1)
                                                          0.04       1.07 r
  path/genblk1[17].path/path/mult_21/U1674/ZN (OAI21_X1)
                                                          0.03       1.11 f
  path/genblk1[17].path/path/mult_21/U1311/ZN (INV_X1)
                                                          0.03       1.14 r
  path/genblk1[17].path/path/mult_21/U1205/ZN (AND2_X4)
                                                          0.07       1.21 r
  path/genblk1[17].path/path/mult_21/U2005/ZN (OAI21_X1)
                                                          0.04       1.24 f
  path/genblk1[17].path/path/mult_21/U2067/ZN (AOI21_X1)
                                                          0.06       1.30 r
  path/genblk1[17].path/path/mult_21/U1290/ZN (XNOR2_X1)
                                                          0.06       1.36 r
  path/genblk1[17].path/path/mult_21/product[29] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       1.36 r
  path/genblk1[17].path/path/genblk1.add_in_reg[29]/D (DFF_X1)
                                                          0.01       1.37 r
  data arrival time                                                  1.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  path/genblk1[17].path/path/genblk1.add_in_reg[29]/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
