{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544141934462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544141934470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 08:18:54 2018 " "Processing started: Fri Dec 07 08:18:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544141934470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544141934470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_test -c selecting_machine_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_test -c selecting_machine_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544141934470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544141935162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecting_machine_test.v 9 9 " "Found 9 design units, including 9 entities, in source file selecting_machine_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_test " "Found entity 1: selecting_machine_test" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequencer_eng " "Found entity 2: sequencer_eng" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "3 sequencer_num " "Found entity 3: sequencer_num" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "4 sequencer_chi " "Found entity 4: sequencer_chi" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "5 decode_seg " "Found entity 5: decode_seg" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode_lattice " "Found entity 6: decode_lattice" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "7 flag_control " "Found entity 7: flag_control" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "8 debounce " "Found entity 8: debounce" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""} { "Info" "ISGN_ENTITY_NAME" "9 frequency_divider " "Found entity 9: frequency_divider" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544141943932 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "debounce.v " "Can't analyze file -- file debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1544141943943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_test " "Elaborating entity \"selecting_machine_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544141943984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_control flag_control:u_flag " "Elaborating entity \"flag_control\" for hierarchy \"flag_control:u_flag\"" {  } { { "selecting_machine_test.v" "u_flag" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141943996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:u_debounce\"" {  } { { "selecting_machine_test.v" "u_debounce" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_500 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_500\"" {  } { { "selecting_machine_test.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944012 "|selecting_machine_test|frequency_divider:u_clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "selecting_machine_test.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944019 "|selecting_machine_test|frequency_divider:u_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_5\"" {  } { { "selecting_machine_test.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944026 "|selecting_machine_test|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_4\"" {  } { { "selecting_machine_test.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944033 "|selecting_machine_test|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_3\"" {  } { { "selecting_machine_test.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944117 "|selecting_machine_test|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_2\"" {  } { { "selecting_machine_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944124 "|selecting_machine_test|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_1\"" {  } { { "selecting_machine_test.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944132 "|selecting_machine_test|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_0\"" {  } { { "selecting_machine_test.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(467) " "Verilog HDL assignment warning at selecting_machine_test.v(467): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944139 "|selecting_machine_test|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"sequencer_chi:u_sequencer_chi\"" {  } { { "selecting_machine_test.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(182) " "Verilog HDL assignment warning at selecting_machine_test.v(182): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944148 "|selecting_machine_test|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"sequencer_eng:u_sequencer_eng\"" {  } { { "selecting_machine_test.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(132) " "Verilog HDL assignment warning at selecting_machine_test.v(132): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944155 "|selecting_machine_test|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"sequencer_num:u_sequencer_num_4\"" {  } { { "selecting_machine_test.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(157) " "Verilog HDL assignment warning at selecting_machine_test.v(157): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944164 "|selecting_machine_test|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"decode_seg:u_decode_seg\"" {  } { { "selecting_machine_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_test.v(213) " "Verilog HDL assignment warning at selecting_machine_test.v(213): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944171 "|selecting_machine_test|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"decode_lattice:u2\"" {  } { { "selecting_machine_test.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544141944180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_test.v(288) " "Verilog HDL assignment warning at selecting_machine_test.v(288): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544141944181 "|selecting_machine_test|decode_lattice:u2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[0\] GND " "Pin \"digit_scan\[0\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544141944672 "|selecting_machine_test|digit_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[6\] VCC " "Pin \"digit_cath\[6\]\" is stuck at VCC" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544141944672 "|selecting_machine_test|digit_cath[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[7\] VCC " "Pin \"digit_cath\[7\]\" is stuck at VCC" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544141944672 "|selecting_machine_test|digit_cath[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544141944672 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 127 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 358 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 438 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 446 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 409 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544141944680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "767 " "Implemented 767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544141945035 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544141945035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544141945035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544141945035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544141945118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 08:19:05 2018 " "Processing ended: Fri Dec 07 08:19:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544141945118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544141945118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544141945118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544141945118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544141947669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544141947677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 08:19:07 2018 " "Processing started: Fri Dec 07 08:19:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544141947677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544141947677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off selecting_machine_test -c selecting_machine_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off selecting_machine_test -c selecting_machine_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544141947678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544141947915 ""}
{ "Info" "0" "" "Project  = selecting_machine_test" {  } {  } 0 0 "Project  = selecting_machine_test" 0 0 "Fitter" 0 0 1544141947915 ""}
{ "Info" "0" "" "Revision = selecting_machine_test" {  } {  } 0 0 "Revision = selecting_machine_test" 0 0 "Fitter" 0 0 1544141947915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1544141948020 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "selecting_machine_test EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"selecting_machine_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544141948023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544141948074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544141948074 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544141948116 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544141948124 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544141948388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544141948388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544141948388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544141948388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544141948388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544141948388 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "selecting_machine_test.sdc " "Synopsys Design Constraints File file not found: 'selecting_machine_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544141948455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544141948456 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1544141948469 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1544141948469 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_0\|clkout " "   1.000 frequency_divider:u_clk_0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_1\|clkout " "   1.000 frequency_divider:u_clk_1\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_2\|clkout " "   1.000 frequency_divider:u_clk_2\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_3\|clkout " "   1.000 frequency_divider:u_clk_3\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_4\|clkout " "   1.000 frequency_divider:u_clk_4\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_5\|clkout " "   1.000 frequency_divider:u_clk_5\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_6\|clkout " "   1.000 frequency_divider:u_clk_6\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:u_clk_500\|clkout " "   1.000 frequency_divider:u_clk_500\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1544141948471 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544141948471 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544141948481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544141948481 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1544141948492 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1544141948510 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divider:u_clk_500\|clkout Global clock " "Automatically promoted some destinations of signal \"frequency_divider:u_clk_500\|clkout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divider:u_clk_500\|clkout " "Destination \"frequency_divider:u_clk_500\|clkout\" may be non-global or may not use global clock" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 455 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1544141948510 ""}  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 455 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1544141948510 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divider:u_clk_0\|clkout Global clock " "Automatically promoted some destinations of signal \"frequency_divider:u_clk_0\|clkout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divider:u_clk_0\|clkout " "Destination \"frequency_divider:u_clk_0\|clkout\" may be non-global or may not use global clock" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 455 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1544141948510 ""}  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 455 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1544141948510 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divider:u_clk_1\|clkout Global clock " "Automatically promoted some destinations of signal \"frequency_divider:u_clk_1\|clkout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divider:u_clk_1\|clkout " "Destination \"frequency_divider:u_clk_1\|clkout\" may be non-global or may not use global clock" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 455 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1544141948510 ""}  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 455 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1544141948510 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1544141948511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1544141948515 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1544141948567 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1544141948633 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1544141948635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1544141948635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544141948635 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544141948654 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544141948659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544141948750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544141949102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544141949105 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544141950197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544141950198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544141950255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544141950490 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544141950490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544141950891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544141950891 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544141950891 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544141950911 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544141950917 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1544141950959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/output_files/selecting_machine_test.fit.smsg " "Generated suppressed messages file E:/prime_for_FPGA/Lite/demo/selecting_machine_test/output_files/selecting_machine_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544141951011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5539 " "Peak virtual memory: 5539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544141951069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 08:19:11 2018 " "Processing ended: Fri Dec 07 08:19:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544141951069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544141951069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544141951069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544141951069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544141953263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544141953272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 08:19:13 2018 " "Processing started: Fri Dec 07 08:19:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544141953272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544141953272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off selecting_machine_test -c selecting_machine_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off selecting_machine_test -c selecting_machine_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544141953272 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544141953805 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544141953822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544141953937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 08:19:13 2018 " "Processing ended: Fri Dec 07 08:19:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544141953937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544141953937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544141953937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544141953937 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544141954600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544141956491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544141956500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 08:19:15 2018 " "Processing started: Fri Dec 07 08:19:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544141956500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544141956500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta selecting_machine_test -c selecting_machine_test " "Command: quartus_sta selecting_machine_test -c selecting_machine_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544141956500 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1544141956742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544141957052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544141957104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544141957104 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544141957181 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544141957600 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "selecting_machine_test.sdc " "Synopsys Design Constraints File file not found: 'selecting_machine_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544141957660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544141957661 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_500\|clkout frequency_divider:u_clk_500\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_500\|clkout frequency_divider:u_clk_500\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_6\|clkout frequency_divider:u_clk_6\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_6\|clkout frequency_divider:u_clk_6\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_5\|clkout frequency_divider:u_clk_5\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_5\|clkout frequency_divider:u_clk_5\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_4\|clkout frequency_divider:u_clk_4\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_4\|clkout frequency_divider:u_clk_4\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_2\|clkout frequency_divider:u_clk_2\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_2\|clkout frequency_divider:u_clk_2\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_1\|clkout frequency_divider:u_clk_1\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_1\|clkout frequency_divider:u_clk_1\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_0\|clkout frequency_divider:u_clk_0\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_0\|clkout frequency_divider:u_clk_0\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:u_clk_3\|clkout frequency_divider:u_clk_3\|clkout " "create_clock -period 1.000 -name frequency_divider:u_clk_3\|clkout frequency_divider:u_clk_3\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957665 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544141957671 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1544141957688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544141957692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.329 " "Worst-case setup slack is -8.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.329           -1793.114 clk  " "   -8.329           -1793.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.683            -173.522 frequency_divider:u_clk_500\|clkout  " "   -5.683            -173.522 frequency_divider:u_clk_500\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.845             -15.258 frequency_divider:u_clk_4\|clkout  " "   -3.845             -15.258 frequency_divider:u_clk_4\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.732             -13.892 frequency_divider:u_clk_3\|clkout  " "   -3.732             -13.892 frequency_divider:u_clk_3\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.264              -9.756 frequency_divider:u_clk_5\|clkout  " "   -3.264              -9.756 frequency_divider:u_clk_5\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217             -12.446 frequency_divider:u_clk_6\|clkout  " "   -3.217             -12.446 frequency_divider:u_clk_6\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556             -10.195 frequency_divider:u_clk_2\|clkout  " "   -2.556             -10.195 frequency_divider:u_clk_2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.298              -7.610 frequency_divider:u_clk_0\|clkout  " "   -2.298              -7.610 frequency_divider:u_clk_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846              -6.790 frequency_divider:u_clk_1\|clkout  " "   -1.846              -6.790 frequency_divider:u_clk_1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544141957696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.589 " "Worst-case hold slack is -2.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589             -17.372 clk  " "   -2.589             -17.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242              -4.695 frequency_divider:u_clk_500\|clkout  " "   -1.242              -4.695 frequency_divider:u_clk_500\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 frequency_divider:u_clk_1\|clkout  " "    0.620               0.000 frequency_divider:u_clk_1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.359               0.000 frequency_divider:u_clk_0\|clkout  " "    1.359               0.000 frequency_divider:u_clk_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 frequency_divider:u_clk_5\|clkout  " "    1.660               0.000 frequency_divider:u_clk_5\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 frequency_divider:u_clk_2\|clkout  " "    1.697               0.000 frequency_divider:u_clk_2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 frequency_divider:u_clk_4\|clkout  " "    1.699               0.000 frequency_divider:u_clk_4\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.707               0.000 frequency_divider:u_clk_6\|clkout  " "    1.707               0.000 frequency_divider:u_clk_6\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925               0.000 frequency_divider:u_clk_3\|clkout  " "    1.925               0.000 frequency_divider:u_clk_3\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544141957705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544141957708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544141957711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545              -3.545 clk  " "   -3.545              -3.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_0\|clkout  " "    0.234               0.000 frequency_divider:u_clk_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_1\|clkout  " "    0.234               0.000 frequency_divider:u_clk_1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_2\|clkout  " "    0.234               0.000 frequency_divider:u_clk_2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_3\|clkout  " "    0.234               0.000 frequency_divider:u_clk_3\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_4\|clkout  " "    0.234               0.000 frequency_divider:u_clk_4\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_500\|clkout  " "    0.234               0.000 frequency_divider:u_clk_500\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_5\|clkout  " "    0.234               0.000 frequency_divider:u_clk_5\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:u_clk_6\|clkout  " "    0.234               0.000 frequency_divider:u_clk_6\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544141957715 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1544141957908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544141957946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544141957947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544141958026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 08:19:18 2018 " "Processing ended: Fri Dec 07 08:19:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544141958026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544141958026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544141958026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544141958026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544141960197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544141960205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 08:19:20 2018 " "Processing started: Fri Dec 07 08:19:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544141960205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544141960205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off selecting_machine_test -c selecting_machine_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off selecting_machine_test -c selecting_machine_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544141960205 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1544141960982 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "selecting_machine_test.vo selecting_machine_test_v.sdo E:/prime_for_FPGA/Lite/demo/selecting_machine_test/simulation/modelsim/ simulation " "Generated files \"selecting_machine_test.vo\" and \"selecting_machine_test_v.sdo\" in directory \"E:/prime_for_FPGA/Lite/demo/selecting_machine_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1544141961174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544141961224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 08:19:21 2018 " "Processing ended: Fri Dec 07 08:19:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544141961224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544141961224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544141961224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544141961224 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544141961873 ""}
