Verilog stuff
Also, starting to learn how to use Git
I have no clue if anyone is ever going to read this except future me
In case anyone IS infact ending up reading through this, HELLO!
