/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [9:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [27:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [21:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [13:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [16:0] celloutsig_0_43z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_6z ? 1'h1 : celloutsig_0_0z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ in_data[118];
  assign celloutsig_0_7z = celloutsig_0_5z ^ celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_8z ^ in_data[23];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_43z[12:2];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[75:73], celloutsig_0_1z, celloutsig_0_0z } & { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_31z[15:0], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_4z } / { 1'h1, celloutsig_0_21z[7:2], celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_22z = { in_data[45], celloutsig_0_17z, celloutsig_0_10z, _01_, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_12z, _01_, celloutsig_0_7z, celloutsig_0_7z } / { 1'h1, celloutsig_0_9z[5:2], 1'h1, celloutsig_0_9z[0], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_1_9z = celloutsig_1_4z[5:2] / { 1'h1, in_data[156:155], celloutsig_1_3z };
  assign celloutsig_0_29z = { celloutsig_0_9z[5:4], celloutsig_0_15z } == { celloutsig_0_2z[2], celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_1_16z = { celloutsig_1_6z[5:1], celloutsig_1_13z, celloutsig_1_7z } > { celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_2z = { in_data[133:127], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < { in_data[167:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = in_data[148:132] < { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[90] & ~(in_data[62]);
  assign celloutsig_0_52z = _00_[0] & ~(celloutsig_0_19z);
  assign celloutsig_0_6z = celloutsig_0_0z & ~(celloutsig_0_2z[3]);
  assign celloutsig_1_13z = celloutsig_1_3z & ~(celloutsig_1_7z);
  assign celloutsig_0_1z = in_data[34] & ~(celloutsig_0_0z);
  assign celloutsig_0_18z = celloutsig_0_9z[3] & ~(celloutsig_0_0z);
  assign celloutsig_0_19z = celloutsig_0_8z & ~(celloutsig_0_6z);
  assign celloutsig_0_20z = { in_data[60:47], celloutsig_0_12z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_25z = celloutsig_0_3z[4:1] % { 1'h1, celloutsig_0_21z[12], celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_1_8z = { celloutsig_1_4z[1:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z } * celloutsig_1_6z[10:6];
  assign celloutsig_0_21z = { _01_[4:2], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z } * { celloutsig_0_9z[5:2], 1'h1, celloutsig_0_9z[0], _01_ };
  assign celloutsig_0_2z = in_data[90:87] * { in_data[85:84], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_31z = celloutsig_0_2z[2] ? { _01_[5:1], celloutsig_0_27z, celloutsig_0_10z } : celloutsig_0_22z[27:9];
  assign celloutsig_0_37z = celloutsig_0_18z ? { celloutsig_0_27z[9], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_12z } : celloutsig_0_36z[16:13];
  assign celloutsig_0_43z = celloutsig_0_28z[3] ? { celloutsig_0_9z[4:2], 1'h1, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_5z } : { celloutsig_0_25z[1:0], celloutsig_0_39z, celloutsig_0_26z };
  assign celloutsig_0_51z = celloutsig_0_49z ? celloutsig_0_3z[4:2] : celloutsig_0_37z[3:1];
  assign celloutsig_1_4z = celloutsig_1_3z ? { in_data[149:145], 1'h1 } : { in_data[160], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, 1'h0 };
  assign celloutsig_0_27z = celloutsig_0_11z ? celloutsig_0_22z[23:11] : { in_data[84:74], celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_34z = - { celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_29z };
  assign celloutsig_0_39z = - { celloutsig_0_34z[4], celloutsig_0_11z, _01_, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_1_10z = - { celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_0z = & in_data[140:112];
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_13z = | { celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_16z = | _01_[7:2];
  assign celloutsig_0_33z = celloutsig_0_12z & celloutsig_0_28z[5];
  assign celloutsig_0_40z = celloutsig_0_6z & celloutsig_0_39z[6];
  assign celloutsig_0_8z = celloutsig_0_6z & celloutsig_0_3z[1];
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_6z;
  assign celloutsig_0_26z = celloutsig_0_3z[4] & celloutsig_0_0z;
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_3z, in_data[19:16] };
  assign celloutsig_0_23z = | { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_32z = ^ { celloutsig_0_18z, _01_ };
  assign celloutsig_0_35z = ^ { celloutsig_0_21z[8:0], celloutsig_0_1z };
  assign celloutsig_1_7z = ^ { celloutsig_1_4z[5:4], celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[125:115] ^ { in_data[191:186], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[126:124];
  assign celloutsig_1_19z = { celloutsig_1_4z[4], celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_16z } ^ in_data[133:128];
  assign celloutsig_0_28z = { celloutsig_0_21z[6:0], celloutsig_0_17z, celloutsig_0_7z } ^ celloutsig_0_20z[11:3];
  assign celloutsig_0_49z = ~((celloutsig_0_22z[11] & celloutsig_0_40z) | celloutsig_0_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_5z & in_data[182]) | celloutsig_1_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z & celloutsig_0_2z[3]) | celloutsig_0_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_1z & celloutsig_0_3z[1]) | celloutsig_0_13z);
  assign celloutsig_0_24z = ~((celloutsig_0_2z[0] & celloutsig_0_22z[3]) | _01_[3]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[3] & celloutsig_0_2z[2]) | (celloutsig_0_0z & celloutsig_0_3z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_14z[0] & celloutsig_1_8z[4]) | (celloutsig_1_10z[1] & celloutsig_1_15z));
  assign { celloutsig_0_9z[0], celloutsig_0_9z[5:2] } = { celloutsig_0_8z, in_data[63:60] } ~^ { celloutsig_0_6z, celloutsig_0_3z[3:2], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_9z[1] = 1'h1;
  assign { out_data[128], out_data[101:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
