/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [28:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[3] ? celloutsig_0_2z[4] : celloutsig_0_0z[1];
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_0z[7] : celloutsig_0_5z;
  assign celloutsig_0_9z = celloutsig_0_8z ? celloutsig_0_1z[1] : celloutsig_0_0z[11];
  assign celloutsig_0_22z = celloutsig_0_17z ? celloutsig_0_18z : celloutsig_0_13z;
  assign celloutsig_1_0z = in_data[162] ? in_data[185] : in_data[131];
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[175] : celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_0_0z = in_data[50:38] + in_data[63:51];
  assign celloutsig_0_10z = { in_data[71:69], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z } + { celloutsig_0_2z[23:10], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:0] + celloutsig_0_0z[9:2];
  assign celloutsig_0_2z = { celloutsig_0_0z[9:2], celloutsig_0_0z, celloutsig_0_1z } + { celloutsig_0_1z[6:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[191:176], celloutsig_1_0z, celloutsig_1_1z } + { in_data[111:100], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 3'h0;
    else _12_ <= { celloutsig_0_10z[3:2], celloutsig_0_7z };
  assign out_data[34:32] = _12_;
  assign celloutsig_0_11z = { celloutsig_0_0z[3:1], celloutsig_0_9z } < { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_10z[14:2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z } < { celloutsig_0_1z[4:1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_10z[10:2] < { celloutsig_0_0z[6:3], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_26z = { in_data[54:52], celloutsig_0_12z, celloutsig_0_22z } < { celloutsig_0_0z[3:2], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_4z[10:7], celloutsig_1_2z, celloutsig_1_5z } < { celloutsig_1_4z[17:15], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~^ in_data[6:2];
  assign celloutsig_1_9z = ~^ { in_data[100:96], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_18z = ~^ celloutsig_1_4z[14:10];
  assign celloutsig_1_19z = ~^ { celloutsig_1_4z[7:0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~^ celloutsig_0_2z[28:16];
  assign celloutsig_0_7z = ~^ celloutsig_0_0z;
  assign celloutsig_0_8z = ~^ { celloutsig_0_1z[6:1], celloutsig_0_3z };
  assign celloutsig_0_12z = ~^ { in_data[65:53], celloutsig_0_6z };
  assign celloutsig_0_17z = ~^ celloutsig_0_2z[13:9];
  assign celloutsig_1_1z = ~^ { in_data[183:180], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
