Drill report for /home/andi/Andi/electronics/projects/FPGA_buffer_board/v1.3.2/FPGA_buffer_board.kicad_pcb
Created on Do 17 Jul 2025 12:36:04

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'FPGA_buffer_board-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (139 holes)
    T2  0.600mm  0.0236"  (138 holes)
    T3  0.762mm  0.0300"  (64 holes)
    T4  0.800mm  0.0315"  (2 holes)
    T5  0.900mm  0.0354"  (6 holes)
    T6  1.000mm  0.0394"  (79 holes)
    T7  1.400mm  0.0551"  (2 holes)
    T8  1.500mm  0.0591"  (4 holes)
    T9  1.700mm  0.0669"  (16 holes)
    T10  1.800mm  0.0709"  (5 holes)
    T11  2.800mm  0.1102"  (2 holes)

    Total plated holes count 457


Drill file 'FPGA_buffer_board-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
