#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jul 28 09:58:02 2017
# Process ID: 8780
# Current directory: C:/Users/cao2/Desktop/soci/soci/soc_ic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7160 C:\Users\cao2\Desktop\soci\soci\soc_ic\soc_ic.xpr
# Log file: C:/Users/cao2/Desktop/soci/soci/soc_ic/vivado.log
# Journal file: C:/Users/cao2/Desktop/soci/soci/soc_ic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_ic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/cao2/Desktop/oven/soc/defs.vhd
C:/Users/cao2/Desktop/2017paper/arbiter2.vhd
Hint: use the '-force' option to overwrite the local copies.
-force
invalid command name "-force"
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/cao2/Desktop/oven/soc/defs.vhd
C:/Users/cao2/Desktop/2017paper/arbiter2.vhd
Hint: use the '-force' option to overwrite the local copies.
import_files -force
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd
set_property top memory [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arbiter2(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 25 of file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd
Duplicate found in file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd
[Mon Jul 31 09:30:20 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
reset_run synth_2
file mkdir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new
close [ open C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd w ]
add_files C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
ERROR: [VRFC 10-1412] syntax error near read [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:53]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:46]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:155]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:45]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 958.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 958.066 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
ERROR: [VRFC 10-1412] syntax error near read [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:53]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:46]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:155]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:45]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
ERROR: [VRFC 10-1412] syntax error near read [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:53]
ERROR: [VRFC 10-1012] mismatch on label ; expected rtl [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:73]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:46]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:155]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:45]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
ERROR: [VRFC 10-1012] mismatch on label ; expected rtl [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:73]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:46]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:155]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:45]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
ERROR: [VRFC 10-1012] mismatch on label ; expected rtl [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:73]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd:46]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:155]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:45]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:155]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:45]
INFO: [VRFC 10-240] VHDL file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 6548fe0fd4804121b3dbb23e569029be --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:100]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 6548fe0fd4804121b3dbb23e569029be --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 32 [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd:155]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 6548fe0fd4804121b3dbb23e569029be --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.defs
Compiling package xil_defaultlib.util
Compiling package xil_defaultlib.test
Compiling architecture rtl of entity xil_defaultlib.fifo [\fifo(fifo_depth=256)\]
Compiling architecture rtl of entity xil_defaultlib.b_fifo [b_fifo_default]
Compiling architecture rtl of entity xil_defaultlib.arbiter2 [arbiter2_default]
Compiling architecture rtl of entity xil_defaultlib.l1_cache [l1_cache_default]
Compiling architecture rtl of entity xil_defaultlib.rndgen [rndgen_default]
Compiling architecture rwt of entity xil_defaultlib.cpu_test [cpu_test_default_uniq_0]
Compiling architecture pwrt of entity xil_defaultlib.cpu_test [cpu_test_default_uniq_1]
Compiling architecture rtl of entity xil_defaultlib.arbiter6 [arbiter6_default]
Compiling architecture rtl of entity xil_defaultlib.proc [proc_default]
Compiling architecture rtl of entity xil_defaultlib.fifo [\fifo(fifo_depth=16)\]
Compiling architecture rtl of entity xil_defaultlib.pwr [pwr_default]
Compiling architecture rtl of entity xil_defaultlib.toper_chan_m [toper_chan_m_default]
Compiling architecture rtl of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.per_upreq_m [per_upreq_m_default]
Compiling architecture rtl of entity xil_defaultlib.msg_fifo_m [msg_fifo_m_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_snp [fifo_snp_default]
Compiling architecture rtl of entity xil_defaultlib.arbiter6_ack [arbiter6_ack_default]
Compiling architecture rtl of entity xil_defaultlib.per_write_m [per_write_m_default]
Compiling architecture rtl of entity xil_defaultlib.arbiter2_ack [arbiter2_ack_default]
Compiling architecture rtl of entity xil_defaultlib.b_arbiter6 [b_arbiter6_default]
Compiling architecture rtl of entity xil_defaultlib.arbiter7 [arbiter7_default]
Compiling architecture rtl of entity xil_defaultlib.b_arbiter2 [b_arbiter2_default]
Compiling architecture rtl of entity xil_defaultlib.bmsg_fifo_m [bmsg_fifo_m_default]
Compiling architecture rtl of entity xil_defaultlib.wb_m [wb_m_default]
Compiling architecture rtl of entity xil_defaultlib.cache_req_m [cache_req_m_default]
Compiling architecture rtl of entity xil_defaultlib.ic [ic_default]
Compiling architecture arch of entity xil_defaultlib.mod_m_counter [\mod_m_counter(n=9,m=326)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture arch of entity xil_defaultlib.fifo_uart [\fifo_uart(w=5)\]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture str_arch of entity xil_defaultlib.uart [uart_default]
Compiling architecture rtl of entity xil_defaultlib.uart_peripheral [uart_peripheral_default]
Compiling architecture rtl of entity xil_defaultlib.peripheral [peripheral_default]
Compiling architecture rtl of entity xil_defaultlib.real_mem [real_mem_default]
Compiling architecture rtl of entity xil_defaultlib.memory [memory_default]
Compiling architecture tb of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul 31 12:05:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 31 12:05:42 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 982.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 983.195 ; gain = 0.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arbiter2(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 25 of file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd
Duplicate found in file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd
[Mon Jul 31 12:10:34 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arbiter2(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 25 of file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd
Duplicate found in file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd
[Mon Jul 31 12:12:46 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
reset_run synth_2
launch_runs impl_2
[Mon Jul 31 12:28:12 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Mon Jul 31 12:28:12 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
set_param synth.elaboration.rodinMoreOptions "rt::set_parameter maxRomAddrWidth 32"
rt::set_parameter maxRomAddrWidth 32
reset_run synth_2
launch_runs impl_2
[Mon Jul 31 15:38:49 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Mon Jul 31 15:38:49 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Mon Jul 31 17:03:28 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Mon Jul 31 17:03:28 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arbiter2(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 25 of file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd
Duplicate found in file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd
[Tue Aug  1 11:45:15 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
launch_runs impl_2
[Tue Aug  1 12:10:41 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
set_property top proc [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arbiter2(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 25 of file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd
Duplicate found in file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd
[Tue Aug  1 12:19:36 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 12:47:42 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 12:47:42 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 15:12:09 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 15:12:09 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 16:04:03 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 16:04:03 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 16:31:34 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 16:31:34 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 16:54:57 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 16:54:57 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
set_property top ic [current_fileset]
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 17:36:42 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 17:36:42 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 17:51:59 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 17:51:59 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Tue Aug  1 17:59:04 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Tue Aug  1 17:59:04 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Wed Aug  2 15:21:16 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Wed Aug  2 15:21:16 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Wed Aug  2 15:41:57 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
[Wed Aug  2 15:41:57 2017] Launched impl_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/impl_2/runme.log
set_property top proc [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arbiter2(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 25 of file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd
Duplicate found in file C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/arbiter2.vhd
[Wed Aug  2 16:27:55 2017] Launched synth_2...
Run output will be captured here: C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.runs/synth_2/runme.log
