
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf9_writeOutputs_unaligned
Automatically selected td_fused_top_tdf9_writeOutputs_unaligned as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf9_writeOutputs_unaligned

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf9_writeOutputs_unaligned
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:312$112 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:304$108 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:296$104 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:288$93 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:280$86 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:272$75 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:264$68 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:256$64 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:248$60 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:240$56 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:232$52 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:224$50 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:216$46 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:208$42 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:200$40 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:144$7 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:132$3 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:124$1 in module td_fused_top_tdf9_writeOutputs_unaligned.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 24 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:0$142'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \outputCount = 16'0000000000000000
  Set init value: \outputChanIdx = 16'0000000000000000
  Set init value: \outputRow_0 = 16'0000000000000000
  Set init value: \outputRow_1 = 16'0000000000000000
  Set init value: \outputRow_2 = 16'0000000000000000
  Set init value: \outputRow_3 = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:0$142'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:347$127'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:312$112'.
     1/2: $2\ap_NS_fsm[2:0]
     2/2: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:304$108'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:296$104'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:288$93'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:280$86'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:272$75'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:264$68'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:256$64'.
     1/1: $1\ap_sig_allocacmp_outputRow_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:248$60'.
     1/1: $1\ap_sig_allocacmp_outputRow_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:240$56'.
     1/1: $1\ap_sig_allocacmp_outputRow_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:232$52'.
     1/1: $1\ap_sig_allocacmp_outputRow_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:224$50'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:216$46'.
     1/1: $1\ap_phi_mux_empty_phi_fu_114_p4[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:208$42'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:200$40'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:194$36'.
     1/1: $0\outputRow_3[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:188$32'.
     1/1: $0\outputRow_2[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:182$28'.
     1/1: $0\outputRow_1[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:176$24'.
     1/1: $0\outputRow_0[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:170$22'.
     1/1: $0\outputCount[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:164$18'.
     1/1: $0\outputChanIdx[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:158$16'.
     1/1: $0\icmp_ln88_reg_317[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:152$14'.
     1/1: $0\add_ln94_reg_304[7:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:144$7'.
     1/1: $0\empty_reg_111[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:132$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:124$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:347$127'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:312$112'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:304$108'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:296$104'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:288$93'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:280$86'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:272$75'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:264$68'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_3_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:256$64'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_2_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:248$60'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_1_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:240$56'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_0_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:232$52'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:224$50'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_114_p4' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:216$46'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:208$42'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:200$40'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_3' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:194$36'.
  created $dff cell `$procdff$230' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_2' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:188$32'.
  created $dff cell `$procdff$231' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_1' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:182$28'.
  created $dff cell `$procdff$232' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_0' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:176$24'.
  created $dff cell `$procdff$233' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputCount' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:170$22'.
  created $dff cell `$procdff$234' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputChanIdx' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:164$18'.
  created $dff cell `$procdff$235' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\icmp_ln88_reg_317' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:158$16'.
  created $dff cell `$procdff$236' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\add_ln94_reg_304' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:152$14'.
  created $dff cell `$procdff$237' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\empty_reg_111' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:144$7'.
  created $dff cell `$procdff$238' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:132$3'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:124$1'.
  created $dff cell `$procdff$240' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:0$142'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:347$127'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:312$112'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:312$112'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:304$108'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:304$108'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:296$104'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:296$104'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:288$93'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:288$93'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:280$86'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:280$86'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:272$75'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:272$75'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:264$68'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:264$68'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:256$64'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:256$64'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:248$60'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:248$60'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:240$56'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:240$56'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:232$52'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:232$52'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:224$50'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:224$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:216$46'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:216$46'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:208$42'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:208$42'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:200$40'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:200$40'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:194$36'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:194$36'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:188$32'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:188$32'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:182$28'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:182$28'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:176$24'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:176$24'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:170$22'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:170$22'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:164$18'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:164$18'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:158$16'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:158$16'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:152$14'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:152$14'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:144$7'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:144$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:132$3'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:132$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:124$1'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:124$1'.
Cleaned up 30 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.
<suppressed ~59 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$166.
    dead port 2/2 on $mux $procmux$166.
    dead port 2/2 on $mux $procmux$149.
    dead port 1/2 on $mux $procmux$172.
    dead port 2/2 on $mux $procmux$172.
Removed 5 multiplexer ports.
<suppressed ~24 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$240 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$239 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$219_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$238 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$214_Y, Q = \empty_reg_111, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$245 ($sdff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:333$123_Y, Q = \empty_reg_111).
Adding EN signal on $procdff$237 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:337$125_Y, Q = \add_ln94_reg_304).
Adding EN signal on $procdff$236 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:359$136_Y, Q = \icmp_ln88_reg_317).
Adding EN signal on $procdff$235 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v:367$140_Y, Q = \outputChanIdx).
Adding SRST signal on $auto$ff.cc:262:slice$249 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \add_ln96_fu_272_p2, Q = \outputChanIdx, rval = 16'0000000000000000).
Adding EN signal on $procdff$234 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$190_Y, Q = \outputCount).
Adding SRST signal on $auto$ff.cc:262:slice$251 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \empty_reg_111, Q = \outputCount, rval = 16'0000000000000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Removed 14 unused cells and 207 unused wires.
<suppressed ~20 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf9_writeOutputs_unaligned ===

   Number of wires:                 85
   Number of wire bits:            586
   Number of public wires:          57
   Number of public wire bits:     556
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           52
     $and                            9
     $dff                           64
     $dffe                           9
     $eq                            47
     $logic_not                      2
     $mux                           75
     $not                            5
     $or                             4
     $pmux                           3
     $reduce_or                      2
     $sdff                           4
     $sdffce                        32
     $sdffe                         16
     $sub                            8

End of script. Logfile hash: 0cfb9f6633, CPU: user 0.08s system 0.00s, MEM: 12.86 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 2x read_verilog (0 sec), 21% 4x opt_expr (0 sec), ...
