
*** Running vivado
    with args -log vga_example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_example.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga_example.tcl -notrace
Command: synth_design -top vga_example -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5316 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 366.563 ; gain = 110.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:19]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:44]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:44]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'Keyboard' [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:23]
WARNING: [Synth 8-6014] Unused sequential element scan_err_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:91]
WARNING: [Synth 8-6014] Unused sequential element CODEWORD_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:124]
INFO: [Synth 8-256] done synthesizing module 'Keyboard' (8#1) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:23]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (9#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:138]
WARNING: [Synth 8-614] signal 'xpos_nxt' is read in the process but is not in the sensitivity list [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:222]
WARNING: [Synth 8-614] signal 'ypos_nxt' is read in the process but is not in the sensitivity list [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:222]
WARNING: [Synth 8-614] signal 'mousepixel' is read in the process but is not in the sensitivity list [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (10#1) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:138]
WARNING: [Synth 8-350] instance 'myCoursor' of module 'MouseDisplay' requires 22 connections, but only 17 given [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:23]
	Parameter accel bound to: 3 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:51]
WARNING: [Synth 8-6014] Unused sequential element Time_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:62]
WARNING: [Synth 8-3848] Net xpos_out in module/entity draw_rect_ctl does not have driver. [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:30]
INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (11#1) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:23]
WARNING: [Synth 8-350] instance 'My_rect_ctl' of module 'draw_rect_ctl' requires 8 connections, but only 7 given [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:147]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:13]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (12#1) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_background.v:23]
	Parameter x_rect bound to: 10 - type: integer 
	Parameter y_rect bound to: 90 - type: integer 
	Parameter width bound to: 780 - type: integer 
	Parameter height bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (13#1) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_background.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:23]
	Parameter width bound to: 48 - type: integer 
	Parameter height bound to: 64 - type: integer 
	Parameter color bound to: 12'b111100000000 
	Parameter color2 bound to: 12'b000000001111 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:67]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:80]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (14#1) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:23]
WARNING: [Synth 8-350] instance 'my_rect' of module 'draw_rect' requires 20 connections, but only 15 given [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3848] Net xpos in module/entity vga_example does not have driver. [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:122]
WARNING: [Synth 8-3848] Net ypos in module/entity vga_example does not have driver. [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:122]
WARNING: [Synth 8-3848] Net vblnk_rect in module/entity vga_example does not have driver. [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:119]
WARNING: [Synth 8-3848] Net hblnk_rect in module/entity vga_example does not have driver. [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:119]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (15#1) [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:19]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[11]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[10]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[9]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[8]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[7]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[6]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[5]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[4]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[3]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[2]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[1]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos_out[0]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port left_button
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[11]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[10]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[9]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[8]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[7]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[6]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[5]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[4]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[3]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[2]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[1]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port xpos[0]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[11]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[10]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[9]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[8]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[7]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[6]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[5]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[4]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[3]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[2]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[1]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ypos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 400.566 ; gain = 144.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[11] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[10] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[9] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[8] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[7] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[6] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[5] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[4] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[3] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[2] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[1] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:xpos[0] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[11] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[10] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[9] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[8] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[7] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[6] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[5] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[4] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[3] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[2] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[1] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:ypos[0] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:vblank to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin myCoursor:hblank to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:126]
WARNING: [Synth 8-3295] tying undriven pin my_rect:left to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[11] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[10] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[9] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[8] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[7] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[6] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[5] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[4] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[3] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[2] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[1] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
WARNING: [Synth 8-3295] tying undriven pin my_rect:rgb_rom[0] to constant 0 [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:200]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 400.566 ; gain = 144.383
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
Finished Parsing XDC File [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 745.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 745.082 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 745.082 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myClk/inst. (constraint file  C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for myClk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 745.082 ; gain = 488.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "TRIG_ARR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element DOWNCOUNTER_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:66]
WARNING: [Synth 8-6014] Unused sequential element count_reading_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:79]
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:93]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:225]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:226]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:225]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:226]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:225]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:226]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:89]
WARNING: [Synth 8-6014] Unused sequential element waiter_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:86]
WARNING: [Synth 8-6014] Unused sequential element ypos_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:90]
INFO: [Synth 8-5546] ROM "hblnk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 745.082 ; gain = 488.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_example 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module clk_wiz_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module Keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MouseDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module draw_rect_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module draw_background 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module draw_rect 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element myCoursor/vblank_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element myCoursor/hblank_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element myCoursor/hcount_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element myCoursor/vcount_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element my_rect/vblnk_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:71]
WARNING: [Synth 8-6014] Unused sequential element my_rect/hblnk_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:70]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_timing/hblnk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_timing/hsync" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element my_keyboard/DOWNCOUNTER_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:66]
WARNING: [Synth 8-6014] Unused sequential element my_keyboard/count_reading_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:79]
WARNING: [Synth 8-6014] Unused sequential element my_keyboard/COUNT_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v:93]
WARNING: [Synth 8-6014] Unused sequential element My_rect_ctl/waiter_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:86]
WARNING: [Synth 8-6014] Unused sequential element My_rect_ctl/ypos_out_reg was removed.  [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect_ctl.v:90]
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[0]' (FDR) to 'my_background/rgb_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[1]' (FDR) to 'my_background/rgb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[2]' (FDR) to 'my_background/rgb_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[3]' (FDR) to 'my_background/rgb_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[4]' (FDR) to 'my_background/rgb_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[5]' (FDR) to 'my_background/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[6]' (FDR) to 'my_background/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[7]' (FDR) to 'my_background/rgb_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[8]' (FDR) to 'my_background/rgb_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[9]' (FDR) to 'my_background/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_background/rgb_out_reg[10]' (FDR) to 'my_background/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[0]' (FD) to 'my_rect/rgb_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[1]' (FD) to 'my_rect/rgb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[2]' (FD) to 'my_rect/rgb_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[3]' (FD) to 'my_rect/rgb_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[4]' (FD) to 'my_rect/rgb_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[5]' (FD) to 'my_rect/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[6]' (FD) to 'my_rect/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[7]' (FD) to 'my_rect/rgb_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[8]' (FD) to 'my_rect/rgb_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[9]' (FD) to 'my_rect/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_rect/rgb_out_reg[10]' (FD) to 'my_rect/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'myCoursor/red_out_reg[0]' (FDS) to 'myCoursor/green_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCoursor/red_out_reg[1]' (FDS) to 'myCoursor/green_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCoursor/red_out_reg[2]' (FDS) to 'myCoursor/green_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCoursor/red_out_reg[3]' (FDS) to 'myCoursor/green_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCoursor/green_out_reg[0]' (FDS) to 'myCoursor/green_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'myCoursor/green_out_reg[1]' (FDS) to 'myCoursor/green_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'myCoursor/green_out_reg[2]' (FDS) to 'myCoursor/green_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'myCoursor/green_out_reg[3]' (FDS) to 'myCoursor/blue_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'myCoursor/blue_out_reg[0]' (FDS) to 'myCoursor/blue_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'myCoursor/blue_out_reg[1]' (FDS) to 'myCoursor/blue_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'myCoursor/blue_out_reg[2]' (FDS) to 'myCoursor/blue_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'b_reg[0]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'b_reg[1]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'b_reg[2]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'b_reg[3]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_reg[0]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_reg[1]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_reg[2]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_reg[3]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_reg[0]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_reg[1]' (FD) to 'r_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_reg[2]' (FD) to 'r_reg[3]'
WARNING: [Synth 8-3332] Sequential element (my_keyboard/scan_code_reg[0]) is unused and will be removed from module vga_example.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 745.082 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-----------------------+---------------+----------------+
|Module Name  | RTL Object            | Depth x Width | Implemented As | 
+-------------+-----------------------+---------------+----------------+
|MouseDisplay | mouserom[0]           | 256x2         | LUT            | 
|vga_example  | myCoursor/mouserom[0] | 256x2         | LUT            | 
+-------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 745.082 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 755.000 ; gain = 498.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[11]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[10]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[9]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[8]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[7]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[6]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[5]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[4]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[3]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[2]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[1]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/xpos_nxt_reg[0]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[11]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[10]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[9]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[8]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[7]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[6]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[5]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[4]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[3]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[2]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[1]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (myCoursor/ypos_nxt_reg[0]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[11]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[10]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[9]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[8]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[7]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[6]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[5]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[4]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[3]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[2]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[1]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (my_rect/x_pos_reg[0]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (My_rect_ctl/waiter_reg[7]) is unused and will be removed from module vga_example.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vga_example | my_keyboard/scan_code_reg[8] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vga_example | vs_reg                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vga_example | hs_reg                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |    33|
|5     |LUT1       |    33|
|6     |LUT2       |    65|
|7     |LUT3       |    18|
|8     |LUT4       |    31|
|9     |LUT5       |    34|
|10    |LUT6       |    35|
|11    |MMCME2_ADV |     1|
|12    |ODDR       |     1|
|13    |SRL16E     |     3|
|14    |FDCE       |    16|
|15    |FDRE       |   160|
|16    |IBUF       |     3|
|17    |OBUF       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |   453|
|2     |  myClk         |clk_wiz_0         |    23|
|3     |    inst        |clk_wiz_0_clk_wiz |    23|
|4     |  My_rect_ctl   |draw_rect_ctl     |    35|
|5     |  myCoursor     |MouseDisplay      |    24|
|6     |  my_background |draw_background   |    67|
|7     |  my_keyboard   |Keyboard          |    87|
|8     |  my_rect       |draw_rect         |   103|
|9     |  my_timing     |vga_timing        |    93|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 757.555 ; gain = 156.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 757.555 ; gain = 501.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 758.070 ; gain = 513.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/vga_example.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_example_utilization_synth.rpt -pb vga_example_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 758.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr  8 00:04:55 2018...
