
htcb_fw_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f6a0  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  0800f890  0800f890  00010890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd50  0800fd50  000111fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fd50  0800fd50  00010d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd58  0800fd58  000111fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd58  0800fd58  00010d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fd5c  0800fd5c  00010d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  0800fd60  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002294  20000200  0800ff5c  00011200  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002494  0800ff5c  00011494  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000111fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fd61  00000000  00000000  00011225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000536a  00000000  00000000  00030f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc8  00000000  00000000  000362f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001641  00000000  00000000  00037fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000203e4  00000000  00000000  000395f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025bc9  00000000  00000000  000599dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aff0d  00000000  00000000  0007f5a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012f4b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008b94  00000000  00000000  0012f4f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0013808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000200 	.word	0x20000200
 800020c:	00000000 	.word	0x00000000
 8000210:	0800f878 	.word	0x0800f878

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000204 	.word	0x20000204
 800022c:	0800f878 	.word	0x0800f878

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	@ 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	@ 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_fmul>:
 8000e64:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e6c:	bf1e      	ittt	ne
 8000e6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e72:	ea92 0f0c 	teqne	r2, ip
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d06f      	beq.n	8000f5c <__aeabi_fmul+0xf8>
 8000e7c:	441a      	add	r2, r3
 8000e7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e82:	0240      	lsls	r0, r0, #9
 8000e84:	bf18      	it	ne
 8000e86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e8a:	d01e      	beq.n	8000eca <__aeabi_fmul+0x66>
 8000e8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e98:	fba0 3101 	umull	r3, r1, r0, r1
 8000e9c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ea0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ea4:	bf3e      	ittt	cc
 8000ea6:	0049      	lslcc	r1, r1, #1
 8000ea8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	ea40 0001 	orr.w	r0, r0, r1
 8000eb2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eb6:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb8:	d81d      	bhi.n	8000ef6 <__aeabi_fmul+0x92>
 8000eba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ebe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec2:	bf08      	it	eq
 8000ec4:	f020 0001 	biceq.w	r0, r0, #1
 8000ec8:	4770      	bx	lr
 8000eca:	f090 0f00 	teq	r0, #0
 8000ece:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ed2:	bf08      	it	eq
 8000ed4:	0249      	lsleq	r1, r1, #9
 8000ed6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ede:	3a7f      	subs	r2, #127	@ 0x7f
 8000ee0:	bfc2      	ittt	gt
 8000ee2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ee6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eea:	4770      	bxgt	lr
 8000eec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	3a01      	subs	r2, #1
 8000ef6:	dc5d      	bgt.n	8000fb4 <__aeabi_fmul+0x150>
 8000ef8:	f112 0f19 	cmn.w	r2, #25
 8000efc:	bfdc      	itt	le
 8000efe:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f02:	4770      	bxle	lr
 8000f04:	f1c2 0200 	rsb	r2, r2, #0
 8000f08:	0041      	lsls	r1, r0, #1
 8000f0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f0e:	f1c2 0220 	rsb	r2, r2, #32
 8000f12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f1a:	f140 0000 	adc.w	r0, r0, #0
 8000f1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f22:	bf08      	it	eq
 8000f24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f28:	4770      	bx	lr
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fmul+0xce>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fmul+0xe6>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e78f      	b.n	8000e7c <__aeabi_fmul+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	bf18      	it	ne
 8000f66:	ea93 0f0c 	teqne	r3, ip
 8000f6a:	d00a      	beq.n	8000f82 <__aeabi_fmul+0x11e>
 8000f6c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f70:	bf18      	it	ne
 8000f72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f76:	d1d8      	bne.n	8000f2a <__aeabi_fmul+0xc6>
 8000f78:	ea80 0001 	eor.w	r0, r0, r1
 8000f7c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f80:	4770      	bx	lr
 8000f82:	f090 0f00 	teq	r0, #0
 8000f86:	bf17      	itett	ne
 8000f88:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f8c:	4608      	moveq	r0, r1
 8000f8e:	f091 0f00 	teqne	r1, #0
 8000f92:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f96:	d014      	beq.n	8000fc2 <__aeabi_fmul+0x15e>
 8000f98:	ea92 0f0c 	teq	r2, ip
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fmul+0x13e>
 8000f9e:	0242      	lsls	r2, r0, #9
 8000fa0:	d10f      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fa2:	ea93 0f0c 	teq	r3, ip
 8000fa6:	d103      	bne.n	8000fb0 <__aeabi_fmul+0x14c>
 8000fa8:	024b      	lsls	r3, r1, #9
 8000faa:	bf18      	it	ne
 8000fac:	4608      	movne	r0, r1
 8000fae:	d108      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fb0:	ea80 0001 	eor.w	r0, r0, r1
 8000fb4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fc0:	4770      	bx	lr
 8000fc2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fc6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fca:	4770      	bx	lr

08000fcc <__aeabi_fdiv>:
 8000fcc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fd4:	bf1e      	ittt	ne
 8000fd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fda:	ea92 0f0c 	teqne	r2, ip
 8000fde:	ea93 0f0c 	teqne	r3, ip
 8000fe2:	d069      	beq.n	80010b8 <__aeabi_fdiv+0xec>
 8000fe4:	eba2 0203 	sub.w	r2, r2, r3
 8000fe8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ff2:	d037      	beq.n	8001064 <__aeabi_fdiv+0x98>
 8000ff4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ffc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001000:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001004:	428b      	cmp	r3, r1
 8001006:	bf38      	it	cc
 8001008:	005b      	lslcc	r3, r3, #1
 800100a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800100e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001012:	428b      	cmp	r3, r1
 8001014:	bf24      	itt	cs
 8001016:	1a5b      	subcs	r3, r3, r1
 8001018:	ea40 000c 	orrcs.w	r0, r0, ip
 800101c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001020:	bf24      	itt	cs
 8001022:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001026:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800102a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800102e:	bf24      	itt	cs
 8001030:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001034:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001038:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800103c:	bf24      	itt	cs
 800103e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001042:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	bf18      	it	ne
 800104a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800104e:	d1e0      	bne.n	8001012 <__aeabi_fdiv+0x46>
 8001050:	2afd      	cmp	r2, #253	@ 0xfd
 8001052:	f63f af50 	bhi.w	8000ef6 <__aeabi_fmul+0x92>
 8001056:	428b      	cmp	r3, r1
 8001058:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800105c:	bf08      	it	eq
 800105e:	f020 0001 	biceq.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001068:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800106c:	327f      	adds	r2, #127	@ 0x7f
 800106e:	bfc2      	ittt	gt
 8001070:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001074:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001078:	4770      	bxgt	lr
 800107a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	3a01      	subs	r2, #1
 8001084:	e737      	b.n	8000ef6 <__aeabi_fmul+0x92>
 8001086:	f092 0f00 	teq	r2, #0
 800108a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800108e:	bf02      	ittt	eq
 8001090:	0040      	lsleq	r0, r0, #1
 8001092:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001096:	3a01      	subeq	r2, #1
 8001098:	d0f9      	beq.n	800108e <__aeabi_fdiv+0xc2>
 800109a:	ea40 000c 	orr.w	r0, r0, ip
 800109e:	f093 0f00 	teq	r3, #0
 80010a2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010a6:	bf02      	ittt	eq
 80010a8:	0049      	lsleq	r1, r1, #1
 80010aa:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010ae:	3b01      	subeq	r3, #1
 80010b0:	d0f9      	beq.n	80010a6 <__aeabi_fdiv+0xda>
 80010b2:	ea41 010c 	orr.w	r1, r1, ip
 80010b6:	e795      	b.n	8000fe4 <__aeabi_fdiv+0x18>
 80010b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010bc:	ea92 0f0c 	teq	r2, ip
 80010c0:	d108      	bne.n	80010d4 <__aeabi_fdiv+0x108>
 80010c2:	0242      	lsls	r2, r0, #9
 80010c4:	f47f af7d 	bne.w	8000fc2 <__aeabi_fmul+0x15e>
 80010c8:	ea93 0f0c 	teq	r3, ip
 80010cc:	f47f af70 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e776      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010d4:	ea93 0f0c 	teq	r3, ip
 80010d8:	d104      	bne.n	80010e4 <__aeabi_fdiv+0x118>
 80010da:	024b      	lsls	r3, r1, #9
 80010dc:	f43f af4c 	beq.w	8000f78 <__aeabi_fmul+0x114>
 80010e0:	4608      	mov	r0, r1
 80010e2:	e76e      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010e4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e8:	bf18      	it	ne
 80010ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010ee:	d1ca      	bne.n	8001086 <__aeabi_fdiv+0xba>
 80010f0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010f4:	f47f af5c 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010f8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010fc:	f47f af3c 	bne.w	8000f78 <__aeabi_fmul+0x114>
 8001100:	e75f      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 8001102:	bf00      	nop

08001104 <__gesf2>:
 8001104:	f04f 3cff 	mov.w	ip, #4294967295
 8001108:	e006      	b.n	8001118 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__lesf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	e002      	b.n	8001118 <__cmpsf2+0x4>
 8001112:	bf00      	nop

08001114 <__cmpsf2>:
 8001114:	f04f 0c01 	mov.w	ip, #1
 8001118:	f84d cd04 	str.w	ip, [sp, #-4]!
 800111c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001120:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001124:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001128:	bf18      	it	ne
 800112a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800112e:	d011      	beq.n	8001154 <__cmpsf2+0x40>
 8001130:	b001      	add	sp, #4
 8001132:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001136:	bf18      	it	ne
 8001138:	ea90 0f01 	teqne	r0, r1
 800113c:	bf58      	it	pl
 800113e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001142:	bf88      	it	hi
 8001144:	17c8      	asrhi	r0, r1, #31
 8001146:	bf38      	it	cc
 8001148:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800114c:	bf18      	it	ne
 800114e:	f040 0001 	orrne.w	r0, r0, #1
 8001152:	4770      	bx	lr
 8001154:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001158:	d102      	bne.n	8001160 <__cmpsf2+0x4c>
 800115a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800115e:	d105      	bne.n	800116c <__cmpsf2+0x58>
 8001160:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001164:	d1e4      	bne.n	8001130 <__cmpsf2+0x1c>
 8001166:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800116a:	d0e1      	beq.n	8001130 <__cmpsf2+0x1c>
 800116c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <__aeabi_cfrcmple>:
 8001174:	4684      	mov	ip, r0
 8001176:	4608      	mov	r0, r1
 8001178:	4661      	mov	r1, ip
 800117a:	e7ff      	b.n	800117c <__aeabi_cfcmpeq>

0800117c <__aeabi_cfcmpeq>:
 800117c:	b50f      	push	{r0, r1, r2, r3, lr}
 800117e:	f7ff ffc9 	bl	8001114 <__cmpsf2>
 8001182:	2800      	cmp	r0, #0
 8001184:	bf48      	it	mi
 8001186:	f110 0f00 	cmnmi.w	r0, #0
 800118a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800118c <__aeabi_fcmpeq>:
 800118c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001190:	f7ff fff4 	bl	800117c <__aeabi_cfcmpeq>
 8001194:	bf0c      	ite	eq
 8001196:	2001      	moveq	r0, #1
 8001198:	2000      	movne	r0, #0
 800119a:	f85d fb08 	ldr.w	pc, [sp], #8
 800119e:	bf00      	nop

080011a0 <__aeabi_fcmplt>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff ffea 	bl	800117c <__aeabi_cfcmpeq>
 80011a8:	bf34      	ite	cc
 80011aa:	2001      	movcc	r0, #1
 80011ac:	2000      	movcs	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmple>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffe0 	bl	800117c <__aeabi_cfcmpeq>
 80011bc:	bf94      	ite	ls
 80011be:	2001      	movls	r0, #1
 80011c0:	2000      	movhi	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmpge>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffd2 	bl	8001174 <__aeabi_cfrcmple>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpgt>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffc8 	bl	8001174 <__aeabi_cfrcmple>
 80011e4:	bf34      	ite	cc
 80011e6:	2001      	movcc	r0, #1
 80011e8:	2000      	movcs	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_f2uiz>:
 80011f0:	0042      	lsls	r2, r0, #1
 80011f2:	d20e      	bcs.n	8001212 <__aeabi_f2uiz+0x22>
 80011f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f8:	d30b      	bcc.n	8001212 <__aeabi_f2uiz+0x22>
 80011fa:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001202:	d409      	bmi.n	8001218 <__aeabi_f2uiz+0x28>
 8001204:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001208:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800120c:	fa23 f002 	lsr.w	r0, r3, r2
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2uiz+0x32>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d102      	bne.n	8001228 <__aeabi_f2uiz+0x38>
 8001222:	f04f 30ff 	mov.w	r0, #4294967295
 8001226:	4770      	bx	lr
 8001228:	f04f 0000 	mov.w	r0, #0
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop

08001230 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001240:	4b2e      	ldr	r3, [pc, #184]	@ (80012fc <MX_ADC1_Init+0xcc>)
 8001242:	4a2f      	ldr	r2, [pc, #188]	@ (8001300 <MX_ADC1_Init+0xd0>)
 8001244:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001246:	4b2d      	ldr	r3, [pc, #180]	@ (80012fc <MX_ADC1_Init+0xcc>)
 8001248:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800124c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800124e:	4b2b      	ldr	r3, [pc, #172]	@ (80012fc <MX_ADC1_Init+0xcc>)
 8001250:	2201      	movs	r2, #1
 8001252:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <MX_ADC1_Init+0xcc>)
 8001256:	2200      	movs	r2, #0
 8001258:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800125a:	4b28      	ldr	r3, [pc, #160]	@ (80012fc <MX_ADC1_Init+0xcc>)
 800125c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001260:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001262:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <MX_ADC1_Init+0xcc>)
 8001264:	2200      	movs	r2, #0
 8001266:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001268:	4b24      	ldr	r3, [pc, #144]	@ (80012fc <MX_ADC1_Init+0xcc>)
 800126a:	2204      	movs	r2, #4
 800126c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800126e:	4823      	ldr	r0, [pc, #140]	@ (80012fc <MX_ADC1_Init+0xcc>)
 8001270:	f004 ff76 	bl	8006160 <HAL_ADC_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800127a:	f000 fc07 	bl	8001a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800127e:	2300      	movs	r3, #0
 8001280:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001282:	2301      	movs	r3, #1
 8001284:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001286:	2307      	movs	r3, #7
 8001288:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	4619      	mov	r1, r3
 800128e:	481b      	ldr	r0, [pc, #108]	@ (80012fc <MX_ADC1_Init+0xcc>)
 8001290:	f005 f94a 	bl	8006528 <HAL_ADC_ConfigChannel>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800129a:	f000 fbf7 	bl	8001a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800129e:	2301      	movs	r3, #1
 80012a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80012a2:	2302      	movs	r3, #2
 80012a4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	4619      	mov	r1, r3
 80012aa:	4814      	ldr	r0, [pc, #80]	@ (80012fc <MX_ADC1_Init+0xcc>)
 80012ac:	f005 f93c 	bl	8006528 <HAL_ADC_ConfigChannel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80012b6:	f000 fbe9 	bl	8001a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80012ba:	2302      	movs	r3, #2
 80012bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80012be:	2303      	movs	r3, #3
 80012c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	4619      	mov	r1, r3
 80012c6:	480d      	ldr	r0, [pc, #52]	@ (80012fc <MX_ADC1_Init+0xcc>)
 80012c8:	f005 f92e 	bl	8006528 <HAL_ADC_ConfigChannel>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80012d2:	f000 fbdb 	bl	8001a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80012d6:	2303      	movs	r3, #3
 80012d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80012da:	2304      	movs	r3, #4
 80012dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	4619      	mov	r1, r3
 80012e2:	4806      	ldr	r0, [pc, #24]	@ (80012fc <MX_ADC1_Init+0xcc>)
 80012e4:	f005 f920 	bl	8006528 <HAL_ADC_ConfigChannel>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80012ee:	f000 fbcd 	bl	8001a8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	2000021c 	.word	0x2000021c
 8001300:	40012400 	.word	0x40012400

08001304 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130c:	f107 0310 	add.w	r3, r7, #16
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a28      	ldr	r2, [pc, #160]	@ (80013c0 <HAL_ADC_MspInit+0xbc>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d149      	bne.n	80013b8 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001324:	4b27      	ldr	r3, [pc, #156]	@ (80013c4 <HAL_ADC_MspInit+0xc0>)
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	4a26      	ldr	r2, [pc, #152]	@ (80013c4 <HAL_ADC_MspInit+0xc0>)
 800132a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800132e:	6193      	str	r3, [r2, #24]
 8001330:	4b24      	ldr	r3, [pc, #144]	@ (80013c4 <HAL_ADC_MspInit+0xc0>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800133c:	4b21      	ldr	r3, [pc, #132]	@ (80013c4 <HAL_ADC_MspInit+0xc0>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	4a20      	ldr	r2, [pc, #128]	@ (80013c4 <HAL_ADC_MspInit+0xc0>)
 8001342:	f043 0304 	orr.w	r3, r3, #4
 8001346:	6193      	str	r3, [r2, #24]
 8001348:	4b1e      	ldr	r3, [pc, #120]	@ (80013c4 <HAL_ADC_MspInit+0xc0>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	60bb      	str	r3, [r7, #8]
 8001352:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001354:	230f      	movs	r3, #15
 8001356:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001358:	2303      	movs	r3, #3
 800135a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	4619      	mov	r1, r3
 8001362:	4819      	ldr	r0, [pc, #100]	@ (80013c8 <HAL_ADC_MspInit+0xc4>)
 8001364:	f006 f8c6 	bl	80074f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001368:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 800136a:	4a19      	ldr	r2, [pc, #100]	@ (80013d0 <HAL_ADC_MspInit+0xcc>)
 800136c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800136e:	4b17      	ldr	r3, [pc, #92]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 8001370:	2200      	movs	r2, #0
 8001372:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001374:	4b15      	ldr	r3, [pc, #84]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800137a:	4b14      	ldr	r3, [pc, #80]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 800137c:	2280      	movs	r2, #128	@ 0x80
 800137e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001380:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 8001382:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001386:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001388:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 800138a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800138e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001390:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 8001392:	2220      	movs	r2, #32
 8001394:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001396:	4b0d      	ldr	r3, [pc, #52]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 8001398:	2200      	movs	r2, #0
 800139a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800139c:	480b      	ldr	r0, [pc, #44]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 800139e:	f005 fd69 	bl	8006e74 <HAL_DMA_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80013a8:	f000 fb70 	bl	8001a8c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a07      	ldr	r2, [pc, #28]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 80013b0:	621a      	str	r2, [r3, #32]
 80013b2:	4a06      	ldr	r2, [pc, #24]	@ (80013cc <HAL_ADC_MspInit+0xc8>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80013b8:	bf00      	nop
 80013ba:	3720      	adds	r7, #32
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40012400 	.word	0x40012400
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40010800 	.word	0x40010800
 80013cc:	2000024c 	.word	0x2000024c
 80013d0:	40020008 	.word	0x40020008

080013d4 <MX_DAC_Init>:
DMA_HandleTypeDef hdma_dac_ch1;
DMA_HandleTypeDef hdma_dac_ch2;

/* DAC init function */
void MX_DAC_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013da:	463b      	mov	r3, r7
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <MX_DAC_Init+0x64>)
 80013e4:	4a15      	ldr	r2, [pc, #84]	@ (800143c <MX_DAC_Init+0x68>)
 80013e6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80013e8:	4813      	ldr	r0, [pc, #76]	@ (8001438 <MX_DAC_Init+0x64>)
 80013ea:	f005 fb76 	bl	8006ada <HAL_DAC_Init>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80013f4:	f000 fb4a 	bl	8001a8c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80013f8:	2304      	movs	r3, #4
 80013fa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001400:	463b      	mov	r3, r7
 8001402:	2200      	movs	r2, #0
 8001404:	4619      	mov	r1, r3
 8001406:	480c      	ldr	r0, [pc, #48]	@ (8001438 <MX_DAC_Init+0x64>)
 8001408:	f005 fc55 	bl	8006cb6 <HAL_DAC_ConfigChannel>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001412:	f000 fb3b 	bl	8001a8c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8001416:	2314      	movs	r3, #20
 8001418:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800141a:	463b      	mov	r3, r7
 800141c:	2210      	movs	r2, #16
 800141e:	4619      	mov	r1, r3
 8001420:	4805      	ldr	r0, [pc, #20]	@ (8001438 <MX_DAC_Init+0x64>)
 8001422:	f005 fc48 	bl	8006cb6 <HAL_DAC_ConfigChannel>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_DAC_Init+0x5c>
  {
    Error_Handler();
 800142c:	f000 fb2e 	bl	8001a8c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000290 	.word	0x20000290
 800143c:	40007400 	.word	0x40007400

08001440 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 0310 	add.w	r3, r7, #16
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
  if(dacHandle->Instance==DAC)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a3c      	ldr	r2, [pc, #240]	@ (800154c <HAL_DAC_MspInit+0x10c>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d171      	bne.n	8001544 <HAL_DAC_MspInit+0x104>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001460:	4b3b      	ldr	r3, [pc, #236]	@ (8001550 <HAL_DAC_MspInit+0x110>)
 8001462:	69db      	ldr	r3, [r3, #28]
 8001464:	4a3a      	ldr	r2, [pc, #232]	@ (8001550 <HAL_DAC_MspInit+0x110>)
 8001466:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800146a:	61d3      	str	r3, [r2, #28]
 800146c:	4b38      	ldr	r3, [pc, #224]	@ (8001550 <HAL_DAC_MspInit+0x110>)
 800146e:	69db      	ldr	r3, [r3, #28]
 8001470:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001478:	4b35      	ldr	r3, [pc, #212]	@ (8001550 <HAL_DAC_MspInit+0x110>)
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	4a34      	ldr	r2, [pc, #208]	@ (8001550 <HAL_DAC_MspInit+0x110>)
 800147e:	f043 0304 	orr.w	r3, r3, #4
 8001482:	6193      	str	r3, [r2, #24]
 8001484:	4b32      	ldr	r3, [pc, #200]	@ (8001550 <HAL_DAC_MspInit+0x110>)
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001490:	2330      	movs	r3, #48	@ 0x30
 8001492:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001494:	2303      	movs	r3, #3
 8001496:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001498:	f107 0310 	add.w	r3, r7, #16
 800149c:	4619      	mov	r1, r3
 800149e:	482d      	ldr	r0, [pc, #180]	@ (8001554 <HAL_DAC_MspInit+0x114>)
 80014a0:	f006 f828 	bl	80074f4 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA2_Channel3;
 80014a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014a6:	4a2d      	ldr	r2, [pc, #180]	@ (800155c <HAL_DAC_MspInit+0x11c>)
 80014a8:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014ac:	2210      	movs	r2, #16
 80014ae:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b0:	4b29      	ldr	r3, [pc, #164]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80014b6:	4b28      	ldr	r3, [pc, #160]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014b8:	2280      	movs	r2, #128	@ 0x80
 80014ba:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014bc:	4b26      	ldr	r3, [pc, #152]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014c2:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014c4:	4b24      	ldr	r3, [pc, #144]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014ca:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80014cc:	4b22      	ldr	r3, [pc, #136]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014ce:	2220      	movs	r2, #32
 80014d0:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80014d2:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 80014d8:	481f      	ldr	r0, [pc, #124]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014da:	f005 fccb 	bl	8006e74 <HAL_DMA_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <HAL_DAC_MspInit+0xa8>
    {
      Error_Handler();
 80014e4:	f000 fad2 	bl	8001a8c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac_ch1);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001558 <HAL_DAC_MspInit+0x118>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA2_Channel4;
 80014f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 80014f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001564 <HAL_DAC_MspInit+0x124>)
 80014f8:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014fa:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 80014fc:	2210      	movs	r2, #16
 80014fe:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001500:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001506:	4b16      	ldr	r3, [pc, #88]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 8001508:	2280      	movs	r2, #128	@ 0x80
 800150a:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800150c:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 800150e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001512:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001514:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 8001516:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800151a:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 800151c:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 800151e:	2220      	movs	r2, #32
 8001520:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8001522:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 8001524:	2200      	movs	r2, #0
 8001526:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8001528:	480d      	ldr	r0, [pc, #52]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 800152a:	f005 fca3 	bl	8006e74 <HAL_DMA_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <HAL_DAC_MspInit+0xf8>
    {
      Error_Handler();
 8001534:	f000 faaa 	bl	8001a8c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac_ch2);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a09      	ldr	r2, [pc, #36]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	4a08      	ldr	r2, [pc, #32]	@ (8001560 <HAL_DAC_MspInit+0x120>)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001544:	bf00      	nop
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40007400 	.word	0x40007400
 8001550:	40021000 	.word	0x40021000
 8001554:	40010800 	.word	0x40010800
 8001558:	200002a4 	.word	0x200002a4
 800155c:	40020430 	.word	0x40020430
 8001560:	200002e8 	.word	0x200002e8
 8001564:	40020444 	.word	0x40020444

08001568 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800156e:	4b22      	ldr	r3, [pc, #136]	@ (80015f8 <MX_DMA_Init+0x90>)
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	4a21      	ldr	r2, [pc, #132]	@ (80015f8 <MX_DMA_Init+0x90>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6153      	str	r3, [r2, #20]
 800157a:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <MX_DMA_Init+0x90>)
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001586:	4b1c      	ldr	r3, [pc, #112]	@ (80015f8 <MX_DMA_Init+0x90>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	4a1b      	ldr	r2, [pc, #108]	@ (80015f8 <MX_DMA_Init+0x90>)
 800158c:	f043 0302 	orr.w	r3, r3, #2
 8001590:	6153      	str	r3, [r2, #20]
 8001592:	4b19      	ldr	r3, [pc, #100]	@ (80015f8 <MX_DMA_Init+0x90>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2105      	movs	r1, #5
 80015a2:	200b      	movs	r0, #11
 80015a4:	f005 fa6f 	bl	8006a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015a8:	200b      	movs	r0, #11
 80015aa:	f005 fa88 	bl	8006abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2105      	movs	r1, #5
 80015b2:	2010      	movs	r0, #16
 80015b4:	f005 fa67 	bl	8006a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80015b8:	2010      	movs	r0, #16
 80015ba:	f005 fa80 	bl	8006abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	2105      	movs	r1, #5
 80015c2:	2011      	movs	r0, #17
 80015c4:	f005 fa5f 	bl	8006a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80015c8:	2011      	movs	r0, #17
 80015ca:	f005 fa78 	bl	8006abe <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 5, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2105      	movs	r1, #5
 80015d2:	203a      	movs	r0, #58	@ 0x3a
 80015d4:	f005 fa57 	bl	8006a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80015d8:	203a      	movs	r0, #58	@ 0x3a
 80015da:	f005 fa70 	bl	8006abe <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 5, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2105      	movs	r1, #5
 80015e2:	203b      	movs	r0, #59	@ 0x3b
 80015e4:	f005 fa4f 	bl	8006a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 80015e8:	203b      	movs	r0, #59	@ 0x3b
 80015ea:	f005 fa68 	bl	8006abe <HAL_NVIC_EnableIRQ>

}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000

080015fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of myTimer01 */
  myTimer01Handle = osTimerNew(Callback01, osTimerPeriodic, NULL, &myTimer01_attributes);
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <MX_FREERTOS_Init+0x4c>)
 8001602:	2200      	movs	r2, #0
 8001604:	2101      	movs	r1, #1
 8001606:	4811      	ldr	r0, [pc, #68]	@ (800164c <MX_FREERTOS_Init+0x50>)
 8001608:	f008 fbfa 	bl	8009e00 <osTimerNew>
 800160c:	4603      	mov	r3, r0
 800160e:	4a10      	ldr	r2, [pc, #64]	@ (8001650 <MX_FREERTOS_Init+0x54>)
 8001610:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001612:	4a10      	ldr	r2, [pc, #64]	@ (8001654 <MX_FREERTOS_Init+0x58>)
 8001614:	2100      	movs	r1, #0
 8001616:	4810      	ldr	r0, [pc, #64]	@ (8001658 <MX_FREERTOS_Init+0x5c>)
 8001618:	f008 fb30 	bl	8009c7c <osThreadNew>
 800161c:	4603      	mov	r3, r0
 800161e:	4a0f      	ldr	r2, [pc, #60]	@ (800165c <MX_FREERTOS_Init+0x60>)
 8001620:	6013      	str	r3, [r2, #0]

  /* creation of sub_task */
  sub_taskHandle = osThreadNew(subTask, NULL, &sub_task_attributes);
 8001622:	4a0f      	ldr	r2, [pc, #60]	@ (8001660 <MX_FREERTOS_Init+0x64>)
 8001624:	2100      	movs	r1, #0
 8001626:	480f      	ldr	r0, [pc, #60]	@ (8001664 <MX_FREERTOS_Init+0x68>)
 8001628:	f008 fb28 	bl	8009c7c <osThreadNew>
 800162c:	4603      	mov	r3, r0
 800162e:	4a0e      	ldr	r2, [pc, #56]	@ (8001668 <MX_FREERTOS_Init+0x6c>)
 8001630:	6013      	str	r3, [r2, #0]

  /* creation of main_task */
  main_taskHandle = osThreadNew(mainTask, NULL, &main_task_attributes);
 8001632:	4a0e      	ldr	r2, [pc, #56]	@ (800166c <MX_FREERTOS_Init+0x70>)
 8001634:	2100      	movs	r1, #0
 8001636:	480e      	ldr	r0, [pc, #56]	@ (8001670 <MX_FREERTOS_Init+0x74>)
 8001638:	f008 fb20 	bl	8009c7c <osThreadNew>
 800163c:	4603      	mov	r3, r0
 800163e:	4a0d      	ldr	r2, [pc, #52]	@ (8001674 <MX_FREERTOS_Init+0x78>)
 8001640:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	0800f9a4 	.word	0x0800f9a4
 800164c:	08004ea1 	.word	0x08004ea1
 8001650:	20000338 	.word	0x20000338
 8001654:	0800f938 	.word	0x0800f938
 8001658:	08001679 	.word	0x08001679
 800165c:	2000032c 	.word	0x2000032c
 8001660:	0800f95c 	.word	0x0800f95c
 8001664:	08002151 	.word	0x08002151
 8001668:	20000330 	.word	0x20000330
 800166c:	0800f980 	.word	0x0800f980
 8001670:	08002641 	.word	0x08002641
 8001674:	20000334 	.word	0x20000334

08001678 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001680:	2001      	movs	r0, #1
 8001682:	f008 fb8d 	bl	8009da0 <osDelay>
 8001686:	e7fb      	b.n	8001680 <StartDefaultTask+0x8>

08001688 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	@ 0x28
 800168c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	f107 0318 	add.w	r3, r7, #24
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800169c:	4b4e      	ldr	r3, [pc, #312]	@ (80017d8 <MX_GPIO_Init+0x150>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a4d      	ldr	r2, [pc, #308]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b4b      	ldr	r3, [pc, #300]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b4:	4b48      	ldr	r3, [pc, #288]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	4a47      	ldr	r2, [pc, #284]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016ba:	f043 0310 	orr.w	r3, r3, #16
 80016be:	6193      	str	r3, [r2, #24]
 80016c0:	4b45      	ldr	r3, [pc, #276]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	f003 0310 	and.w	r3, r3, #16
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	4b42      	ldr	r3, [pc, #264]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	4a41      	ldr	r2, [pc, #260]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016d2:	f043 0304 	orr.w	r3, r3, #4
 80016d6:	6193      	str	r3, [r2, #24]
 80016d8:	4b3f      	ldr	r3, [pc, #252]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	4b3c      	ldr	r3, [pc, #240]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	4a3b      	ldr	r2, [pc, #236]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016ea:	f043 0308 	orr.w	r3, r3, #8
 80016ee:	6193      	str	r3, [r2, #24]
 80016f0:	4b39      	ldr	r3, [pc, #228]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	f003 0308 	and.w	r3, r3, #8
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016fc:	4b36      	ldr	r3, [pc, #216]	@ (80017d8 <MX_GPIO_Init+0x150>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	4a35      	ldr	r2, [pc, #212]	@ (80017d8 <MX_GPIO_Init+0x150>)
 8001702:	f043 0320 	orr.w	r3, r3, #32
 8001706:	6193      	str	r3, [r2, #24]
 8001708:	4b33      	ldr	r3, [pc, #204]	@ (80017d8 <MX_GPIO_Init+0x150>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	f003 0320 	and.w	r3, r3, #32
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FND3_CLK_Pin|LED_CLK_Pin|FND_nOE_Pin|OUT0_Pin
 8001714:	2200      	movs	r2, #0
 8001716:	f240 711f 	movw	r1, #1823	@ 0x71f
 800171a:	4830      	ldr	r0, [pc, #192]	@ (80017dc <MX_GPIO_Init+0x154>)
 800171c:	f006 f895 	bl	800784a <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT2_Pin|FND1_CLK_Pin|FND2_CLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001720:	2201      	movs	r2, #1
 8001722:	21ff      	movs	r1, #255	@ 0xff
 8001724:	482e      	ldr	r0, [pc, #184]	@ (80017e0 <MX_GPIO_Init+0x158>)
 8001726:	f006 f890 	bl	800784a <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : FND3_CLK_Pin LED_CLK_Pin FND_nOE_Pin OUT0_Pin
                           OUT1_Pin OUT2_Pin FND1_CLK_Pin FND2_CLK_Pin */
  GPIO_InitStruct.Pin = FND3_CLK_Pin|LED_CLK_Pin|FND_nOE_Pin|OUT0_Pin
 800172a:	f240 731f 	movw	r3, #1823	@ 0x71f
 800172e:	61bb      	str	r3, [r7, #24]
                          |OUT1_Pin|OUT2_Pin|FND1_CLK_Pin|FND2_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001730:	2301      	movs	r3, #1
 8001732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001738:	2302      	movs	r3, #2
 800173a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800173c:	f107 0318 	add.w	r3, r7, #24
 8001740:	4619      	mov	r1, r3
 8001742:	4826      	ldr	r0, [pc, #152]	@ (80017dc <MX_GPIO_Init+0x154>)
 8001744:	f005 fed6 	bl	80074f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_A_Pin ENC_B_Pin */
  GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8001748:	2303      	movs	r3, #3
 800174a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800174c:	4b25      	ldr	r3, [pc, #148]	@ (80017e4 <MX_GPIO_Init+0x15c>)
 800174e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001754:	f107 0318 	add.w	r3, r7, #24
 8001758:	4619      	mov	r1, r3
 800175a:	4823      	ldr	r0, [pc, #140]	@ (80017e8 <MX_GPIO_Init+0x160>)
 800175c:	f005 feca 	bl	80074f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_PB_Pin PB_MODE_Pin PB_SET_Pin */
  GPIO_InitStruct.Pin = ENC_PB_Pin|PB_MODE_Pin|PB_SET_Pin;
 8001760:	231c      	movs	r3, #28
 8001762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800176c:	f107 0318 	add.w	r3, r7, #24
 8001770:	4619      	mov	r1, r3
 8001772:	481d      	ldr	r0, [pc, #116]	@ (80017e8 <MX_GPIO_Init+0x160>)
 8001774:	f005 febe 	bl	80074f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN2_Pin IN0_Pin IN1_Pin */
  GPIO_InitStruct.Pin = IN2_Pin|IN0_Pin|IN1_Pin;
 8001778:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800177c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001786:	f107 0318 	add.w	r3, r7, #24
 800178a:	4619      	mov	r1, r3
 800178c:	4817      	ldr	r0, [pc, #92]	@ (80017ec <MX_GPIO_Init+0x164>)
 800178e:	f005 feb1 	bl	80074f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001792:	23ff      	movs	r3, #255	@ 0xff
 8001794:	61bb      	str	r3, [r7, #24]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001796:	2301      	movs	r3, #1
 8001798:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2302      	movs	r3, #2
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	4619      	mov	r1, r3
 80017a8:	480d      	ldr	r0, [pc, #52]	@ (80017e0 <MX_GPIO_Init+0x158>)
 80017aa:	f005 fea3 	bl	80074f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80017ae:	2200      	movs	r2, #0
 80017b0:	2105      	movs	r1, #5
 80017b2:	2006      	movs	r0, #6
 80017b4:	f005 f967 	bl	8006a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017b8:	2006      	movs	r0, #6
 80017ba:	f005 f980 	bl	8006abe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	2105      	movs	r1, #5
 80017c2:	2007      	movs	r0, #7
 80017c4:	f005 f95f 	bl	8006a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80017c8:	2007      	movs	r0, #7
 80017ca:	f005 f978 	bl	8006abe <HAL_NVIC_EnableIRQ>

}
 80017ce:	bf00      	nop
 80017d0:	3728      	adds	r7, #40	@ 0x28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40011800 	.word	0x40011800
 80017e0:	40011400 	.word	0x40011400
 80017e4:	10110000 	.word	0x10110000
 80017e8:	40011000 	.word	0x40011000
 80017ec:	40010c00 	.word	0x40010c00

080017f0 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017f4:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <MX_I2C1_Init+0x50>)
 80017f6:	4a13      	ldr	r2, [pc, #76]	@ (8001844 <MX_I2C1_Init+0x54>)
 80017f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017fa:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <MX_I2C1_Init+0x50>)
 80017fc:	4a12      	ldr	r2, [pc, #72]	@ (8001848 <MX_I2C1_Init+0x58>)
 80017fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001800:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <MX_I2C1_Init+0x50>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001806:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <MX_I2C1_Init+0x50>)
 8001808:	2200      	movs	r2, #0
 800180a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800180c:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <MX_I2C1_Init+0x50>)
 800180e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001812:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001814:	4b0a      	ldr	r3, [pc, #40]	@ (8001840 <MX_I2C1_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800181a:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <MX_I2C1_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001820:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <MX_I2C1_Init+0x50>)
 8001822:	2200      	movs	r2, #0
 8001824:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001826:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <MX_I2C1_Init+0x50>)
 8001828:	2200      	movs	r2, #0
 800182a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800182c:	4804      	ldr	r0, [pc, #16]	@ (8001840 <MX_I2C1_Init+0x50>)
 800182e:	f006 f83d 	bl	80078ac <HAL_I2C_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001838:	f000 f928 	bl	8001a8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}
 8001840:	2000033c 	.word	0x2000033c
 8001844:	40005400 	.word	0x40005400
 8001848:	000186a0 	.word	0x000186a0

0800184c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b088      	sub	sp, #32
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a3b      	ldr	r2, [pc, #236]	@ (8001954 <HAL_I2C_MspInit+0x108>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d16f      	bne.n	800194c <HAL_I2C_MspInit+0x100>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186c:	4b3a      	ldr	r3, [pc, #232]	@ (8001958 <HAL_I2C_MspInit+0x10c>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a39      	ldr	r2, [pc, #228]	@ (8001958 <HAL_I2C_MspInit+0x10c>)
 8001872:	f043 0308 	orr.w	r3, r3, #8
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b37      	ldr	r3, [pc, #220]	@ (8001958 <HAL_I2C_MspInit+0x10c>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f003 0308 	and.w	r3, r3, #8
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001884:	23c0      	movs	r3, #192	@ 0xc0
 8001886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001888:	2312      	movs	r3, #18
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800188c:	2303      	movs	r3, #3
 800188e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001890:	f107 0310 	add.w	r3, r7, #16
 8001894:	4619      	mov	r1, r3
 8001896:	4831      	ldr	r0, [pc, #196]	@ (800195c <HAL_I2C_MspInit+0x110>)
 8001898:	f005 fe2c 	bl	80074f4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800189c:	4b2e      	ldr	r3, [pc, #184]	@ (8001958 <HAL_I2C_MspInit+0x10c>)
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001958 <HAL_I2C_MspInit+0x10c>)
 80018a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018a6:	61d3      	str	r3, [r2, #28]
 80018a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001958 <HAL_I2C_MspInit+0x10c>)
 80018aa:	69db      	ldr	r3, [r3, #28]
 80018ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80018b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018b6:	4a2b      	ldr	r2, [pc, #172]	@ (8001964 <HAL_I2C_MspInit+0x118>)
 80018b8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ba:	4b29      	ldr	r3, [pc, #164]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018bc:	2200      	movs	r2, #0
 80018be:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c0:	4b27      	ldr	r3, [pc, #156]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018c6:	4b26      	ldr	r3, [pc, #152]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018c8:	2280      	movs	r2, #128	@ 0x80
 80018ca:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018cc:	4b24      	ldr	r3, [pc, #144]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018d2:	4b23      	ldr	r3, [pc, #140]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80018d8:	4b21      	ldr	r3, [pc, #132]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018da:	2200      	movs	r2, #0
 80018dc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018de:	4b20      	ldr	r3, [pc, #128]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80018e4:	481e      	ldr	r0, [pc, #120]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018e6:	f005 fac5 	bl	8006e74 <HAL_DMA_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80018f0:	f000 f8cc 	bl	8001a8c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a1a      	ldr	r2, [pc, #104]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018f8:	639a      	str	r2, [r3, #56]	@ 0x38
 80018fa:	4a19      	ldr	r2, [pc, #100]	@ (8001960 <HAL_I2C_MspInit+0x114>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001900:	4b19      	ldr	r3, [pc, #100]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001902:	4a1a      	ldr	r2, [pc, #104]	@ (800196c <HAL_I2C_MspInit+0x120>)
 8001904:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001906:	4b18      	ldr	r3, [pc, #96]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001908:	2210      	movs	r2, #16
 800190a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800190c:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001912:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001914:	2280      	movs	r2, #128	@ 0x80
 8001916:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001918:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 800191a:	2200      	movs	r2, #0
 800191c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800191e:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001920:	2200      	movs	r2, #0
 8001922:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001924:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001926:	2200      	movs	r2, #0
 8001928:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800192a:	4b0f      	ldr	r3, [pc, #60]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 800192c:	2200      	movs	r2, #0
 800192e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001930:	480d      	ldr	r0, [pc, #52]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001932:	f005 fa9f 	bl	8006e74 <HAL_DMA_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 800193c:	f000 f8a6 	bl	8001a8c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a09      	ldr	r2, [pc, #36]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001944:	635a      	str	r2, [r3, #52]	@ 0x34
 8001946:	4a08      	ldr	r2, [pc, #32]	@ (8001968 <HAL_I2C_MspInit+0x11c>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800194c:	bf00      	nop
 800194e:	3720      	adds	r7, #32
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40005400 	.word	0x40005400
 8001958:	40021000 	.word	0x40021000
 800195c:	40010c00 	.word	0x40010c00
 8001960:	20000390 	.word	0x20000390
 8001964:	40020080 	.word	0x40020080
 8001968:	200003d4 	.word	0x200003d4
 800196c:	4002006c 	.word	0x4002006c

08001970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001974:	f004 fbc2 	bl	80060fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001978:	f000 f818 	bl	80019ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800197c:	f7ff fe84 	bl	8001688 <MX_GPIO_Init>
  MX_DMA_Init();
 8001980:	f7ff fdf2 	bl	8001568 <MX_DMA_Init>
  MX_ADC1_Init();
 8001984:	f7ff fc54 	bl	8001230 <MX_ADC1_Init>
  MX_DAC_Init();
 8001988:	f7ff fd24 	bl	80013d4 <MX_DAC_Init>
  MX_I2C1_Init();
 800198c:	f7ff ff30 	bl	80017f0 <MX_I2C1_Init>
  MX_UART4_Init();
 8001990:	f000 fb40 	bl	8002014 <MX_UART4_Init>
  MX_TIM6_Init();
 8001994:	f000 fa90 	bl	8001eb8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001998:	f000 fac4 	bl	8001f24 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800199c:	f008 f926 	bl	8009bec <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80019a0:	f7ff fe2c 	bl	80015fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80019a4:	f008 f944 	bl	8009c30 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <main+0x38>

080019ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b096      	sub	sp, #88	@ 0x58
 80019b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019b6:	2228      	movs	r2, #40	@ 0x28
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f00b fe82 	bl	800d6c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c0:	f107 031c 	add.w	r3, r7, #28
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	605a      	str	r2, [r3, #4]
 80019d8:	609a      	str	r2, [r3, #8]
 80019da:	60da      	str	r2, [r3, #12]
 80019dc:	611a      	str	r2, [r3, #16]
 80019de:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019e0:	2301      	movs	r3, #1
 80019e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019e4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80019e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80019ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019f0:	2301      	movs	r3, #1
 80019f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f4:	2302      	movs	r3, #2
 80019f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019fc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80019fe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a02:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a04:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f006 ffb5 	bl	8008978 <HAL_RCC_OscConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001a14:	f000 f83a 	bl	8001a8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a18:	230f      	movs	r3, #15
 8001a1a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	2102      	movs	r1, #2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f007 fa21 	bl	8008e7c <HAL_RCC_ClockConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a40:	f000 f824 	bl	8001a8c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a44:	2302      	movs	r3, #2
 8001a46:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001a48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a4c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a4e:	1d3b      	adds	r3, r7, #4
 8001a50:	4618      	mov	r0, r3
 8001a52:	f007 fbd3 	bl	80091fc <HAL_RCCEx_PeriphCLKConfig>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001a5c:	f000 f816 	bl	8001a8c <Error_Handler>
  }
}
 8001a60:	bf00      	nop
 8001a62:	3758      	adds	r7, #88	@ 0x58
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a04      	ldr	r2, [pc, #16]	@ (8001a88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d101      	bne.n	8001a7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a7a:	f004 fb55 	bl	8006128 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40012c00 	.word	0x40012c00

08001a8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a90:	b672      	cpsid	i
}
 8001a92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <Error_Handler+0x8>

08001a98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a9e:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <HAL_MspInit+0x68>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	4a17      	ldr	r2, [pc, #92]	@ (8001b00 <HAL_MspInit+0x68>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	6193      	str	r3, [r2, #24]
 8001aaa:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <HAL_MspInit+0x68>)
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <HAL_MspInit+0x68>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	4a11      	ldr	r2, [pc, #68]	@ (8001b00 <HAL_MspInit+0x68>)
 8001abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ac0:	61d3      	str	r3, [r2, #28]
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <HAL_MspInit+0x68>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	210f      	movs	r1, #15
 8001ad2:	f06f 0001 	mvn.w	r0, #1
 8001ad6:	f004 ffd6 	bl	8006a86 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ada:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_MspInit+0x6c>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <HAL_MspInit+0x6c>)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40021000 	.word	0x40021000
 8001b04:	40010000 	.word	0x40010000

08001b08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08c      	sub	sp, #48	@ 0x30
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd8 <HAL_InitTick+0xd0>)
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	4a2d      	ldr	r2, [pc, #180]	@ (8001bd8 <HAL_InitTick+0xd0>)
 8001b24:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b28:	6193      	str	r3, [r2, #24]
 8001b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd8 <HAL_InitTick+0xd0>)
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b36:	f107 020c 	add.w	r2, r7, #12
 8001b3a:	f107 0310 	add.w	r3, r7, #16
 8001b3e:	4611      	mov	r1, r2
 8001b40:	4618      	mov	r0, r3
 8001b42:	f007 fb0d 	bl	8009160 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b46:	f007 faf7 	bl	8009138 <HAL_RCC_GetPCLK2Freq>
 8001b4a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b4e:	4a23      	ldr	r2, [pc, #140]	@ (8001bdc <HAL_InitTick+0xd4>)
 8001b50:	fba2 2303 	umull	r2, r3, r2, r3
 8001b54:	0c9b      	lsrs	r3, r3, #18
 8001b56:	3b01      	subs	r3, #1
 8001b58:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b5a:	4b21      	ldr	r3, [pc, #132]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b5c:	4a21      	ldr	r2, [pc, #132]	@ (8001be4 <HAL_InitTick+0xdc>)
 8001b5e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001b60:	4b1f      	ldr	r3, [pc, #124]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b62:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b66:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b68:	4a1d      	ldr	r2, [pc, #116]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b74:	4b1a      	ldr	r3, [pc, #104]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7a:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001b80:	4817      	ldr	r0, [pc, #92]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b82:	f007 fbf1 	bl	8009368 <HAL_TIM_Base_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001b8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d11b      	bne.n	8001bcc <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001b94:	4812      	ldr	r0, [pc, #72]	@ (8001be0 <HAL_InitTick+0xd8>)
 8001b96:	f007 fc8f 	bl	80094b8 <HAL_TIM_Base_Start_IT>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001ba0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d111      	bne.n	8001bcc <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001ba8:	2019      	movs	r0, #25
 8001baa:	f004 ff88 	bl	8006abe <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b0f      	cmp	r3, #15
 8001bb2:	d808      	bhi.n	8001bc6 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	2019      	movs	r0, #25
 8001bba:	f004 ff64 	bl	8006a86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001be8 <HAL_InitTick+0xe0>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	e002      	b.n	8001bcc <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001bcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3730      	adds	r7, #48	@ 0x30
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	431bde83 	.word	0x431bde83
 8001be0:	20000418 	.word	0x20000418
 8001be4:	40012c00 	.word	0x40012c00
 8001be8:	20000028 	.word	0x20000028

08001bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <NMI_Handler+0x4>

08001bf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <HardFault_Handler+0x4>

08001bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <MemManage_Handler+0x4>

08001c04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <BusFault_Handler+0x4>

08001c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <UsageFault_Handler+0x4>

08001c14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_A_Pin);
 8001c24:	2001      	movs	r0, #1
 8001c26:	f005 fe29 	bl	800787c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_B_Pin);
 8001c32:	2002      	movs	r0, #2
 8001c34:	f005 fe22 	bl	800787c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c40:	4802      	ldr	r0, [pc, #8]	@ (8001c4c <DMA1_Channel1_IRQHandler+0x10>)
 8001c42:	f005 f9ed 	bl	8007020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	2000024c 	.word	0x2000024c

08001c50 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001c54:	4802      	ldr	r0, [pc, #8]	@ (8001c60 <DMA1_Channel6_IRQHandler+0x10>)
 8001c56:	f005 f9e3 	bl	8007020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200003d4 	.word	0x200003d4

08001c64 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001c68:	4802      	ldr	r0, [pc, #8]	@ (8001c74 <DMA1_Channel7_IRQHandler+0x10>)
 8001c6a:	f005 f9d9 	bl	8007020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000390 	.word	0x20000390

08001c78 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c7c:	4802      	ldr	r0, [pc, #8]	@ (8001c88 <TIM1_UP_IRQHandler+0x10>)
 8001c7e:	f007 fc7b 	bl	8009578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000418 	.word	0x20000418

08001c8c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c90:	4802      	ldr	r0, [pc, #8]	@ (8001c9c <TIM6_IRQHandler+0x10>)
 8001c92:	f007 fc71 	bl	8009578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000464 	.word	0x20000464

08001ca0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001ca4:	4802      	ldr	r0, [pc, #8]	@ (8001cb0 <TIM7_IRQHandler+0x10>)
 8001ca6:	f007 fc67 	bl	8009578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200004ac 	.word	0x200004ac

08001cb4 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8001cb8:	4802      	ldr	r0, [pc, #8]	@ (8001cc4 <DMA2_Channel3_IRQHandler+0x10>)
 8001cba:	f005 f9b1 	bl	8007020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200002a4 	.word	0x200002a4

08001cc8 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <DMA2_Channel4_5_IRQHandler+0x10>)
 8001cce:	f005 f9a7 	bl	8007020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200002e8 	.word	0x200002e8

08001cdc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001ce4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001ce8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d013      	beq.n	8001d1c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001cf4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001cf8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001cfc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d00b      	beq.n	8001d1c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001d04:	e000      	b.n	8001d08 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001d06:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001d08:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0f9      	beq.n	8001d06 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001d12:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return 1;
 8001d2c:	2301      	movs	r3, #1
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr

08001d36 <_kill>:

int _kill(int pid, int sig)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d40:	f00b fd26 	bl	800d790 <__errno>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2216      	movs	r2, #22
 8001d48:	601a      	str	r2, [r3, #0]
  return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <_exit>:

void _exit (int status)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d5e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff ffe7 	bl	8001d36 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <_exit+0x12>

08001d6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	e00a      	b.n	8001d94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d7e:	f3af 8000 	nop.w
 8001d82:	4601      	mov	r1, r0
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	60ba      	str	r2, [r7, #8]
 8001d8a:	b2ca      	uxtb	r2, r1
 8001d8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	3301      	adds	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	dbf0      	blt.n	8001d7e <_read+0x12>
  }

  return len;
 8001d9c:	687b      	ldr	r3, [r7, #4]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b086      	sub	sp, #24
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	e009      	b.n	8001dcc <_write+0x26>
  {
    //__io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	1c5a      	adds	r2, r3, #1
 8001dbc:	60ba      	str	r2, [r7, #8]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff8b 	bl	8001cdc <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	dbf1      	blt.n	8001db8 <_write+0x12>
  }
  return len;
 8001dd4:	687b      	ldr	r3, [r7, #4]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <_close>:

int _close(int file)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e04:	605a      	str	r2, [r3, #4]
  return 0;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr

08001e12 <_isatty>:

int _isatty(int file)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr

08001e26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b085      	sub	sp, #20
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
	...

08001e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e48:	4a14      	ldr	r2, [pc, #80]	@ (8001e9c <_sbrk+0x5c>)
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <_sbrk+0x60>)
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e54:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <_sbrk+0x64>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <_sbrk+0x64>)
 8001e5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ea8 <_sbrk+0x68>)
 8001e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e62:	4b10      	ldr	r3, [pc, #64]	@ (8001ea4 <_sbrk+0x64>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4413      	add	r3, r2
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d207      	bcs.n	8001e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e70:	f00b fc8e 	bl	800d790 <__errno>
 8001e74:	4603      	mov	r3, r0
 8001e76:	220c      	movs	r2, #12
 8001e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7e:	e009      	b.n	8001e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e80:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <_sbrk+0x64>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <_sbrk+0x64>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ea4 <_sbrk+0x64>)
 8001e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e92:	68fb      	ldr	r3, [r7, #12]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20010000 	.word	0x20010000
 8001ea0:	00000400 	.word	0x00000400
 8001ea4:	20000460 	.word	0x20000460
 8001ea8:	20002498 	.word	0x20002498

08001eac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ec6:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <MX_TIM6_Init+0x64>)
 8001ec8:	4a15      	ldr	r2, [pc, #84]	@ (8001f20 <MX_TIM6_Init+0x68>)
 8001eca:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200 - 1;
 8001ecc:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <MX_TIM6_Init+0x64>)
 8001ece:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001ed2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed4:	4b11      	ldr	r3, [pc, #68]	@ (8001f1c <MX_TIM6_Init+0x64>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100- 1;
 8001eda:	4b10      	ldr	r3, [pc, #64]	@ (8001f1c <MX_TIM6_Init+0x64>)
 8001edc:	2263      	movs	r2, #99	@ 0x63
 8001ede:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <MX_TIM6_Init+0x64>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ee6:	480d      	ldr	r0, [pc, #52]	@ (8001f1c <MX_TIM6_Init+0x64>)
 8001ee8:	f007 fa3e 	bl	8009368 <HAL_TIM_Base_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001ef2:	f7ff fdcb 	bl	8001a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001efe:	463b      	mov	r3, r7
 8001f00:	4619      	mov	r1, r3
 8001f02:	4806      	ldr	r0, [pc, #24]	@ (8001f1c <MX_TIM6_Init+0x64>)
 8001f04:	f007 fcd2 	bl	80098ac <HAL_TIMEx_MasterConfigSynchronization>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001f0e:	f7ff fdbd 	bl	8001a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000464 	.word	0x20000464
 8001f20:	40001000 	.word	0x40001000

08001f24 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <MX_TIM7_Init+0x64>)
 8001f34:	4a15      	ldr	r2, [pc, #84]	@ (8001f8c <MX_TIM7_Init+0x68>)
 8001f36:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7200-1;
 8001f38:	4b13      	ldr	r3, [pc, #76]	@ (8001f88 <MX_TIM7_Init+0x64>)
 8001f3a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001f3e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f40:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <MX_TIM7_Init+0x64>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100-1 ;
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <MX_TIM7_Init+0x64>)
 8001f48:	2263      	movs	r2, #99	@ 0x63
 8001f4a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <MX_TIM7_Init+0x64>)
 8001f4e:	2280      	movs	r2, #128	@ 0x80
 8001f50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001f52:	480d      	ldr	r0, [pc, #52]	@ (8001f88 <MX_TIM7_Init+0x64>)
 8001f54:	f007 fa08 	bl	8009368 <HAL_TIM_Base_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001f5e:	f7ff fd95 	bl	8001a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f62:	2320      	movs	r3, #32
 8001f64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001f6a:	463b      	mov	r3, r7
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4806      	ldr	r0, [pc, #24]	@ (8001f88 <MX_TIM7_Init+0x64>)
 8001f70:	f007 fc9c 	bl	80098ac <HAL_TIMEx_MasterConfigSynchronization>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001f7a:	f7ff fd87 	bl	8001a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200004ac 	.word	0x200004ac
 8001f8c:	40001400 	.word	0x40001400

08001f90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8002008 <HAL_TIM_Base_MspInit+0x78>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d114      	bne.n	8001fcc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800200c <HAL_TIM_Base_MspInit+0x7c>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	4a19      	ldr	r2, [pc, #100]	@ (800200c <HAL_TIM_Base_MspInit+0x7c>)
 8001fa8:	f043 0310 	orr.w	r3, r3, #16
 8001fac:	61d3      	str	r3, [r2, #28]
 8001fae:	4b17      	ldr	r3, [pc, #92]	@ (800200c <HAL_TIM_Base_MspInit+0x7c>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f003 0310 	and.w	r3, r3, #16
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 5, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2105      	movs	r1, #5
 8001fbe:	2036      	movs	r0, #54	@ 0x36
 8001fc0:	f004 fd61 	bl	8006a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001fc4:	2036      	movs	r0, #54	@ 0x36
 8001fc6:	f004 fd7a 	bl	8006abe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001fca:	e018      	b.n	8001ffe <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8002010 <HAL_TIM_Base_MspInit+0x80>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d113      	bne.n	8001ffe <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800200c <HAL_TIM_Base_MspInit+0x7c>)
 8001fd8:	69db      	ldr	r3, [r3, #28]
 8001fda:	4a0c      	ldr	r2, [pc, #48]	@ (800200c <HAL_TIM_Base_MspInit+0x7c>)
 8001fdc:	f043 0320 	orr.w	r3, r3, #32
 8001fe0:	61d3      	str	r3, [r2, #28]
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <HAL_TIM_Base_MspInit+0x7c>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	f003 0320 	and.w	r3, r3, #32
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	2037      	movs	r0, #55	@ 0x37
 8001ff4:	f004 fd47 	bl	8006a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001ff8:	2037      	movs	r0, #55	@ 0x37
 8001ffa:	f004 fd60 	bl	8006abe <HAL_NVIC_EnableIRQ>
}
 8001ffe:	bf00      	nop
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40001000 	.word	0x40001000
 800200c:	40021000 	.word	0x40021000
 8002010:	40001400 	.word	0x40001400

08002014 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002018:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <MX_UART4_Init+0x4c>)
 800201a:	4a12      	ldr	r2, [pc, #72]	@ (8002064 <MX_UART4_Init+0x50>)
 800201c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <MX_UART4_Init+0x4c>)
 8002020:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002024:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002026:	4b0e      	ldr	r3, [pc, #56]	@ (8002060 <MX_UART4_Init+0x4c>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800202c:	4b0c      	ldr	r3, [pc, #48]	@ (8002060 <MX_UART4_Init+0x4c>)
 800202e:	2200      	movs	r2, #0
 8002030:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002032:	4b0b      	ldr	r3, [pc, #44]	@ (8002060 <MX_UART4_Init+0x4c>)
 8002034:	2200      	movs	r2, #0
 8002036:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002038:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <MX_UART4_Init+0x4c>)
 800203a:	220c      	movs	r2, #12
 800203c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800203e:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <MX_UART4_Init+0x4c>)
 8002040:	2200      	movs	r2, #0
 8002042:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002044:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <MX_UART4_Init+0x4c>)
 8002046:	2200      	movs	r2, #0
 8002048:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800204a:	4805      	ldr	r0, [pc, #20]	@ (8002060 <MX_UART4_Init+0x4c>)
 800204c:	f007 fcac 	bl	80099a8 <HAL_UART_Init>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002056:	f7ff fd19 	bl	8001a8c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200004f4 	.word	0x200004f4
 8002064:	40004c00 	.word	0x40004c00

08002068 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 0310 	add.w	r3, r7, #16
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a1c      	ldr	r2, [pc, #112]	@ (80020f4 <HAL_UART_MspInit+0x8c>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d131      	bne.n	80020ec <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002088:	4b1b      	ldr	r3, [pc, #108]	@ (80020f8 <HAL_UART_MspInit+0x90>)
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	4a1a      	ldr	r2, [pc, #104]	@ (80020f8 <HAL_UART_MspInit+0x90>)
 800208e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002092:	61d3      	str	r3, [r2, #28]
 8002094:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <HAL_UART_MspInit+0x90>)
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a0:	4b15      	ldr	r3, [pc, #84]	@ (80020f8 <HAL_UART_MspInit+0x90>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	4a14      	ldr	r2, [pc, #80]	@ (80020f8 <HAL_UART_MspInit+0x90>)
 80020a6:	f043 0310 	orr.w	r3, r3, #16
 80020aa:	6193      	str	r3, [r2, #24]
 80020ac:	4b12      	ldr	r3, [pc, #72]	@ (80020f8 <HAL_UART_MspInit+0x90>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	f003 0310 	and.w	r3, r3, #16
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020c2:	2303      	movs	r3, #3
 80020c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020c6:	f107 0310 	add.w	r3, r7, #16
 80020ca:	4619      	mov	r1, r3
 80020cc:	480b      	ldr	r0, [pc, #44]	@ (80020fc <HAL_UART_MspInit+0x94>)
 80020ce:	f005 fa11 	bl	80074f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80020d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e0:	f107 0310 	add.w	r3, r7, #16
 80020e4:	4619      	mov	r1, r3
 80020e6:	4805      	ldr	r0, [pc, #20]	@ (80020fc <HAL_UART_MspInit+0x94>)
 80020e8:	f005 fa04 	bl	80074f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80020ec:	bf00      	nop
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40004c00 	.word	0x40004c00
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40011000 	.word	0x40011000

08002100 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002100:	f7ff fed4 	bl	8001eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002104:	480b      	ldr	r0, [pc, #44]	@ (8002134 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002106:	490c      	ldr	r1, [pc, #48]	@ (8002138 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002108:	4a0c      	ldr	r2, [pc, #48]	@ (800213c <LoopFillZerobss+0x16>)
  movs r3, #0
 800210a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800210c:	e002      	b.n	8002114 <LoopCopyDataInit>

0800210e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800210e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002112:	3304      	adds	r3, #4

08002114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002118:	d3f9      	bcc.n	800210e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800211a:	4a09      	ldr	r2, [pc, #36]	@ (8002140 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800211c:	4c09      	ldr	r4, [pc, #36]	@ (8002144 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002120:	e001      	b.n	8002126 <LoopFillZerobss>

08002122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002124:	3204      	adds	r2, #4

08002126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002128:	d3fb      	bcc.n	8002122 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800212a:	f00b fb37 	bl	800d79c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800212e:	f7ff fc1f 	bl	8001970 <main>
  bx lr
 8002132:	4770      	bx	lr
  ldr r0, =_sdata
 8002134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002138:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 800213c:	0800fd60 	.word	0x0800fd60
  ldr r2, =_sbss
 8002140:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002144:	20002494 	.word	0x20002494

08002148 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002148:	e7fe      	b.n	8002148 <ADC1_2_IRQHandler>
 800214a:	0000      	movs	r0, r0
 800214c:	0000      	movs	r0, r0
	...

08002150 <subTask>:
float alpha = 0.1f;             // 필터 계수 0.01 ~ 0.1: 부드럽지만 반응 느림 (노이즈 제거에 강함)
float filtered = 0.0f;          // 초기 필터 출력값 반응 빠름, 노이즈도 함께 전달됨
float lpf(float input, float prev_output, float alpha);

void subTask(void *argument)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	@ 0x28
 8002154:	af02      	add	r7, sp, #8
 8002156:	6078      	str	r0, [r7, #4]
	volatile uint32_t averageAdValue1=0;
 8002158:	2300      	movs	r3, #0
 800215a:	613b      	str	r3, [r7, #16]
	volatile uint8_t averageCounter=0;
 800215c:	2300      	movs	r3, #0
 800215e:	73fb      	strb	r3, [r7, #15]
	float controloutput=0;
 8002160:	f04f 0300 	mov.w	r3, #0
 8002164:	61bb      	str	r3, [r7, #24]
	float offsetVal=0;
 8002166:	f04f 0300 	mov.w	r3, #0
 800216a:	61fb      	str	r3, [r7, #28]
	osDelay(2500);  //2.5sec
 800216c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8002170:	f007 fe16 	bl	8009da0 <osDelay>
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adcVal,4);
 8002174:	2204      	movs	r2, #4
 8002176:	49a6      	ldr	r1, [pc, #664]	@ (8002410 <subTask+0x2c0>)
 8002178:	48a6      	ldr	r0, [pc, #664]	@ (8002414 <subTask+0x2c4>)
 800217a:	f004 f8db 	bl	8006334 <HAL_ADC_Start_DMA>

	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)&dacVal[0], 1, DAC_ALIGN_12B_R);
 800217e:	2300      	movs	r3, #0
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	2301      	movs	r3, #1
 8002184:	4aa4      	ldr	r2, [pc, #656]	@ (8002418 <subTask+0x2c8>)
 8002186:	2100      	movs	r1, #0
 8002188:	48a4      	ldr	r0, [pc, #656]	@ (800241c <subTask+0x2cc>)
 800218a:	f004 fcc9 	bl	8006b20 <HAL_DAC_Start_DMA>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)&dacVal[1], 1, DAC_ALIGN_12B_R);
 800218e:	2300      	movs	r3, #0
 8002190:	9300      	str	r3, [sp, #0]
 8002192:	2301      	movs	r3, #1
 8002194:	4aa2      	ldr	r2, [pc, #648]	@ (8002420 <subTask+0x2d0>)
 8002196:	2110      	movs	r1, #16
 8002198:	48a0      	ldr	r0, [pc, #640]	@ (800241c <subTask+0x2cc>)
 800219a:	f004 fcc1 	bl	8006b20 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim6);
 800219e:	48a1      	ldr	r0, [pc, #644]	@ (8002424 <subTask+0x2d4>)
 80021a0:	f007 f932 	bl	8009408 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 80021a4:	48a0      	ldr	r0, [pc, #640]	@ (8002428 <subTask+0x2d8>)
 80021a6:	f007 f92f 	bl	8009408 <HAL_TIM_Base_Start>

	printf("github test");
 80021aa:	48a0      	ldr	r0, [pc, #640]	@ (800242c <subTask+0x2dc>)
 80021ac:	f00b f920 	bl	800d3f0 <iprintf>
	for(;;)
	{
		uint16_t compVal1;
		uint16_t compVal2;
		if (IsRunMode == RUN){
 80021b0:	4b9f      	ldr	r3, [pc, #636]	@ (8002430 <subTask+0x2e0>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f040 821c 	bne.w	80025f2 <subTask+0x4a2>
			if(GetInput(MULTI_TENSION2) == GPIO_PIN_SET){
 80021ba:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80021be:	f003 fdef 	bl	8005da0 <GetInput>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	f040 809b 	bne.w	8002300 <subTask+0x1b0>
				//FndDisplay(StepTension,1);
				//DacValue =(StepTension*4096)/24;
				//printf(" MULTI_TENSION2 K_max=%f\r\n",K_max);
				if(averageCounter<8){
 80021ca:	7bfb      	ldrb	r3, [r7, #15]
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b07      	cmp	r3, #7
 80021d0:	d806      	bhi.n	80021e0 <subTask+0x90>
					averageAdValue1 += adcVal[1]; //ad��ȯ
 80021d2:	4b8f      	ldr	r3, [pc, #572]	@ (8002410 <subTask+0x2c0>)
 80021d4:	885b      	ldrh	r3, [r3, #2]
 80021d6:	461a      	mov	r2, r3
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	4413      	add	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	e089      	b.n	80022f4 <subTask+0x1a4>
				}else{
					ConvCalBreakVoltage = averageAdValue1/8;//3.3/4095=0.000805
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	08db      	lsrs	r3, r3, #3
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7fe fde5 	bl	8000db4 <__aeabi_ui2f>
 80021ea:	4603      	mov	r3, r0
 80021ec:	4a91      	ldr	r2, [pc, #580]	@ (8002434 <subTask+0x2e4>)
 80021ee:	6013      	str	r3, [r2, #0]
					averageAdValue1 = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]
					averageCounter  = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	73fb      	strb	r3, [r7, #15]
					refVoltage=ConvCalBreakVoltage *0.00854f;
 80021f8:	4b8e      	ldr	r3, [pc, #568]	@ (8002434 <subTask+0x2e4>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	498e      	ldr	r1, [pc, #568]	@ (8002438 <subTask+0x2e8>)
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fe30 	bl	8000e64 <__aeabi_fmul>
 8002204:	4603      	mov	r3, r0
 8002206:	461a      	mov	r2, r3
 8002208:	4b8c      	ldr	r3, [pc, #560]	@ (800243c <subTask+0x2ec>)
 800220a:	601a      	str	r2, [r3, #0]
					compVal1 = refVoltage*10;
 800220c:	4b8b      	ldr	r3, [pc, #556]	@ (800243c <subTask+0x2ec>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	498b      	ldr	r1, [pc, #556]	@ (8002440 <subTask+0x2f0>)
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe fe26 	bl	8000e64 <__aeabi_fmul>
 8002218:	4603      	mov	r3, r0
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe ffe8 	bl	80011f0 <__aeabi_f2uiz>
 8002220:	4603      	mov	r3, r0
 8002222:	82fb      	strh	r3, [r7, #22]
					compVal2 = K_max*10;
 8002224:	4b87      	ldr	r3, [pc, #540]	@ (8002444 <subTask+0x2f4>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4985      	ldr	r1, [pc, #532]	@ (8002440 <subTask+0x2f0>)
 800222a:	4618      	mov	r0, r3
 800222c:	f7fe fe1a 	bl	8000e64 <__aeabi_fmul>
 8002230:	4603      	mov	r3, r0
 8002232:	4618      	mov	r0, r3
 8002234:	f7fe ffdc 	bl	80011f0 <__aeabi_f2uiz>
 8002238:	4603      	mov	r3, r0
 800223a:	82bb      	strh	r3, [r7, #20]

					if(compVal1 > compVal2){
 800223c:	8afa      	ldrh	r2, [r7, #22]
 800223e:	8abb      	ldrh	r3, [r7, #20]
 8002240:	429a      	cmp	r2, r3
 8002242:	d915      	bls.n	8002270 <subTask+0x120>
						if(compVal1 != (compVal2+1))offsetVal -= 0.1;
 8002244:	8afa      	ldrh	r2, [r7, #22]
 8002246:	8abb      	ldrh	r3, [r7, #20]
 8002248:	3301      	adds	r3, #1
 800224a:	429a      	cmp	r2, r3
 800224c:	d029      	beq.n	80022a2 <subTask+0x152>
 800224e:	69f8      	ldr	r0, [r7, #28]
 8002250:	f7fe f95a 	bl	8000508 <__aeabi_f2d>
 8002254:	a36a      	add	r3, pc, #424	@ (adr r3, 8002400 <subTask+0x2b0>)
 8002256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800225a:	f7fd fff5 	bl	8000248 <__aeabi_dsub>
 800225e:	4602      	mov	r2, r0
 8002260:	460b      	mov	r3, r1
 8002262:	4610      	mov	r0, r2
 8002264:	4619      	mov	r1, r3
 8002266:	f7fe fc9f 	bl	8000ba8 <__aeabi_d2f>
 800226a:	4603      	mov	r3, r0
 800226c:	61fb      	str	r3, [r7, #28]
 800226e:	e018      	b.n	80022a2 <subTask+0x152>
					}else if(compVal1 < compVal2){
 8002270:	8afa      	ldrh	r2, [r7, #22]
 8002272:	8abb      	ldrh	r3, [r7, #20]
 8002274:	429a      	cmp	r2, r3
 8002276:	d214      	bcs.n	80022a2 <subTask+0x152>
						if(compVal1 != (compVal2-1))offsetVal += 0.1;
 8002278:	8afa      	ldrh	r2, [r7, #22]
 800227a:	8abb      	ldrh	r3, [r7, #20]
 800227c:	3b01      	subs	r3, #1
 800227e:	429a      	cmp	r2, r3
 8002280:	d00f      	beq.n	80022a2 <subTask+0x152>
 8002282:	69f8      	ldr	r0, [r7, #28]
 8002284:	f7fe f940 	bl	8000508 <__aeabi_f2d>
 8002288:	a35d      	add	r3, pc, #372	@ (adr r3, 8002400 <subTask+0x2b0>)
 800228a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800228e:	f7fd ffdd 	bl	800024c <__adddf3>
 8002292:	4602      	mov	r2, r0
 8002294:	460b      	mov	r3, r1
 8002296:	4610      	mov	r0, r2
 8002298:	4619      	mov	r1, r3
 800229a:	f7fe fc85 	bl	8000ba8 <__aeabi_d2f>
 800229e:	4603      	mov	r3, r0
 80022a0:	61fb      	str	r3, [r7, #28]
					}
					if(offsetVal>4)offsetVal=4;
 80022a2:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80022a6:	69f8      	ldr	r0, [r7, #28]
 80022a8:	f7fe ff98 	bl	80011dc <__aeabi_fcmpgt>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <subTask+0x16a>
 80022b2:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80022b6:	61fb      	str	r3, [r7, #28]
 80022b8:	e017      	b.n	80022ea <subTask+0x19a>
					else DacValue = (uint32_t) ((K_max+offsetVal)/0.0072);
 80022ba:	4b62      	ldr	r3, [pc, #392]	@ (8002444 <subTask+0x2f4>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	69f9      	ldr	r1, [r7, #28]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe fcc7 	bl	8000c54 <__addsf3>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe f91d 	bl	8000508 <__aeabi_f2d>
 80022ce:	a34e      	add	r3, pc, #312	@ (adr r3, 8002408 <subTask+0x2b8>)
 80022d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d4:	f7fe fa9a 	bl	800080c <__aeabi_ddiv>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	f7fe fc42 	bl	8000b68 <__aeabi_d2uiz>
 80022e4:	4603      	mov	r3, r0
 80022e6:	4a58      	ldr	r2, [pc, #352]	@ (8002448 <subTask+0x2f8>)
 80022e8:	6013      	str	r3, [r2, #0]
					dacVal[0] = DacValue;
 80022ea:	4b57      	ldr	r3, [pc, #348]	@ (8002448 <subTask+0x2f8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	4b49      	ldr	r3, [pc, #292]	@ (8002418 <subTask+0x2c8>)
 80022f2:	801a      	strh	r2, [r3, #0]
				}
				averageCounter++;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	3301      	adds	r3, #1
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	73fb      	strb	r3, [r7, #15]
 80022fe:	e164      	b.n	80025ca <subTask+0x47a>
			}else if(GetInput(MULTI_TENSION)== GPIO_PIN_SET){
 8002300:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002304:	f003 fd4c 	bl	8005da0 <GetInput>
 8002308:	4603      	mov	r3, r0
 800230a:	2b01      	cmp	r3, #1
 800230c:	f040 80c3 	bne.w	8002496 <subTask+0x346>
				//FndDisplay(StepTension,1);
				//DacValue =(StepTension*4096)/24;
				//printf(" MULTI_TENSION StepTension=%f\r\n",StepTension);
				if(averageCounter<8)
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b07      	cmp	r3, #7
 8002316:	d806      	bhi.n	8002326 <subTask+0x1d6>
				{
					averageAdValue1 += adcVal[1]; //ad��ȯ
 8002318:	4b3d      	ldr	r3, [pc, #244]	@ (8002410 <subTask+0x2c0>)
 800231a:	885b      	ldrh	r3, [r3, #2]
 800231c:	461a      	mov	r2, r3
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	4413      	add	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	e0b1      	b.n	800248a <subTask+0x33a>
				}else{
					ConvCalBreakVoltage = averageAdValue1/8;//3.3/4095=0.000805
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	08db      	lsrs	r3, r3, #3
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe fd42 	bl	8000db4 <__aeabi_ui2f>
 8002330:	4603      	mov	r3, r0
 8002332:	4a40      	ldr	r2, [pc, #256]	@ (8002434 <subTask+0x2e4>)
 8002334:	6013      	str	r3, [r2, #0]
					averageAdValue1 = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
					averageCounter  = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	73fb      	strb	r3, [r7, #15]
					refVoltage=ConvCalBreakVoltage *0.00854f;
 800233e:	4b3d      	ldr	r3, [pc, #244]	@ (8002434 <subTask+0x2e4>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	493d      	ldr	r1, [pc, #244]	@ (8002438 <subTask+0x2e8>)
 8002344:	4618      	mov	r0, r3
 8002346:	f7fe fd8d 	bl	8000e64 <__aeabi_fmul>
 800234a:	4603      	mov	r3, r0
 800234c:	461a      	mov	r2, r3
 800234e:	4b3b      	ldr	r3, [pc, #236]	@ (800243c <subTask+0x2ec>)
 8002350:	601a      	str	r2, [r3, #0]
					compVal1 = refVoltage*10;
 8002352:	4b3a      	ldr	r3, [pc, #232]	@ (800243c <subTask+0x2ec>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	493a      	ldr	r1, [pc, #232]	@ (8002440 <subTask+0x2f0>)
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe fd83 	bl	8000e64 <__aeabi_fmul>
 800235e:	4603      	mov	r3, r0
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe ff45 	bl	80011f0 <__aeabi_f2uiz>
 8002366:	4603      	mov	r3, r0
 8002368:	82fb      	strh	r3, [r7, #22]
					compVal2 = StepTension*10;
 800236a:	4b38      	ldr	r3, [pc, #224]	@ (800244c <subTask+0x2fc>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4934      	ldr	r1, [pc, #208]	@ (8002440 <subTask+0x2f0>)
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe fd77 	bl	8000e64 <__aeabi_fmul>
 8002376:	4603      	mov	r3, r0
 8002378:	4618      	mov	r0, r3
 800237a:	f7fe ff39 	bl	80011f0 <__aeabi_f2uiz>
 800237e:	4603      	mov	r3, r0
 8002380:	82bb      	strh	r3, [r7, #20]

					if(compVal1 > compVal2){
 8002382:	8afa      	ldrh	r2, [r7, #22]
 8002384:	8abb      	ldrh	r3, [r7, #20]
 8002386:	429a      	cmp	r2, r3
 8002388:	d915      	bls.n	80023b6 <subTask+0x266>
						if(compVal1 != (compVal2+1))offsetVal -= 0.1;
 800238a:	8afa      	ldrh	r2, [r7, #22]
 800238c:	8abb      	ldrh	r3, [r7, #20]
 800238e:	3301      	adds	r3, #1
 8002390:	429a      	cmp	r2, r3
 8002392:	d029      	beq.n	80023e8 <subTask+0x298>
 8002394:	69f8      	ldr	r0, [r7, #28]
 8002396:	f7fe f8b7 	bl	8000508 <__aeabi_f2d>
 800239a:	a319      	add	r3, pc, #100	@ (adr r3, 8002400 <subTask+0x2b0>)
 800239c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a0:	f7fd ff52 	bl	8000248 <__aeabi_dsub>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4610      	mov	r0, r2
 80023aa:	4619      	mov	r1, r3
 80023ac:	f7fe fbfc 	bl	8000ba8 <__aeabi_d2f>
 80023b0:	4603      	mov	r3, r0
 80023b2:	61fb      	str	r3, [r7, #28]
 80023b4:	e018      	b.n	80023e8 <subTask+0x298>
					}else if(compVal1 < compVal2){
 80023b6:	8afa      	ldrh	r2, [r7, #22]
 80023b8:	8abb      	ldrh	r3, [r7, #20]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d214      	bcs.n	80023e8 <subTask+0x298>
						if(compVal1 != (compVal2-1))offsetVal += 0.1;
 80023be:	8afa      	ldrh	r2, [r7, #22]
 80023c0:	8abb      	ldrh	r3, [r7, #20]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d00f      	beq.n	80023e8 <subTask+0x298>
 80023c8:	69f8      	ldr	r0, [r7, #28]
 80023ca:	f7fe f89d 	bl	8000508 <__aeabi_f2d>
 80023ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8002400 <subTask+0x2b0>)
 80023d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d4:	f7fd ff3a 	bl	800024c <__adddf3>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4610      	mov	r0, r2
 80023de:	4619      	mov	r1, r3
 80023e0:	f7fe fbe2 	bl	8000ba8 <__aeabi_d2f>
 80023e4:	4603      	mov	r3, r0
 80023e6:	61fb      	str	r3, [r7, #28]
					}
					if(offsetVal>4)offsetVal=4;
 80023e8:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80023ec:	69f8      	ldr	r0, [r7, #28]
 80023ee:	f7fe fef5 	bl	80011dc <__aeabi_fcmpgt>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d02b      	beq.n	8002450 <subTask+0x300>
 80023f8:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80023fc:	61fb      	str	r3, [r7, #28]
 80023fe:	e03f      	b.n	8002480 <subTask+0x330>
 8002400:	9999999a 	.word	0x9999999a
 8002404:	3fb99999 	.word	0x3fb99999
 8002408:	487fcb92 	.word	0x487fcb92
 800240c:	3f7d7dbf 	.word	0x3f7d7dbf
 8002410:	2000053c 	.word	0x2000053c
 8002414:	2000021c 	.word	0x2000021c
 8002418:	20000004 	.word	0x20000004
 800241c:	20000290 	.word	0x20000290
 8002420:	20000006 	.word	0x20000006
 8002424:	20000464 	.word	0x20000464
 8002428:	200004ac 	.word	0x200004ac
 800242c:	0800f8c0 	.word	0x0800f8c0
 8002430:	20000548 	.word	0x20000548
 8002434:	20000598 	.word	0x20000598
 8002438:	3c0beb5b 	.word	0x3c0beb5b
 800243c:	20000580 	.word	0x20000580
 8002440:	41200000 	.word	0x41200000
 8002444:	200005b4 	.word	0x200005b4
 8002448:	20000590 	.word	0x20000590
 800244c:	200005b8 	.word	0x200005b8
					else DacValue = (uint32_t) ((StepTension+offsetVal)/0.0072);
 8002450:	4b6f      	ldr	r3, [pc, #444]	@ (8002610 <subTask+0x4c0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	69f9      	ldr	r1, [r7, #28]
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe fbfc 	bl	8000c54 <__addsf3>
 800245c:	4603      	mov	r3, r0
 800245e:	4618      	mov	r0, r3
 8002460:	f7fe f852 	bl	8000508 <__aeabi_f2d>
 8002464:	a366      	add	r3, pc, #408	@ (adr r3, 8002600 <subTask+0x4b0>)
 8002466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246a:	f7fe f9cf 	bl	800080c <__aeabi_ddiv>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f7fe fb77 	bl	8000b68 <__aeabi_d2uiz>
 800247a:	4603      	mov	r3, r0
 800247c:	4a65      	ldr	r2, [pc, #404]	@ (8002614 <subTask+0x4c4>)
 800247e:	6013      	str	r3, [r2, #0]
					dacVal[0] = DacValue;
 8002480:	4b64      	ldr	r3, [pc, #400]	@ (8002614 <subTask+0x4c4>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	b29a      	uxth	r2, r3
 8002486:	4b64      	ldr	r3, [pc, #400]	@ (8002618 <subTask+0x4c8>)
 8002488:	801a      	strh	r2, [r3, #0]
				}
				averageCounter++;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	3301      	adds	r3, #1
 8002490:	b2db      	uxtb	r3, r3
 8002492:	73fb      	strb	r3, [r7, #15]
 8002494:	e099      	b.n	80025ca <subTask+0x47a>
			}else{
				if(averageCounter<8){
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b07      	cmp	r3, #7
 800249c:	d806      	bhi.n	80024ac <subTask+0x35c>
					averageAdValue1 += adcVal[1]; //ad��ȯ
 800249e:	4b5f      	ldr	r3, [pc, #380]	@ (800261c <subTask+0x4cc>)
 80024a0:	885b      	ldrh	r3, [r3, #2]
 80024a2:	461a      	mov	r2, r3
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4413      	add	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	e089      	b.n	80025c0 <subTask+0x470>
				}else{
					ConvCalBreakVoltage = averageAdValue1/8;//3.3/4095=0.000805
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	08db      	lsrs	r3, r3, #3
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7fe fc7f 	bl	8000db4 <__aeabi_ui2f>
 80024b6:	4603      	mov	r3, r0
 80024b8:	4a59      	ldr	r2, [pc, #356]	@ (8002620 <subTask+0x4d0>)
 80024ba:	6013      	str	r3, [r2, #0]
					averageAdValue1 = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	613b      	str	r3, [r7, #16]
					averageCounter  = 0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	73fb      	strb	r3, [r7, #15]
					refVoltage=ConvCalBreakVoltage *0.00854f;
 80024c4:	4b56      	ldr	r3, [pc, #344]	@ (8002620 <subTask+0x4d0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4956      	ldr	r1, [pc, #344]	@ (8002624 <subTask+0x4d4>)
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe fcca 	bl	8000e64 <__aeabi_fmul>
 80024d0:	4603      	mov	r3, r0
 80024d2:	461a      	mov	r2, r3
 80024d4:	4b54      	ldr	r3, [pc, #336]	@ (8002628 <subTask+0x4d8>)
 80024d6:	601a      	str	r2, [r3, #0]
					compVal1 = refVoltage*10;
 80024d8:	4b53      	ldr	r3, [pc, #332]	@ (8002628 <subTask+0x4d8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4953      	ldr	r1, [pc, #332]	@ (800262c <subTask+0x4dc>)
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fe fcc0 	bl	8000e64 <__aeabi_fmul>
 80024e4:	4603      	mov	r3, r0
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe fe82 	bl	80011f0 <__aeabi_f2uiz>
 80024ec:	4603      	mov	r3, r0
 80024ee:	82fb      	strh	r3, [r7, #22]
					compVal2 = fadcVal*10;
 80024f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002630 <subTask+0x4e0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	494d      	ldr	r1, [pc, #308]	@ (800262c <subTask+0x4dc>)
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7fe fcb4 	bl	8000e64 <__aeabi_fmul>
 80024fc:	4603      	mov	r3, r0
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe fe76 	bl	80011f0 <__aeabi_f2uiz>
 8002504:	4603      	mov	r3, r0
 8002506:	82bb      	strh	r3, [r7, #20]

					if(compVal1 > compVal2){
 8002508:	8afa      	ldrh	r2, [r7, #22]
 800250a:	8abb      	ldrh	r3, [r7, #20]
 800250c:	429a      	cmp	r2, r3
 800250e:	d915      	bls.n	800253c <subTask+0x3ec>
						if(compVal1 != (compVal2+1))offsetVal -= 0.1;
 8002510:	8afa      	ldrh	r2, [r7, #22]
 8002512:	8abb      	ldrh	r3, [r7, #20]
 8002514:	3301      	adds	r3, #1
 8002516:	429a      	cmp	r2, r3
 8002518:	d029      	beq.n	800256e <subTask+0x41e>
 800251a:	69f8      	ldr	r0, [r7, #28]
 800251c:	f7fd fff4 	bl	8000508 <__aeabi_f2d>
 8002520:	a339      	add	r3, pc, #228	@ (adr r3, 8002608 <subTask+0x4b8>)
 8002522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002526:	f7fd fe8f 	bl	8000248 <__aeabi_dsub>
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	f7fe fb39 	bl	8000ba8 <__aeabi_d2f>
 8002536:	4603      	mov	r3, r0
 8002538:	61fb      	str	r3, [r7, #28]
 800253a:	e018      	b.n	800256e <subTask+0x41e>
					}else if(compVal1 < compVal2){
 800253c:	8afa      	ldrh	r2, [r7, #22]
 800253e:	8abb      	ldrh	r3, [r7, #20]
 8002540:	429a      	cmp	r2, r3
 8002542:	d214      	bcs.n	800256e <subTask+0x41e>
						if(compVal1 != (compVal2-1))offsetVal += 0.1;
 8002544:	8afa      	ldrh	r2, [r7, #22]
 8002546:	8abb      	ldrh	r3, [r7, #20]
 8002548:	3b01      	subs	r3, #1
 800254a:	429a      	cmp	r2, r3
 800254c:	d00f      	beq.n	800256e <subTask+0x41e>
 800254e:	69f8      	ldr	r0, [r7, #28]
 8002550:	f7fd ffda 	bl	8000508 <__aeabi_f2d>
 8002554:	a32c      	add	r3, pc, #176	@ (adr r3, 8002608 <subTask+0x4b8>)
 8002556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255a:	f7fd fe77 	bl	800024c <__adddf3>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	4610      	mov	r0, r2
 8002564:	4619      	mov	r1, r3
 8002566:	f7fe fb1f 	bl	8000ba8 <__aeabi_d2f>
 800256a:	4603      	mov	r3, r0
 800256c:	61fb      	str	r3, [r7, #28]
					}
					if(offsetVal>4)offsetVal=4;
 800256e:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8002572:	69f8      	ldr	r0, [r7, #28]
 8002574:	f7fe fe32 	bl	80011dc <__aeabi_fcmpgt>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <subTask+0x436>
 800257e:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8002582:	61fb      	str	r3, [r7, #28]
 8002584:	e017      	b.n	80025b6 <subTask+0x466>
					else DacValue = (uint32_t) ((fadcVal+offsetVal)/0.0072);
 8002586:	4b2a      	ldr	r3, [pc, #168]	@ (8002630 <subTask+0x4e0>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	69f9      	ldr	r1, [r7, #28]
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe fb61 	bl	8000c54 <__addsf3>
 8002592:	4603      	mov	r3, r0
 8002594:	4618      	mov	r0, r3
 8002596:	f7fd ffb7 	bl	8000508 <__aeabi_f2d>
 800259a:	a319      	add	r3, pc, #100	@ (adr r3, 8002600 <subTask+0x4b0>)
 800259c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a0:	f7fe f934 	bl	800080c <__aeabi_ddiv>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4610      	mov	r0, r2
 80025aa:	4619      	mov	r1, r3
 80025ac:	f7fe fadc 	bl	8000b68 <__aeabi_d2uiz>
 80025b0:	4603      	mov	r3, r0
 80025b2:	4a18      	ldr	r2, [pc, #96]	@ (8002614 <subTask+0x4c4>)
 80025b4:	6013      	str	r3, [r2, #0]
					dacVal[0] = DacValue;
 80025b6:	4b17      	ldr	r3, [pc, #92]	@ (8002614 <subTask+0x4c4>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	4b16      	ldr	r3, [pc, #88]	@ (8002618 <subTask+0x4c8>)
 80025be:	801a      	strh	r2, [r3, #0]
				}
				averageCounter++;
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	3301      	adds	r3, #1
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	73fb      	strb	r3, [r7, #15]
			}
			fAvrAdc_PotenionVal = ((float)adcVal[3]/1024)*360;
 80025ca:	4b14      	ldr	r3, [pc, #80]	@ (800261c <subTask+0x4cc>)
 80025cc:	88db      	ldrh	r3, [r3, #6]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe fbf0 	bl	8000db4 <__aeabi_ui2f>
 80025d4:	4603      	mov	r3, r0
 80025d6:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fe fcf6 	bl	8000fcc <__aeabi_fdiv>
 80025e0:	4603      	mov	r3, r0
 80025e2:	4914      	ldr	r1, [pc, #80]	@ (8002634 <subTask+0x4e4>)
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe fc3d 	bl	8000e64 <__aeabi_fmul>
 80025ea:	4603      	mov	r3, r0
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b12      	ldr	r3, [pc, #72]	@ (8002638 <subTask+0x4e8>)
 80025f0:	601a      	str	r2, [r3, #0]
		}
		osDelay(10);
 80025f2:	200a      	movs	r0, #10
 80025f4:	f007 fbd4 	bl	8009da0 <osDelay>
	{
 80025f8:	e5da      	b.n	80021b0 <subTask+0x60>
 80025fa:	bf00      	nop
 80025fc:	f3af 8000 	nop.w
 8002600:	487fcb92 	.word	0x487fcb92
 8002604:	3f7d7dbf 	.word	0x3f7d7dbf
 8002608:	9999999a 	.word	0x9999999a
 800260c:	3fb99999 	.word	0x3fb99999
 8002610:	200005b8 	.word	0x200005b8
 8002614:	20000590 	.word	0x20000590
 8002618:	20000004 	.word	0x20000004
 800261c:	2000053c 	.word	0x2000053c
 8002620:	20000598 	.word	0x20000598
 8002624:	3c0beb5b 	.word	0x3c0beb5b
 8002628:	20000580 	.word	0x20000580
 800262c:	41200000 	.word	0x41200000
 8002630:	200005c0 	.word	0x200005c0
 8002634:	43b40000 	.word	0x43b40000
 8002638:	200005c8 	.word	0x200005c8
 800263c:	00000000 	.word	0x00000000

08002640 <mainTask>:

}


void mainTask(void *argument)
{
 8002640:	b5b0      	push	{r4, r5, r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
	int16_t scanCounter=0,resetButtonDelayCount=0,offsetCount=0;
 8002648:	2300      	movs	r3, #0
 800264a:	837b      	strh	r3, [r7, #26]
 800264c:	2300      	movs	r3, #0
 800264e:	83fb      	strh	r3, [r7, #30]
 8002650:	2300      	movs	r3, #0
 8002652:	833b      	strh	r3, [r7, #24]
	int8_t i;
	volatile float faverageAdValue0,OffSetValue,SpanPvalue,SpanEvalue;

	IsRunMode=RUN;
 8002654:	4ba0      	ldr	r3, [pc, #640]	@ (80028d8 <mainTask+0x298>)
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]
	osDelay(2500);  //2.5sec
 800265a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800265e:	f007 fb9f 	bl	8009da0 <osDelay>
	HAL_GPIO_WritePin(FND_nOE_GPIO_Port,FND_nOE_Pin, GPIO_PIN_RESET);
 8002662:	2200      	movs	r2, #0
 8002664:	2110      	movs	r1, #16
 8002666:	489d      	ldr	r0, [pc, #628]	@ (80028dc <mainTask+0x29c>)
 8002668:	f005 f8ef 	bl	800784a <HAL_GPIO_WritePin>
	MX_I2C1_Init();
 800266c:	f7ff f8c0 	bl	80017f0 <MX_I2C1_Init>
	//ResetParameter(0);
	LoadParameter(0);
 8002670:	2000      	movs	r0, #0
 8002672:	f001 ffab 	bl	80045cc <LoadParameter>
	for(;;)
	{
		PannelLEdFlicker(RUNNING,ON);
 8002676:	2101      	movs	r1, #1
 8002678:	2002      	movs	r0, #2
 800267a:	f003 faa9 	bl	8005bd0 <PannelLEdFlicker>
		keyValue=GetButtonStatus();
 800267e:	f003 fb73 	bl	8005d68 <GetButtonStatus>
 8002682:	4603      	mov	r3, r0
 8002684:	b25a      	sxtb	r2, r3
 8002686:	4b96      	ldr	r3, [pc, #600]	@ (80028e0 <mainTask+0x2a0>)
 8002688:	701a      	strb	r2, [r3, #0]
		//printf(" potension AD value =%ld\n",adcVal[3]);
		if ((keyValue == KEY_RUNEDIT) && ( IsRunMode==RUN) && ( IsKeyStatus==KeyInitStatus) ){
 800268a:	4b95      	ldr	r3, [pc, #596]	@ (80028e0 <mainTask+0x2a0>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	b25b      	sxtb	r3, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d118      	bne.n	80026c6 <mainTask+0x86>
 8002694:	4b90      	ldr	r3, [pc, #576]	@ (80028d8 <mainTask+0x298>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d114      	bne.n	80026c6 <mainTask+0x86>
 800269c:	4b91      	ldr	r3, [pc, #580]	@ (80028e4 <mainTask+0x2a4>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d110      	bne.n	80026c6 <mainTask+0x86>
			//printf(" Mode is Edit\n");
			IsRunMode 		= EDIT;
 80026a4:	4b8c      	ldr	r3, [pc, #560]	@ (80028d8 <mainTask+0x298>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	701a      	strb	r2, [r3, #0]
			IsKeyStatus 	= KeyDownStatus;
 80026aa:	4b8e      	ldr	r3, [pc, #568]	@ (80028e4 <mainTask+0x2a4>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	701a      	strb	r2, [r3, #0]
			IsFndFlicker	=	FLICKER_OFF;
 80026b0:	4b8d      	ldr	r3, [pc, #564]	@ (80028e8 <mainTask+0x2a8>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	701a      	strb	r2, [r3, #0]
			FndDisplayString(EDIT);
 80026b6:	2001      	movs	r0, #1
 80026b8:	f003 f812 	bl	80056e0 <FndDisplayString>
			osDelay(500);
 80026bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026c0:	f007 fb6e 	bl	8009da0 <osDelay>
 80026c4:	e100      	b.n	80028c8 <mainTask+0x288>
		}else if ((keyValue == KEY_RUNEDIT) && (IsRunMode==EDIT) && (IsKeyStatus==KeyInitStatus)){
 80026c6:	4b86      	ldr	r3, [pc, #536]	@ (80028e0 <mainTask+0x2a0>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	b25b      	sxtb	r3, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d115      	bne.n	80026fc <mainTask+0xbc>
 80026d0:	4b81      	ldr	r3, [pc, #516]	@ (80028d8 <mainTask+0x298>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d111      	bne.n	80026fc <mainTask+0xbc>
 80026d8:	4b82      	ldr	r3, [pc, #520]	@ (80028e4 <mainTask+0x2a4>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10d      	bne.n	80026fc <mainTask+0xbc>
			//printf(" Mode is Run\n");
			IsRunMode 	= RUN;
 80026e0:	4b7d      	ldr	r3, [pc, #500]	@ (80028d8 <mainTask+0x298>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	701a      	strb	r2, [r3, #0]
			IsKeyStatus = KeyDownStatus;
 80026e6:	4b7f      	ldr	r3, [pc, #508]	@ (80028e4 <mainTask+0x2a4>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
			FndDisplayString(RUN);
 80026ec:	2000      	movs	r0, #0
 80026ee:	f002 fff7 	bl	80056e0 <FndDisplayString>
			osDelay(500);
 80026f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026f6:	f007 fb53 	bl	8009da0 <osDelay>
 80026fa:	e0e5      	b.n	80028c8 <mainTask+0x288>
		}else if (keyValue == ENCODER_BUTTON){
 80026fc:	4b78      	ldr	r3, [pc, #480]	@ (80028e0 <mainTask+0x2a0>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	b25b      	sxtb	r3, r3
 8002702:	2b01      	cmp	r3, #1
 8002704:	f040 80b0 	bne.w	8002868 <mainTask+0x228>
			FndAllOff();
 8002708:	f003 f9f4 	bl	8005af4 <FndAllOff>
			EncoderButtonDelayCount++;
 800270c:	4b77      	ldr	r3, [pc, #476]	@ (80028ec <mainTask+0x2ac>)
 800270e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002712:	b29b      	uxth	r3, r3
 8002714:	3301      	adds	r3, #1
 8002716:	b29b      	uxth	r3, r3
 8002718:	b21a      	sxth	r2, r3
 800271a:	4b74      	ldr	r3, [pc, #464]	@ (80028ec <mainTask+0x2ac>)
 800271c:	801a      	strh	r2, [r3, #0]
			if(EncoderButtonDelayCount>10){
 800271e:	4b73      	ldr	r3, [pc, #460]	@ (80028ec <mainTask+0x2ac>)
 8002720:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002724:	2b0a      	cmp	r3, #10
 8002726:	f340 80cf 	ble.w	80028c8 <mainTask+0x288>
				osDelay(1000);
 800272a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800272e:	f007 fb37 	bl	8009da0 <osDelay>
				IsRunMode=CAL_ADJUST;
 8002732:	4b69      	ldr	r3, [pc, #420]	@ (80028d8 <mainTask+0x298>)
 8002734:	2203      	movs	r2, #3
 8002736:	701a      	strb	r2, [r3, #0]
				//printf(" Mode is cal_Adjust\n");

				averageAdValue0 =0;
 8002738:	4b6d      	ldr	r3, [pc, #436]	@ (80028f0 <mainTask+0x2b0>)
 800273a:	2200      	movs	r2, #0
 800273c:	601a      	str	r2, [r3, #0]
				osDelay(200);
 800273e:	20c8      	movs	r0, #200	@ 0xc8
 8002740:	f007 fb2e 	bl	8009da0 <osDelay>
				FndIncrementBar(1);
 8002744:	2001      	movs	r0, #1
 8002746:	f003 f93f 	bl	80059c8 <FndIncrementBar>
				memset(ADarray,0,sizeof(ADarray));
 800274a:	2210      	movs	r2, #16
 800274c:	2100      	movs	r1, #0
 800274e:	4869      	ldr	r0, [pc, #420]	@ (80028f4 <mainTask+0x2b4>)
 8002750:	f00a ffb8 	bl	800d6c4 <memset>
				for(i=0;i<ArraySize;i++){
 8002754:	2300      	movs	r3, #0
 8002756:	777b      	strb	r3, [r7, #29]
 8002758:	e00f      	b.n	800277a <mainTask+0x13a>
					ADarray[i]=adcVal[0]; //ad��ȯ
 800275a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800275e:	4a66      	ldr	r2, [pc, #408]	@ (80028f8 <mainTask+0x2b8>)
 8002760:	8811      	ldrh	r1, [r2, #0]
 8002762:	4a64      	ldr	r2, [pc, #400]	@ (80028f4 <mainTask+0x2b4>)
 8002764:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					osDelay(10);
 8002768:	200a      	movs	r0, #10
 800276a:	f007 fb19 	bl	8009da0 <osDelay>
				for(i=0;i<ArraySize;i++){
 800276e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002772:	b2db      	uxtb	r3, r3
 8002774:	3301      	adds	r3, #1
 8002776:	b2db      	uxtb	r3, r3
 8002778:	777b      	strb	r3, [r7, #29]
 800277a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800277e:	2b07      	cmp	r3, #7
 8002780:	ddeb      	ble.n	800275a <mainTask+0x11a>
				}
				max=ADarray[0];
 8002782:	4b5c      	ldr	r3, [pc, #368]	@ (80028f4 <mainTask+0x2b4>)
 8002784:	881a      	ldrh	r2, [r3, #0]
 8002786:	4b5d      	ldr	r3, [pc, #372]	@ (80028fc <mainTask+0x2bc>)
 8002788:	801a      	strh	r2, [r3, #0]
				min=ADarray[0];
 800278a:	4b5a      	ldr	r3, [pc, #360]	@ (80028f4 <mainTask+0x2b4>)
 800278c:	881a      	ldrh	r2, [r3, #0]
 800278e:	4b5c      	ldr	r3, [pc, #368]	@ (8002900 <mainTask+0x2c0>)
 8002790:	801a      	strh	r2, [r3, #0]
				icnt=0;
 8002792:	4b5c      	ldr	r3, [pc, #368]	@ (8002904 <mainTask+0x2c4>)
 8002794:	2200      	movs	r2, #0
 8002796:	701a      	strb	r2, [r3, #0]
				for(i=0;i<ArraySize;i++){
 8002798:	2300      	movs	r3, #0
 800279a:	777b      	strb	r3, [r7, #29]
 800279c:	e038      	b.n	8002810 <mainTask+0x1d0>
					if(ADarray[i]>max){
 800279e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80027a2:	4a54      	ldr	r2, [pc, #336]	@ (80028f4 <mainTask+0x2b4>)
 80027a4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027a8:	4b54      	ldr	r3, [pc, #336]	@ (80028fc <mainTask+0x2bc>)
 80027aa:	881b      	ldrh	r3, [r3, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d907      	bls.n	80027c0 <mainTask+0x180>
						max=ADarray[i];
 80027b0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80027b4:	4a4f      	ldr	r2, [pc, #316]	@ (80028f4 <mainTask+0x2b4>)
 80027b6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027ba:	4b50      	ldr	r3, [pc, #320]	@ (80028fc <mainTask+0x2bc>)
 80027bc:	801a      	strh	r2, [r3, #0]
 80027be:	e021      	b.n	8002804 <mainTask+0x1c4>
					}else if(ADarray[i]<min){
 80027c0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80027c4:	4a4b      	ldr	r2, [pc, #300]	@ (80028f4 <mainTask+0x2b4>)
 80027c6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027ca:	4b4d      	ldr	r3, [pc, #308]	@ (8002900 <mainTask+0x2c0>)
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d207      	bcs.n	80027e2 <mainTask+0x1a2>
						min=ADarray[i];
 80027d2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80027d6:	4a47      	ldr	r2, [pc, #284]	@ (80028f4 <mainTask+0x2b4>)
 80027d8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027dc:	4b48      	ldr	r3, [pc, #288]	@ (8002900 <mainTask+0x2c0>)
 80027de:	801a      	strh	r2, [r3, #0]
 80027e0:	e010      	b.n	8002804 <mainTask+0x1c4>
					}else{
						averageAdValue0+=ADarray[i];
 80027e2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80027e6:	4a43      	ldr	r2, [pc, #268]	@ (80028f4 <mainTask+0x2b4>)
 80027e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027ec:	461a      	mov	r2, r3
 80027ee:	4b40      	ldr	r3, [pc, #256]	@ (80028f0 <mainTask+0x2b0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4413      	add	r3, r2
 80027f4:	4a3e      	ldr	r2, [pc, #248]	@ (80028f0 <mainTask+0x2b0>)
 80027f6:	6013      	str	r3, [r2, #0]
						icnt++;
 80027f8:	4b42      	ldr	r3, [pc, #264]	@ (8002904 <mainTask+0x2c4>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	3301      	adds	r3, #1
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	4b40      	ldr	r3, [pc, #256]	@ (8002904 <mainTask+0x2c4>)
 8002802:	701a      	strb	r2, [r3, #0]
				for(i=0;i<ArraySize;i++){
 8002804:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	3301      	adds	r3, #1
 800280c:	b2db      	uxtb	r3, r3
 800280e:	777b      	strb	r3, [r7, #29]
 8002810:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002814:	2b07      	cmp	r3, #7
 8002816:	ddc2      	ble.n	800279e <mainTask+0x15e>
					}
				}

				averageAdValue0=averageAdValue0 /icnt;
 8002818:	4b35      	ldr	r3, [pc, #212]	@ (80028f0 <mainTask+0x2b0>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a39      	ldr	r2, [pc, #228]	@ (8002904 <mainTask+0x2c4>)
 800281e:	7812      	ldrb	r2, [r2, #0]
 8002820:	fbb3 f3f2 	udiv	r3, r3, r2
 8002824:	4a32      	ldr	r2, [pc, #200]	@ (80028f0 <mainTask+0x2b0>)
 8002826:	6013      	str	r3, [r2, #0]
				LoadCell_OffSetValue=(uint16_t)averageAdValue0;
 8002828:	4b31      	ldr	r3, [pc, #196]	@ (80028f0 <mainTask+0x2b0>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	b29a      	uxth	r2, r3
 800282e:	4b36      	ldr	r3, [pc, #216]	@ (8002908 <mainTask+0x2c8>)
 8002830:	801a      	strh	r2, [r3, #0]

				osDelay(200);
 8002832:	20c8      	movs	r0, #200	@ 0xc8
 8002834:	f007 fab4 	bl	8009da0 <osDelay>
				FndIncrementBar(2);
 8002838:	2002      	movs	r0, #2
 800283a:	f003 f8c5 	bl	80059c8 <FndIncrementBar>
				//printf(" LoadCell_OffSetValue=%ld\n",(unsigned long)averageAdValue0);
				DataManager(CmdWriteEeprom,CurrentModel,PAR_LOADCELL_OFFSET);
 800283e:	4b33      	ldr	r3, [pc, #204]	@ (800290c <mainTask+0x2cc>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	220b      	movs	r2, #11
 8002846:	4619      	mov	r1, r3
 8002848:	2000      	movs	r0, #0
 800284a:	f001 f9f5 	bl	8003c38 <DataManager>

				EncoderButtonDelayCount=0;
 800284e:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <mainTask+0x2ac>)
 8002850:	2200      	movs	r2, #0
 8002852:	801a      	strh	r2, [r3, #0]
				osDelay(200);
 8002854:	20c8      	movs	r0, #200	@ 0xc8
 8002856:	f007 faa3 	bl	8009da0 <osDelay>
				FndIncrementBar(3);
 800285a:	2003      	movs	r0, #3
 800285c:	f003 f8b4 	bl	80059c8 <FndIncrementBar>
				IsRunMode=RUN;
 8002860:	4b1d      	ldr	r3, [pc, #116]	@ (80028d8 <mainTask+0x298>)
 8002862:	2200      	movs	r2, #0
 8002864:	701a      	strb	r2, [r3, #0]
 8002866:	e02f      	b.n	80028c8 <mainTask+0x288>
			}
		}else if (keyValue == KEY_RESET){
 8002868:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <mainTask+0x2a0>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	b25b      	sxtb	r3, r3
 800286e:	2b06      	cmp	r3, #6
 8002870:	d125      	bne.n	80028be <mainTask+0x27e>
			printf(" Key is Reset\n");
 8002872:	4827      	ldr	r0, [pc, #156]	@ (8002910 <mainTask+0x2d0>)
 8002874:	f00a fe24 	bl	800d4c0 <puts>
			resetButtonDelayCount++;
 8002878:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800287c:	b29b      	uxth	r3, r3
 800287e:	3301      	adds	r3, #1
 8002880:	b29b      	uxth	r3, r3
 8002882:	83fb      	strh	r3, [r7, #30]
			if(resetButtonDelayCount>20){
 8002884:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002888:	2b14      	cmp	r3, #20
 800288a:	dd1d      	ble.n	80028c8 <mainTask+0x288>
				//				printf(" Key is Reset Entry\n");
				IsFndFlicker=FLICKER_ON;
 800288c:	4b16      	ldr	r3, [pc, #88]	@ (80028e8 <mainTask+0x2a8>)
 800288e:	2201      	movs	r2, #1
 8002890:	701a      	strb	r2, [r3, #0]
				ResetParameter(CurrentModel);
 8002892:	4b1e      	ldr	r3, [pc, #120]	@ (800290c <mainTask+0x2cc>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	b2db      	uxtb	r3, r3
 8002898:	4618      	mov	r0, r3
 800289a:	f001 ff8b 	bl	80047b4 <ResetParameter>
				LoadParameter(CurrentModel);
 800289e:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <mainTask+0x2cc>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	4618      	mov	r0, r3
 80028a6:	f001 fe91 	bl	80045cc <LoadParameter>
				resetButtonDelayCount=0;
 80028aa:	2300      	movs	r3, #0
 80028ac:	83fb      	strh	r3, [r7, #30]
				osDelay(500);
 80028ae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80028b2:	f007 fa75 	bl	8009da0 <osDelay>
				IsFndFlicker=FLICKER_OFF;
 80028b6:	4b0c      	ldr	r3, [pc, #48]	@ (80028e8 <mainTask+0x2a8>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
 80028bc:	e004      	b.n	80028c8 <mainTask+0x288>
			}
		}else{
			resetButtonDelayCount=0;
 80028be:	2300      	movs	r3, #0
 80028c0:	83fb      	strh	r3, [r7, #30]
			EncoderButtonDelayCount=0;
 80028c2:	4b0a      	ldr	r3, [pc, #40]	@ (80028ec <mainTask+0x2ac>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	801a      	strh	r2, [r3, #0]
		}


		/* Flicker On/Off  */
		if(IsFndFlicker == FLICKER_ON){
 80028c8:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <mainTask+0x2a8>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d121      	bne.n	8002914 <mainTask+0x2d4>
			FndFlicker(ON);
 80028d0:	2001      	movs	r0, #1
 80028d2:	f003 f959 	bl	8005b88 <FndFlicker>
 80028d6:	e020      	b.n	800291a <mainTask+0x2da>
 80028d8:	20000548 	.word	0x20000548
 80028dc:	40011800 	.word	0x40011800
 80028e0:	20000584 	.word	0x20000584
 80028e4:	20000546 	.word	0x20000546
 80028e8:	20000545 	.word	0x20000545
 80028ec:	200005f8 	.word	0x200005f8
 80028f0:	200005dc 	.word	0x200005dc
 80028f4:	200005e8 	.word	0x200005e8
 80028f8:	2000053c 	.word	0x2000053c
 80028fc:	200005e2 	.word	0x200005e2
 8002900:	200005e4 	.word	0x200005e4
 8002904:	200005e0 	.word	0x200005e0
 8002908:	200005d0 	.word	0x200005d0
 800290c:	200005cc 	.word	0x200005cc
 8002910:	0800f8cc 	.word	0x0800f8cc
		}else{
			FndFlicker(OFF);
 8002914:	2000      	movs	r0, #0
 8002916:	f003 f937 	bl	8005b88 <FndFlicker>
		}


		/////////////////////////////////////////////////////////////////////////////////////////////
		if (IsRunMode == RUN){
 800291a:	4ba3      	ldr	r3, [pc, #652]	@ (8002ba8 <mainTask+0x568>)
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 8236 	bne.w	8002d90 <mainTask+0x750>
			SpanPvalue=(500.0f-100.0f)/(float)(LoadCell_SpanValueHigh-LoadCell_SpanValueLow);  //��ʰ�
 8002924:	4ba1      	ldr	r3, [pc, #644]	@ (8002bac <mainTask+0x56c>)
 8002926:	881b      	ldrh	r3, [r3, #0]
 8002928:	b29b      	uxth	r3, r3
 800292a:	461a      	mov	r2, r3
 800292c:	4ba0      	ldr	r3, [pc, #640]	@ (8002bb0 <mainTask+0x570>)
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	b29b      	uxth	r3, r3
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	4618      	mov	r0, r3
 8002936:	f7fe fa41 	bl	8000dbc <__aeabi_i2f>
 800293a:	4603      	mov	r3, r0
 800293c:	4619      	mov	r1, r3
 800293e:	489d      	ldr	r0, [pc, #628]	@ (8002bb4 <mainTask+0x574>)
 8002940:	f7fe fb44 	bl	8000fcc <__aeabi_fdiv>
 8002944:	4603      	mov	r3, r0
 8002946:	60fb      	str	r3, [r7, #12]
			SpanEvalue=100-(LoadCell_SpanValueLow* SpanPvalue);// 100g�� ���� ����
 8002948:	4b99      	ldr	r3, [pc, #612]	@ (8002bb0 <mainTask+0x570>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	b29b      	uxth	r3, r3
 800294e:	4618      	mov	r0, r3
 8002950:	f7fe fa34 	bl	8000dbc <__aeabi_i2f>
 8002954:	4602      	mov	r2, r0
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	4619      	mov	r1, r3
 800295a:	4610      	mov	r0, r2
 800295c:	f7fe fa82 	bl	8000e64 <__aeabi_fmul>
 8002960:	4603      	mov	r3, r0
 8002962:	4619      	mov	r1, r3
 8002964:	4894      	ldr	r0, [pc, #592]	@ (8002bb8 <mainTask+0x578>)
 8002966:	f7fe f973 	bl	8000c50 <__aeabi_fsub>
 800296a:	4603      	mov	r3, r0
 800296c:	60bb      	str	r3, [r7, #8]

			currentTick= HAL_GetTick();
 800296e:	f003 fbed 	bl	800614c <HAL_GetTick>
 8002972:	4603      	mov	r3, r0
 8002974:	4a91      	ldr	r2, [pc, #580]	@ (8002bbc <mainTask+0x57c>)
 8002976:	6013      	str	r3, [r2, #0]
			if(beforeOldTick != currentTick){
 8002978:	4b91      	ldr	r3, [pc, #580]	@ (8002bc0 <mainTask+0x580>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	4b8f      	ldr	r3, [pc, #572]	@ (8002bbc <mainTask+0x57c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	429a      	cmp	r2, r3
 8002982:	d00a      	beq.n	800299a <mainTask+0x35a>
				deltaTick=currentTick - beforeOldTick;
 8002984:	4b8d      	ldr	r3, [pc, #564]	@ (8002bbc <mainTask+0x57c>)
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	4b8d      	ldr	r3, [pc, #564]	@ (8002bc0 <mainTask+0x580>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	4a8d      	ldr	r2, [pc, #564]	@ (8002bc4 <mainTask+0x584>)
 8002990:	6013      	str	r3, [r2, #0]
				beforeOldTick = currentTick;
 8002992:	4b8a      	ldr	r3, [pc, #552]	@ (8002bbc <mainTask+0x57c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a8a      	ldr	r2, [pc, #552]	@ (8002bc0 <mainTask+0x580>)
 8002998:	6013      	str	r3, [r2, #0]
				faverageAdValue0=faverageAdValue0-OffSetValue;
			}else{
				faverageAdValue0=0;
			}*/

			analogPinTimer -= deltaTick;
 800299a:	4b8b      	ldr	r3, [pc, #556]	@ (8002bc8 <mainTask+0x588>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	4b88      	ldr	r3, [pc, #544]	@ (8002bc4 <mainTask+0x584>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	461a      	mov	r2, r3
 80029a8:	4b87      	ldr	r3, [pc, #540]	@ (8002bc8 <mainTask+0x588>)
 80029aa:	601a      	str	r2, [r3, #0]
			//printf("beforeOldTick=%ld, beforeOldTick=%ld ,deltaTick=%ld\r\n",beforeOldTick,currentTick,deltaTick);
			//printf("analogPinTimer=%ld \r\n",analogPinTimer); LoadCell_OffSetValue
			if (analogPinTimer <= 0){
 80029ac:	4b86      	ldr	r3, [pc, #536]	@ (8002bc8 <mainTask+0x588>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f300 80c3 	bgt.w	8002b3c <mainTask+0x4fc>
				analogPinTimer += ANALOG_TIMER_INTERVAL;
 80029b6:	4b84      	ldr	r3, [pc, #528]	@ (8002bc8 <mainTask+0x588>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	3301      	adds	r3, #1
 80029bc:	4a82      	ldr	r2, [pc, #520]	@ (8002bc8 <mainTask+0x588>)
 80029be:	6013      	str	r3, [r2, #0]
				// sensing loop start!!
				x = adcVal[0]; // �Ƴ��αװ� �б�  LoadCell_OffSetValue
 80029c0:	4b82      	ldr	r3, [pc, #520]	@ (8002bcc <mainTask+0x58c>)
 80029c2:	881b      	ldrh	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7fd fd7d 	bl	80004c4 <__aeabi_ui2d>
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4980      	ldr	r1, [pc, #512]	@ (8002bd0 <mainTask+0x590>)
 80029d0:	e9c1 2300 	strd	r2, r3, [r1]
				lambda = 2*PI*fc*dts;
 80029d4:	4b7f      	ldr	r3, [pc, #508]	@ (8002bd4 <mainTask+0x594>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fe f9ef 	bl	8000dbc <__aeabi_i2f>
 80029de:	4603      	mov	r3, r0
 80029e0:	497d      	ldr	r1, [pc, #500]	@ (8002bd8 <mainTask+0x598>)
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe fa3e 	bl	8000e64 <__aeabi_fmul>
 80029e8:	4603      	mov	r3, r0
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7fd fd8c 	bl	8000508 <__aeabi_f2d>
 80029f0:	4b7a      	ldr	r3, [pc, #488]	@ (8002bdc <mainTask+0x59c>)
 80029f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f6:	f7fd fddf 	bl	80005b8 <__aeabi_dmul>
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	4978      	ldr	r1, [pc, #480]	@ (8002be0 <mainTask+0x5a0>)
 8002a00:	e9c1 2300 	strd	r2, r3, [r1]
				x_f = (lambda/(1+lambda)*x )+(1/(1+lambda)*x_fold); //���͵� ��
 8002a04:	4b76      	ldr	r3, [pc, #472]	@ (8002be0 <mainTask+0x5a0>)
 8002a06:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002a0a:	4b75      	ldr	r3, [pc, #468]	@ (8002be0 <mainTask+0x5a0>)
 8002a0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a10:	f04f 0200 	mov.w	r2, #0
 8002a14:	4b73      	ldr	r3, [pc, #460]	@ (8002be4 <mainTask+0x5a4>)
 8002a16:	f7fd fc19 	bl	800024c <__adddf3>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	4620      	mov	r0, r4
 8002a20:	4629      	mov	r1, r5
 8002a22:	f7fd fef3 	bl	800080c <__aeabi_ddiv>
 8002a26:	4602      	mov	r2, r0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4b68      	ldr	r3, [pc, #416]	@ (8002bd0 <mainTask+0x590>)
 8002a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a34:	f7fd fdc0 	bl	80005b8 <__aeabi_dmul>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	4614      	mov	r4, r2
 8002a3e:	461d      	mov	r5, r3
 8002a40:	4b67      	ldr	r3, [pc, #412]	@ (8002be0 <mainTask+0x5a0>)
 8002a42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	4b66      	ldr	r3, [pc, #408]	@ (8002be4 <mainTask+0x5a4>)
 8002a4c:	f7fd fbfe 	bl	800024c <__adddf3>
 8002a50:	4602      	mov	r2, r0
 8002a52:	460b      	mov	r3, r1
 8002a54:	f04f 0000 	mov.w	r0, #0
 8002a58:	4962      	ldr	r1, [pc, #392]	@ (8002be4 <mainTask+0x5a4>)
 8002a5a:	f7fd fed7 	bl	800080c <__aeabi_ddiv>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	460b      	mov	r3, r1
 8002a62:	4610      	mov	r0, r2
 8002a64:	4619      	mov	r1, r3
 8002a66:	4b60      	ldr	r3, [pc, #384]	@ (8002be8 <mainTask+0x5a8>)
 8002a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6c:	f7fd fda4 	bl	80005b8 <__aeabi_dmul>
 8002a70:	4602      	mov	r2, r0
 8002a72:	460b      	mov	r3, r1
 8002a74:	4620      	mov	r0, r4
 8002a76:	4629      	mov	r1, r5
 8002a78:	f7fd fbe8 	bl	800024c <__adddf3>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	460b      	mov	r3, r1
 8002a80:	495a      	ldr	r1, [pc, #360]	@ (8002bec <mainTask+0x5ac>)
 8002a82:	e9c1 2300 	strd	r2, r3, [r1]
				x_fold = x_f; // ���� ���� ������ ������Ʈ
 8002a86:	4b59      	ldr	r3, [pc, #356]	@ (8002bec <mainTask+0x5ac>)
 8002a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8c:	4956      	ldr	r1, [pc, #344]	@ (8002be8 <mainTask+0x5a8>)
 8002a8e:	e9c1 2300 	strd	r2, r3, [r1]
				faverageAdValue0=floor(x_f + 0.5 );//
 8002a92:	4b56      	ldr	r3, [pc, #344]	@ (8002bec <mainTask+0x5ac>)
 8002a94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	4b54      	ldr	r3, [pc, #336]	@ (8002bf0 <mainTask+0x5b0>)
 8002a9e:	f7fd fbd5 	bl	800024c <__adddf3>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	f00c fe65 	bl	800f778 <floor>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	4610      	mov	r0, r2
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f7fe f877 	bl	8000ba8 <__aeabi_d2f>
 8002aba:	4603      	mov	r3, r0
 8002abc:	617b      	str	r3, [r7, #20]
				faverageAdValue0=(faverageAdValue0*SpanPvalue)+SpanEvalue;
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fe f9cd 	bl	8000e64 <__aeabi_fmul>
 8002aca:	4603      	mov	r3, r0
 8002acc:	461a      	mov	r2, r3
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	f7fe f8be 	bl	8000c54 <__addsf3>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	617b      	str	r3, [r7, #20]

				OffSetValue=(LoadCell_OffSetValue*SpanPvalue)+SpanEvalue;
 8002adc:	4b45      	ldr	r3, [pc, #276]	@ (8002bf4 <mainTask+0x5b4>)
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fe f96a 	bl	8000dbc <__aeabi_i2f>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4619      	mov	r1, r3
 8002aee:	4610      	mov	r0, r2
 8002af0:	f7fe f9b8 	bl	8000e64 <__aeabi_fmul>
 8002af4:	4603      	mov	r3, r0
 8002af6:	461a      	mov	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	4619      	mov	r1, r3
 8002afc:	4610      	mov	r0, r2
 8002afe:	f7fe f8a9 	bl	8000c54 <__addsf3>
 8002b02:	4603      	mov	r3, r0
 8002b04:	613b      	str	r3, [r7, #16]
				if((faverageAdValue0-OffSetValue)>=0){
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe f89f 	bl	8000c50 <__aeabi_fsub>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f04f 0100 	mov.w	r1, #0
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7fe fb55 	bl	80011c8 <__aeabi_fcmpge>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d008      	beq.n	8002b36 <mainTask+0x4f6>
					faverageAdValue0=faverageAdValue0-OffSetValue;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	4611      	mov	r1, r2
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fe f890 	bl	8000c50 <__aeabi_fsub>
 8002b30:	4603      	mov	r3, r0
 8002b32:	617b      	str	r3, [r7, #20]
 8002b34:	e002      	b.n	8002b3c <mainTask+0x4fc>
				}else{
					faverageAdValue0=0;
 8002b36:	f04f 0300 	mov.w	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]
			}

			///////////////////////////////////////////////////////////////////////////////////


			if(DisplayMode == SET_VALUE ){ // ��Ʈ ������
 8002b3c:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf8 <mainTask+0x5b8>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d16f      	bne.n	8002c26 <mainTask+0x5e6>
				if (keyValue== KEY_SET){
 8002b46:	4b2d      	ldr	r3, [pc, #180]	@ (8002bfc <mainTask+0x5bc>)
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	b25b      	sxtb	r3, r3
 8002b4c:	2b04      	cmp	r3, #4
 8002b4e:	d10d      	bne.n	8002b6c <mainTask+0x52c>
					FndDisplay (fadcVal*K_p,1); // ������а� ǥ��
 8002b50:	4b2b      	ldr	r3, [pc, #172]	@ (8002c00 <mainTask+0x5c0>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a2b      	ldr	r2, [pc, #172]	@ (8002c04 <mainTask+0x5c4>)
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	4611      	mov	r1, r2
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe f982 	bl	8000e64 <__aeabi_fmul>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2101      	movs	r1, #1
 8002b64:	4618      	mov	r0, r3
 8002b66:	f002 fa0f 	bl	8004f88 <FndDisplay>
 8002b6a:	e0b7      	b.n	8002cdc <mainTask+0x69c>
				}else{
					if(faverageAdValue0 > 99.9) FndDisplay(faverageAdValue0*AdGain,100);
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fcca 	bl	8000508 <__aeabi_f2d>
 8002b74:	a30a      	add	r3, pc, #40	@ (adr r3, 8002ba0 <mainTask+0x560>)
 8002b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7a:	f7fd ffad 	bl	8000ad8 <__aeabi_dcmpgt>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d043      	beq.n	8002c0c <mainTask+0x5cc>
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	4a20      	ldr	r2, [pc, #128]	@ (8002c08 <mainTask+0x5c8>)
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	4611      	mov	r1, r2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7fe f969 	bl	8000e64 <__aeabi_fmul>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2164      	movs	r1, #100	@ 0x64
 8002b96:	4618      	mov	r0, r3
 8002b98:	f002 f9f6 	bl	8004f88 <FndDisplay>
 8002b9c:	e09e      	b.n	8002cdc <mainTask+0x69c>
 8002b9e:	bf00      	nop
 8002ba0:	9999999a 	.word	0x9999999a
 8002ba4:	4058f999 	.word	0x4058f999
 8002ba8:	20000548 	.word	0x20000548
 8002bac:	200005d4 	.word	0x200005d4
 8002bb0:	200005d2 	.word	0x200005d2
 8002bb4:	43c80000 	.word	0x43c80000
 8002bb8:	42c80000 	.word	0x42c80000
 8002bbc:	20000550 	.word	0x20000550
 8002bc0:	20000554 	.word	0x20000554
 8002bc4:	20000558 	.word	0x20000558
 8002bc8:	2000054c 	.word	0x2000054c
 8002bcc:	2000053c 	.word	0x2000053c
 8002bd0:	20000568 	.word	0x20000568
 8002bd4:	20000008 	.word	0x20000008
 8002bd8:	40c90fdb 	.word	0x40c90fdb
 8002bdc:	20000010 	.word	0x20000010
 8002be0:	20000560 	.word	0x20000560
 8002be4:	3ff00000 	.word	0x3ff00000
 8002be8:	20000578 	.word	0x20000578
 8002bec:	20000570 	.word	0x20000570
 8002bf0:	3fe00000 	.word	0x3fe00000
 8002bf4:	200005d0 	.word	0x200005d0
 8002bf8:	200005cd 	.word	0x200005cd
 8002bfc:	20000584 	.word	0x20000584
 8002c00:	200005c0 	.word	0x200005c0
 8002c04:	200005a4 	.word	0x200005a4
 8002c08:	200005bc 	.word	0x200005bc
					else FndDisplay(faverageAdValue0*AdGain,10);
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	4aaa      	ldr	r2, [pc, #680]	@ (8002eb8 <mainTask+0x878>)
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7fe f925 	bl	8000e64 <__aeabi_fmul>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	210a      	movs	r1, #10
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f002 f9b2 	bl	8004f88 <FndDisplay>
 8002c24:	e05a      	b.n	8002cdc <mainTask+0x69c>
				}
			}else{//REAL_VALUE
				if (keyValue == KEY_SET){
 8002c26:	4ba5      	ldr	r3, [pc, #660]	@ (8002ebc <mainTask+0x87c>)
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	b25b      	sxtb	r3, r3
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d125      	bne.n	8002c7c <mainTask+0x63c>
					if(faverageAdValue0 >99.9) FndDisplay((faverageAdValue0*AdGain),100);
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fd fc68 	bl	8000508 <__aeabi_f2d>
 8002c38:	a39d      	add	r3, pc, #628	@ (adr r3, 8002eb0 <mainTask+0x870>)
 8002c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3e:	f7fd ff4b 	bl	8000ad8 <__aeabi_dcmpgt>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00c      	beq.n	8002c62 <mainTask+0x622>
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	4a9b      	ldr	r2, [pc, #620]	@ (8002eb8 <mainTask+0x878>)
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	4611      	mov	r1, r2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fe f907 	bl	8000e64 <__aeabi_fmul>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2164      	movs	r1, #100	@ 0x64
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f002 f994 	bl	8004f88 <FndDisplay>
 8002c60:	e03c      	b.n	8002cdc <mainTask+0x69c>
					else FndDisplay((faverageAdValue0* AdGain),10);
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	4a94      	ldr	r2, [pc, #592]	@ (8002eb8 <mainTask+0x878>)
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	4611      	mov	r1, r2
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fe f8fa 	bl	8000e64 <__aeabi_fmul>
 8002c70:	4603      	mov	r3, r0
 8002c72:	210a      	movs	r1, #10
 8002c74:	4618      	mov	r0, r3
 8002c76:	f002 f987 	bl	8004f88 <FndDisplay>
 8002c7a:	e02f      	b.n	8002cdc <mainTask+0x69c>
				}else{
					if(GetInput(MULTI_TENSION)== GPIO_PIN_SET){
 8002c7c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002c80:	f003 f88e 	bl	8005da0 <GetInput>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d10d      	bne.n	8002ca6 <mainTask+0x666>
						FndDisplay ((StepTension*K_p),1);
 8002c8a:	4b8d      	ldr	r3, [pc, #564]	@ (8002ec0 <mainTask+0x880>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a8d      	ldr	r2, [pc, #564]	@ (8002ec4 <mainTask+0x884>)
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	4611      	mov	r1, r2
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7fe f8e5 	bl	8000e64 <__aeabi_fmul>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f002 f972 	bl	8004f88 <FndDisplay>
 8002ca4:	e01a      	b.n	8002cdc <mainTask+0x69c>
					}
					else if(GetInput(MULTI_TENSION2)== GPIO_PIN_SET){
 8002ca6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002caa:	f003 f879 	bl	8005da0 <GetInput>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d106      	bne.n	8002cc2 <mainTask+0x682>
						FndDisplay (K_max,1);
 8002cb4:	4b84      	ldr	r3, [pc, #528]	@ (8002ec8 <mainTask+0x888>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2101      	movs	r1, #1
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f002 f964 	bl	8004f88 <FndDisplay>
 8002cc0:	e00c      	b.n	8002cdc <mainTask+0x69c>
					}
					else
					{
						FndDisplay ((fadcVal*K_p),1);
 8002cc2:	4b82      	ldr	r3, [pc, #520]	@ (8002ecc <mainTask+0x88c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a7f      	ldr	r2, [pc, #508]	@ (8002ec4 <mainTask+0x884>)
 8002cc8:	6812      	ldr	r2, [r2, #0]
 8002cca:	4611      	mov	r1, r2
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fe f8c9 	bl	8000e64 <__aeabi_fmul>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f002 f956 	bl	8004f88 <FndDisplay>
					}
				}
			}

			if(faverageAdValue0<MinValue){ //300
 8002cdc:	4b7c      	ldr	r3, [pc, #496]	@ (8002ed0 <mainTask+0x890>)
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fe f86a 	bl	8000dbc <__aeabi_i2f>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	4619      	mov	r1, r3
 8002cee:	4610      	mov	r0, r2
 8002cf0:	f7fe fa74 	bl	80011dc <__aeabi_fcmpgt>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00d      	beq.n	8002d16 <mainTask+0x6d6>
				PannelLed(DOWN,ON);
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	f003 f801 	bl	8005d04 <PannelLed>
				PannelLed(UP,OFF);
 8002d02:	2100      	movs	r1, #0
 8002d04:	2001      	movs	r0, #1
 8002d06:	f002 fffd 	bl	8005d04 <PannelLed>
				SetOutput(WIRE_STATUS,ON);
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002d10:	f003 f858 	bl	8005dc4 <SetOutput>
 8002d14:	e029      	b.n	8002d6a <mainTask+0x72a>

			}else if(faverageAdValue0>MaxValue){ //100
 8002d16:	4b6f      	ldr	r3, [pc, #444]	@ (8002ed4 <mainTask+0x894>)
 8002d18:	881b      	ldrh	r3, [r3, #0]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe f84d 	bl	8000dbc <__aeabi_i2f>
 8002d22:	4602      	mov	r2, r0
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	4619      	mov	r1, r3
 8002d28:	4610      	mov	r0, r2
 8002d2a:	f7fe fa39 	bl	80011a0 <__aeabi_fcmplt>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00d      	beq.n	8002d50 <mainTask+0x710>
				PannelLed(DOWN,OFF);
 8002d34:	2100      	movs	r1, #0
 8002d36:	2000      	movs	r0, #0
 8002d38:	f002 ffe4 	bl	8005d04 <PannelLed>
				PannelLed(UP,ON);
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	2001      	movs	r0, #1
 8002d40:	f002 ffe0 	bl	8005d04 <PannelLed>
				SetOutput(WIRE_STATUS,ON);
 8002d44:	2101      	movs	r1, #1
 8002d46:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002d4a:	f003 f83b 	bl	8005dc4 <SetOutput>
 8002d4e:	e00c      	b.n	8002d6a <mainTask+0x72a>
			}else{
				PannelLed(DOWN,OFF);
 8002d50:	2100      	movs	r1, #0
 8002d52:	2000      	movs	r0, #0
 8002d54:	f002 ffd6 	bl	8005d04 <PannelLed>
				PannelLed(UP,OFF);
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2001      	movs	r0, #1
 8002d5c:	f002 ffd2 	bl	8005d04 <PannelLed>
				SetOutput(WIRE_STATUS,OFF);
 8002d60:	2100      	movs	r1, #0
 8002d62:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002d66:	f003 f82d 	bl	8005dc4 <SetOutput>
			}

			if(fAvrAdc_PotenionVal <= WireCheckAngle){
 8002d6a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ed8 <mainTask+0x898>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a5b      	ldr	r2, [pc, #364]	@ (8002edc <mainTask+0x89c>)
 8002d70:	6812      	ldr	r2, [r2, #0]
 8002d72:	4611      	mov	r1, r2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fe fa1d 	bl	80011b4 <__aeabi_fcmple>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <mainTask+0x748>
				CheckWireAlram(OFF);
 8002d80:	2000      	movs	r0, #0
 8002d82:	f003 f83d 	bl	8005e00 <CheckWireAlram>
 8002d86:	e0d5      	b.n	8002f34 <mainTask+0x8f4>
				//printf("on Wire \n");
			}else{

				CheckWireAlram(ON);
 8002d88:	2001      	movs	r0, #1
 8002d8a:	f003 f839 	bl	8005e00 <CheckWireAlram>
 8002d8e:	e0d1      	b.n	8002f34 <mainTask+0x8f4>
				//printf("off Wire \n");
			}
			///////////////////////////////////////////////////////////////////////////////////

		}else if(IsRunMode == EDIT){
 8002d90:	4b53      	ldr	r3, [pc, #332]	@ (8002ee0 <mainTask+0x8a0>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	f040 80cd 	bne.w	8002f34 <mainTask+0x8f4>
			FndDispalyParameter(Parameter);
 8002d9a:	4b52      	ldr	r3, [pc, #328]	@ (8002ee4 <mainTask+0x8a4>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f002 fcca 	bl	8005738 <FndDispalyParameter>
			while(1){
				if(keyValue == 0)IsKeyStatus = KeyInitStatus;
 8002da4:	4b45      	ldr	r3, [pc, #276]	@ (8002ebc <mainTask+0x87c>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	b25b      	sxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d102      	bne.n	8002db4 <mainTask+0x774>
 8002dae:	4b4e      	ldr	r3, [pc, #312]	@ (8002ee8 <mainTask+0x8a8>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
				keyValue=GetButtonStatus();
 8002db4:	f002 ffd8 	bl	8005d68 <GetButtonStatus>
 8002db8:	4603      	mov	r3, r0
 8002dba:	b25a      	sxtb	r2, r3
 8002dbc:	4b3f      	ldr	r3, [pc, #252]	@ (8002ebc <mainTask+0x87c>)
 8002dbe:	701a      	strb	r2, [r3, #0]
				keyDelayCount++;
 8002dc0:	4b4a      	ldr	r3, [pc, #296]	@ (8002eec <mainTask+0x8ac>)
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	4b48      	ldr	r3, [pc, #288]	@ (8002eec <mainTask+0x8ac>)
 8002dcc:	801a      	strh	r2, [r3, #0]
				displayDelayCount++;
 8002dce:	4b48      	ldr	r3, [pc, #288]	@ (8002ef0 <mainTask+0x8b0>)
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	4b45      	ldr	r3, [pc, #276]	@ (8002ef0 <mainTask+0x8b0>)
 8002dda:	801a      	strh	r2, [r3, #0]
				if(displayDelayCount >10){
 8002ddc:	4b44      	ldr	r3, [pc, #272]	@ (8002ef0 <mainTask+0x8b0>)
 8002dde:	881b      	ldrh	r3, [r3, #0]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	2b0a      	cmp	r3, #10
 8002de4:	d907      	bls.n	8002df6 <mainTask+0x7b6>
					displayDelayCount=0;
 8002de6:	4b42      	ldr	r3, [pc, #264]	@ (8002ef0 <mainTask+0x8b0>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	801a      	strh	r2, [r3, #0]
					FndDispalyParameter(Parameter);
 8002dec:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee4 <mainTask+0x8a4>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f002 fca1 	bl	8005738 <FndDispalyParameter>
				}

				if(CurrentModel !=  BackupModel){
 8002df6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ef4 <mainTask+0x8b4>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	4b3e      	ldr	r3, [pc, #248]	@ (8002ef8 <mainTask+0x8b8>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d024      	beq.n	8002e50 <mainTask+0x810>
					BackupModel = CurrentModel;
 8002e06:	4b3b      	ldr	r3, [pc, #236]	@ (8002ef4 <mainTask+0x8b4>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	4b3a      	ldr	r3, [pc, #232]	@ (8002ef8 <mainTask+0x8b8>)
 8002e0e:	701a      	strb	r2, [r3, #0]
					DataManager(CmdWriteEeprom,0,PAR_BackupModel);
 8002e10:	2211      	movs	r2, #17
 8002e12:	2100      	movs	r1, #0
 8002e14:	2000      	movs	r0, #0
 8002e16:	f000 ff0f 	bl	8003c38 <DataManager>
					osDelay(500);
 8002e1a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e1e:	f006 ffbf 	bl	8009da0 <osDelay>
					FndIncrementBar(1);
 8002e22:	2001      	movs	r0, #1
 8002e24:	f002 fdd0 	bl	80059c8 <FndIncrementBar>
					osDelay(500);
 8002e28:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e2c:	f006 ffb8 	bl	8009da0 <osDelay>
					FndIncrementBar(2);
 8002e30:	2002      	movs	r0, #2
 8002e32:	f002 fdc9 	bl	80059c8 <FndIncrementBar>
					osDelay(500);
 8002e36:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e3a:	f006 ffb1 	bl	8009da0 <osDelay>
					FndIncrementBar(3);
 8002e3e:	2003      	movs	r0, #3
 8002e40:	f002 fdc2 	bl	80059c8 <FndIncrementBar>
					LoadParameter(BackupModel);
 8002e44:	4b2c      	ldr	r3, [pc, #176]	@ (8002ef8 <mainTask+0x8b8>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f001 fbbe 	bl	80045cc <LoadParameter>
				}

				if(keyDelayCount >10){
 8002e50:	4b26      	ldr	r3, [pc, #152]	@ (8002eec <mainTask+0x8ac>)
 8002e52:	881b      	ldrh	r3, [r3, #0]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	2b0a      	cmp	r3, #10
 8002e58:	d956      	bls.n	8002f08 <mainTask+0x8c8>
					keyDelayCount=0;
 8002e5a:	4b24      	ldr	r3, [pc, #144]	@ (8002eec <mainTask+0x8ac>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	801a      	strh	r2, [r3, #0]
					if ((keyValue == KEY_SET) && (IsKeyStatus==KeyInitStatus)){
 8002e60:	4b16      	ldr	r3, [pc, #88]	@ (8002ebc <mainTask+0x87c>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	b25b      	sxtb	r3, r3
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d19c      	bne.n	8002da4 <mainTask+0x764>
 8002e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee8 <mainTask+0x8a8>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d198      	bne.n	8002da4 <mainTask+0x764>
						IsRunMode = EDIT_DATA;
 8002e72:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee0 <mainTask+0x8a0>)
 8002e74:	2202      	movs	r2, #2
 8002e76:	701a      	strb	r2, [r3, #0]
						IsKeyStatus=KeyDownStatus;
 8002e78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee8 <mainTask+0x8a8>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	701a      	strb	r2, [r3, #0]
						IsEditStatus=EDIT_ON;
 8002e7e:	4b1f      	ldr	r3, [pc, #124]	@ (8002efc <mainTask+0x8bc>)
 8002e80:	2201      	movs	r2, #1
 8002e82:	701a      	strb	r2, [r3, #0]
						printf(" Key is Entry\n");
 8002e84:	481e      	ldr	r0, [pc, #120]	@ (8002f00 <mainTask+0x8c0>)
 8002e86:	f00a fb1b 	bl	800d4c0 <puts>
						osDelay(1000);
 8002e8a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e8e:	f006 ff87 	bl	8009da0 <osDelay>
						encoderCount=0;
 8002e92:	4b1c      	ldr	r3, [pc, #112]	@ (8002f04 <mainTask+0x8c4>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	801a      	strh	r2, [r3, #0]
						while(1){
							ParamterSet(Parameter);
 8002e98:	4b12      	ldr	r3, [pc, #72]	@ (8002ee4 <mainTask+0x8a4>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f001 fcdd 	bl	800485c <ParamterSet>
							if(IsEditStatus == EDIT_OFF)break; //while break;
 8002ea2:	4b16      	ldr	r3, [pc, #88]	@ (8002efc <mainTask+0x8bc>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d042      	beq.n	8002f30 <mainTask+0x8f0>
							ParamterSet(Parameter);
 8002eaa:	e7f5      	b.n	8002e98 <mainTask+0x858>
 8002eac:	f3af 8000 	nop.w
 8002eb0:	9999999a 	.word	0x9999999a
 8002eb4:	4058f999 	.word	0x4058f999
 8002eb8:	200005bc 	.word	0x200005bc
 8002ebc:	20000584 	.word	0x20000584
 8002ec0:	200005b8 	.word	0x200005b8
 8002ec4:	200005a4 	.word	0x200005a4
 8002ec8:	200005b4 	.word	0x200005b4
 8002ecc:	200005c0 	.word	0x200005c0
 8002ed0:	200005d8 	.word	0x200005d8
 8002ed4:	200005d6 	.word	0x200005d6
 8002ed8:	200005c8 	.word	0x200005c8
 8002edc:	200005a0 	.word	0x200005a0
 8002ee0:	20000548 	.word	0x20000548
 8002ee4:	20000018 	.word	0x20000018
 8002ee8:	20000546 	.word	0x20000546
 8002eec:	20000586 	.word	0x20000586
 8002ef0:	20000588 	.word	0x20000588
 8002ef4:	200005cc 	.word	0x200005cc
 8002ef8:	200005ce 	.word	0x200005ce
 8002efc:	20000547 	.word	0x20000547
 8002f00:	0800f8dc 	.word	0x0800f8dc
 8002f04:	2000058a 	.word	0x2000058a
						}
					}
				}else if (keyValue == KEY_RUNEDIT){
 8002f08:	4b0d      	ldr	r3, [pc, #52]	@ (8002f40 <mainTask+0x900>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	b25b      	sxtb	r3, r3
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	f47f af48 	bne.w	8002da4 <mainTask+0x764>
					printf(" Mode is Run\n");
 8002f14:	480b      	ldr	r0, [pc, #44]	@ (8002f44 <mainTask+0x904>)
 8002f16:	f00a fad3 	bl	800d4c0 <puts>
					IsKeyStatus = KeyInitStatus;
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f48 <mainTask+0x908>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	701a      	strb	r2, [r3, #0]
					IsRunMode=RUN;
 8002f20:	4b0a      	ldr	r3, [pc, #40]	@ (8002f4c <mainTask+0x90c>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	701a      	strb	r2, [r3, #0]
					osDelay(500);
 8002f26:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002f2a:	f006 ff39 	bl	8009da0 <osDelay>
					break;
 8002f2e:	e001      	b.n	8002f34 <mainTask+0x8f4>
							if(IsEditStatus == EDIT_OFF)break; //while break;
 8002f30:	bf00      	nop
				if(keyValue == 0)IsKeyStatus = KeyInitStatus;
 8002f32:	e737      	b.n	8002da4 <mainTask+0x764>
				}

			}
		}
		osDelay(1);
 8002f34:	2001      	movs	r0, #1
 8002f36:	f006 ff33 	bl	8009da0 <osDelay>
	{
 8002f3a:	f7ff bb9c 	b.w	8002676 <mainTask+0x36>
 8002f3e:	bf00      	nop
 8002f40:	20000584 	.word	0x20000584
 8002f44:	0800f8ec 	.word	0x0800f8ec
 8002f48:	20000546 	.word	0x20000546
 8002f4c:	20000548 	.word	0x20000548

08002f50 <UpDateEncoder>:
    return alpha * input + (1.0f - alpha) * prev_output;
}


void UpDateEncoder(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
	uint8_t MSB = (uint8_t) HAL_GPIO_ReadPin(ENC_A_GPIO_Port,ENC_A_Pin);	//MSB = most significant bit
 8002f56:	2101      	movs	r1, #1
 8002f58:	48b1      	ldr	r0, [pc, #708]	@ (8003220 <UpDateEncoder+0x2d0>)
 8002f5a:	f004 fc5f 	bl	800781c <HAL_GPIO_ReadPin>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB = (uint8_t) HAL_GPIO_ReadPin(ENC_B_GPIO_Port,ENC_B_Pin);	//LSB = least significant bit
 8002f62:	2102      	movs	r1, #2
 8002f64:	48ae      	ldr	r0, [pc, #696]	@ (8003220 <UpDateEncoder+0x2d0>)
 8002f66:	f004 fc59 	bl	800781c <HAL_GPIO_ReadPin>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	71bb      	strb	r3, [r7, #6]
	uint8_t encoded = (MSB << 1) | LSB;								//converting the 2 pin value to single number
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	b25a      	sxtb	r2, r3
 8002f76:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	b25b      	sxtb	r3, r3
 8002f7e:	717b      	strb	r3, [r7, #5]
	uint8_t sum  = (lastEncoded << 2) | encoded;					//adding it to the previous encoded value
 8002f80:	4ba8      	ldr	r3, [pc, #672]	@ (8003224 <UpDateEncoder+0x2d4>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	b25b      	sxtb	r3, r3
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	b25a      	sxtb	r2, r3
 8002f8c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	b25b      	sxtb	r3, r3
 8002f94:	713b      	strb	r3, [r7, #4]
	//printf("UpDateEncoder=%x\n",sum);

	if(sum ==0x0d || sum ==0x04  || sum ==0x02  || sum ==0x0b ){
 8002f96:	793b      	ldrb	r3, [r7, #4]
 8002f98:	2b0d      	cmp	r3, #13
 8002f9a:	d009      	beq.n	8002fb0 <UpDateEncoder+0x60>
 8002f9c:	793b      	ldrb	r3, [r7, #4]
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	d006      	beq.n	8002fb0 <UpDateEncoder+0x60>
 8002fa2:	793b      	ldrb	r3, [r7, #4]
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d003      	beq.n	8002fb0 <UpDateEncoder+0x60>
 8002fa8:	793b      	ldrb	r3, [r7, #4]
 8002faa:	2b0b      	cmp	r3, #11
 8002fac:	f040 8306 	bne.w	80035bc <UpDateEncoder+0x66c>
		//printf("Rotary sw CW  ====>  \r\n");
		OffsetCnt++;
 8002fb0:	4b9d      	ldr	r3, [pc, #628]	@ (8003228 <UpDateEncoder+0x2d8>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	b2da      	uxtb	r2, r3
 8002fb8:	4b9b      	ldr	r3, [pc, #620]	@ (8003228 <UpDateEncoder+0x2d8>)
 8002fba:	701a      	strb	r2, [r3, #0]
		if(OffsetCnt>3){
 8002fbc:	4b9a      	ldr	r3, [pc, #616]	@ (8003228 <UpDateEncoder+0x2d8>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	f240 82fb 	bls.w	80035bc <UpDateEncoder+0x66c>
			OffsetCnt=0;
 8002fc6:	4b98      	ldr	r3, [pc, #608]	@ (8003228 <UpDateEncoder+0x2d8>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	701a      	strb	r2, [r3, #0]
			if(IsRunMode == EDIT){
 8002fcc:	4b97      	ldr	r3, [pc, #604]	@ (800322c <UpDateEncoder+0x2dc>)
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d116      	bne.n	8003002 <UpDateEncoder+0xb2>
				Parameter++;
 8002fd4:	4b96      	ldr	r3, [pc, #600]	@ (8003230 <UpDateEncoder+0x2e0>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	b2da      	uxtb	r2, r3
 8002fdc:	4b94      	ldr	r3, [pc, #592]	@ (8003230 <UpDateEncoder+0x2e0>)
 8002fde:	701a      	strb	r2, [r3, #0]
				if(Parameter < 1) Parameter=16;
 8002fe0:	4b93      	ldr	r3, [pc, #588]	@ (8003230 <UpDateEncoder+0x2e0>)
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d103      	bne.n	8002ff0 <UpDateEncoder+0xa0>
 8002fe8:	4b91      	ldr	r3, [pc, #580]	@ (8003230 <UpDateEncoder+0x2e0>)
 8002fea:	2210      	movs	r2, #16
 8002fec:	701a      	strb	r2, [r3, #0]
 8002fee:	e2e5      	b.n	80035bc <UpDateEncoder+0x66c>
				else if (Parameter >16)Parameter=1;
 8002ff0:	4b8f      	ldr	r3, [pc, #572]	@ (8003230 <UpDateEncoder+0x2e0>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	2b10      	cmp	r3, #16
 8002ff6:	f240 82e1 	bls.w	80035bc <UpDateEncoder+0x66c>
 8002ffa:	4b8d      	ldr	r3, [pc, #564]	@ (8003230 <UpDateEncoder+0x2e0>)
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	701a      	strb	r2, [r3, #0]
 8003000:	e2dc      	b.n	80035bc <UpDateEncoder+0x66c>
			}else if(IsRunMode == EDIT_DATA){
 8003002:	4b8a      	ldr	r3, [pc, #552]	@ (800322c <UpDateEncoder+0x2dc>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b02      	cmp	r3, #2
 8003008:	f040 828b 	bne.w	8003522 <UpDateEncoder+0x5d2>
				switch(Parameter){
 800300c:	4b88      	ldr	r3, [pc, #544]	@ (8003230 <UpDateEncoder+0x2e0>)
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	3b01      	subs	r3, #1
 8003012:	2b0f      	cmp	r3, #15
 8003014:	f200 82cf 	bhi.w	80035b6 <UpDateEncoder+0x666>
 8003018:	a201      	add	r2, pc, #4	@ (adr r2, 8003020 <UpDateEncoder+0xd0>)
 800301a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301e:	bf00      	nop
 8003020:	080032d1 	.word	0x080032d1
 8003024:	080035b7 	.word	0x080035b7
 8003028:	08003061 	.word	0x08003061
 800302c:	080030ef 	.word	0x080030ef
 8003030:	0800317b 	.word	0x0800317b
 8003034:	0800324d 	.word	0x0800324d
 8003038:	0800328f 	.word	0x0800328f
 800303c:	080035b7 	.word	0x080035b7
 8003040:	08003309 	.word	0x08003309
 8003044:	0800332b 	.word	0x0800332b
 8003048:	0800338b 	.word	0x0800338b
 800304c:	080033b1 	.word	0x080033b1
 8003050:	08003411 	.word	0x08003411
 8003054:	0800343d 	.word	0x0800343d
 8003058:	08003469 	.word	0x08003469
 800305c:	080034e9 	.word	0x080034e9
				case PAR_POS: //1
					break;
				case PAR_CHK_ANG:	//2
					break;
				case PAR_P://3
					if(K_p>9.9)K_p=K_p+0.1;
 8003060:	4b74      	ldr	r3, [pc, #464]	@ (8003234 <UpDateEncoder+0x2e4>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4618      	mov	r0, r3
 8003066:	f7fd fa4f 	bl	8000508 <__aeabi_f2d>
 800306a:	a365      	add	r3, pc, #404	@ (adr r3, 8003200 <UpDateEncoder+0x2b0>)
 800306c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003070:	f7fd fd32 	bl	8000ad8 <__aeabi_dcmpgt>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d013      	beq.n	80030a2 <UpDateEncoder+0x152>
 800307a:	4b6e      	ldr	r3, [pc, #440]	@ (8003234 <UpDateEncoder+0x2e4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7fd fa42 	bl	8000508 <__aeabi_f2d>
 8003084:	a360      	add	r3, pc, #384	@ (adr r3, 8003208 <UpDateEncoder+0x2b8>)
 8003086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308a:	f7fd f8df 	bl	800024c <__adddf3>
 800308e:	4602      	mov	r2, r0
 8003090:	460b      	mov	r3, r1
 8003092:	4610      	mov	r0, r2
 8003094:	4619      	mov	r1, r3
 8003096:	f7fd fd87 	bl	8000ba8 <__aeabi_d2f>
 800309a:	4603      	mov	r3, r0
 800309c:	4a65      	ldr	r2, [pc, #404]	@ (8003234 <UpDateEncoder+0x2e4>)
 800309e:	6013      	str	r3, [r2, #0]
 80030a0:	e012      	b.n	80030c8 <UpDateEncoder+0x178>
					else K_p=K_p+0.01;
 80030a2:	4b64      	ldr	r3, [pc, #400]	@ (8003234 <UpDateEncoder+0x2e4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fd fa2e 	bl	8000508 <__aeabi_f2d>
 80030ac:	a358      	add	r3, pc, #352	@ (adr r3, 8003210 <UpDateEncoder+0x2c0>)
 80030ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b2:	f7fd f8cb 	bl	800024c <__adddf3>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4610      	mov	r0, r2
 80030bc:	4619      	mov	r1, r3
 80030be:	f7fd fd73 	bl	8000ba8 <__aeabi_d2f>
 80030c2:	4603      	mov	r3, r0
 80030c4:	4a5b      	ldr	r2, [pc, #364]	@ (8003234 <UpDateEncoder+0x2e4>)
 80030c6:	6013      	str	r3, [r2, #0]
					if(K_p >99.9)K_p=0;
 80030c8:	4b5a      	ldr	r3, [pc, #360]	@ (8003234 <UpDateEncoder+0x2e4>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fd fa1b 	bl	8000508 <__aeabi_f2d>
 80030d2:	a351      	add	r3, pc, #324	@ (adr r3, 8003218 <UpDateEncoder+0x2c8>)
 80030d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d8:	f7fd fcfe 	bl	8000ad8 <__aeabi_dcmpgt>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d100      	bne.n	80030e4 <UpDateEncoder+0x194>
					break;
 80030e2:	e26b      	b.n	80035bc <UpDateEncoder+0x66c>
					if(K_p >99.9)K_p=0;
 80030e4:	4b53      	ldr	r3, [pc, #332]	@ (8003234 <UpDateEncoder+0x2e4>)
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]
					break;
 80030ec:	e266      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_I:
					if(K_i>9.9)K_i=K_i+0.1;
 80030ee:	4b52      	ldr	r3, [pc, #328]	@ (8003238 <UpDateEncoder+0x2e8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fd fa08 	bl	8000508 <__aeabi_f2d>
 80030f8:	a341      	add	r3, pc, #260	@ (adr r3, 8003200 <UpDateEncoder+0x2b0>)
 80030fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fe:	f7fd fceb 	bl	8000ad8 <__aeabi_dcmpgt>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d013      	beq.n	8003130 <UpDateEncoder+0x1e0>
 8003108:	4b4b      	ldr	r3, [pc, #300]	@ (8003238 <UpDateEncoder+0x2e8>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fd f9fb 	bl	8000508 <__aeabi_f2d>
 8003112:	a33d      	add	r3, pc, #244	@ (adr r3, 8003208 <UpDateEncoder+0x2b8>)
 8003114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003118:	f7fd f898 	bl	800024c <__adddf3>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4610      	mov	r0, r2
 8003122:	4619      	mov	r1, r3
 8003124:	f7fd fd40 	bl	8000ba8 <__aeabi_d2f>
 8003128:	4603      	mov	r3, r0
 800312a:	4a43      	ldr	r2, [pc, #268]	@ (8003238 <UpDateEncoder+0x2e8>)
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	e012      	b.n	8003156 <UpDateEncoder+0x206>
					else K_i=K_i+0.01;
 8003130:	4b41      	ldr	r3, [pc, #260]	@ (8003238 <UpDateEncoder+0x2e8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd f9e7 	bl	8000508 <__aeabi_f2d>
 800313a:	a335      	add	r3, pc, #212	@ (adr r3, 8003210 <UpDateEncoder+0x2c0>)
 800313c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003140:	f7fd f884 	bl	800024c <__adddf3>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4610      	mov	r0, r2
 800314a:	4619      	mov	r1, r3
 800314c:	f7fd fd2c 	bl	8000ba8 <__aeabi_d2f>
 8003150:	4603      	mov	r3, r0
 8003152:	4a39      	ldr	r2, [pc, #228]	@ (8003238 <UpDateEncoder+0x2e8>)
 8003154:	6013      	str	r3, [r2, #0]
					if(K_i >99.9)K_i=99.9;
 8003156:	4b38      	ldr	r3, [pc, #224]	@ (8003238 <UpDateEncoder+0x2e8>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f7fd f9d4 	bl	8000508 <__aeabi_f2d>
 8003160:	a32d      	add	r3, pc, #180	@ (adr r3, 8003218 <UpDateEncoder+0x2c8>)
 8003162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003166:	f7fd fcb7 	bl	8000ad8 <__aeabi_dcmpgt>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d100      	bne.n	8003172 <UpDateEncoder+0x222>
					break;
 8003170:	e224      	b.n	80035bc <UpDateEncoder+0x66c>
					if(K_i >99.9)K_i=99.9;
 8003172:	4b31      	ldr	r3, [pc, #196]	@ (8003238 <UpDateEncoder+0x2e8>)
 8003174:	4a31      	ldr	r2, [pc, #196]	@ (800323c <UpDateEncoder+0x2ec>)
 8003176:	601a      	str	r2, [r3, #0]
					break;
 8003178:	e220      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_D:
					if(K_d>9.9)K_d=K_d+0.1;
 800317a:	4b31      	ldr	r3, [pc, #196]	@ (8003240 <UpDateEncoder+0x2f0>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f7fd f9c2 	bl	8000508 <__aeabi_f2d>
 8003184:	a31e      	add	r3, pc, #120	@ (adr r3, 8003200 <UpDateEncoder+0x2b0>)
 8003186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318a:	f7fd fca5 	bl	8000ad8 <__aeabi_dcmpgt>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d013      	beq.n	80031bc <UpDateEncoder+0x26c>
 8003194:	4b2a      	ldr	r3, [pc, #168]	@ (8003240 <UpDateEncoder+0x2f0>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f7fd f9b5 	bl	8000508 <__aeabi_f2d>
 800319e:	a31a      	add	r3, pc, #104	@ (adr r3, 8003208 <UpDateEncoder+0x2b8>)
 80031a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a4:	f7fd f852 	bl	800024c <__adddf3>
 80031a8:	4602      	mov	r2, r0
 80031aa:	460b      	mov	r3, r1
 80031ac:	4610      	mov	r0, r2
 80031ae:	4619      	mov	r1, r3
 80031b0:	f7fd fcfa 	bl	8000ba8 <__aeabi_d2f>
 80031b4:	4603      	mov	r3, r0
 80031b6:	4a22      	ldr	r2, [pc, #136]	@ (8003240 <UpDateEncoder+0x2f0>)
 80031b8:	6013      	str	r3, [r2, #0]
 80031ba:	e012      	b.n	80031e2 <UpDateEncoder+0x292>
					else K_d=K_d+0.01;
 80031bc:	4b20      	ldr	r3, [pc, #128]	@ (8003240 <UpDateEncoder+0x2f0>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7fd f9a1 	bl	8000508 <__aeabi_f2d>
 80031c6:	a312      	add	r3, pc, #72	@ (adr r3, 8003210 <UpDateEncoder+0x2c0>)
 80031c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031cc:	f7fd f83e 	bl	800024c <__adddf3>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4610      	mov	r0, r2
 80031d6:	4619      	mov	r1, r3
 80031d8:	f7fd fce6 	bl	8000ba8 <__aeabi_d2f>
 80031dc:	4603      	mov	r3, r0
 80031de:	4a18      	ldr	r2, [pc, #96]	@ (8003240 <UpDateEncoder+0x2f0>)
 80031e0:	6013      	str	r3, [r2, #0]
					if(K_d >99.9)K_d=99.9;
 80031e2:	4b17      	ldr	r3, [pc, #92]	@ (8003240 <UpDateEncoder+0x2f0>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fd f98e 	bl	8000508 <__aeabi_f2d>
 80031ec:	a30a      	add	r3, pc, #40	@ (adr r3, 8003218 <UpDateEncoder+0x2c8>)
 80031ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f2:	f7fd fc71 	bl	8000ad8 <__aeabi_dcmpgt>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d123      	bne.n	8003244 <UpDateEncoder+0x2f4>
					break;
 80031fc:	e1de      	b.n	80035bc <UpDateEncoder+0x66c>
 80031fe:	bf00      	nop
 8003200:	cccccccd 	.word	0xcccccccd
 8003204:	4023cccc 	.word	0x4023cccc
 8003208:	9999999a 	.word	0x9999999a
 800320c:	3fb99999 	.word	0x3fb99999
 8003210:	47ae147b 	.word	0x47ae147b
 8003214:	3f847ae1 	.word	0x3f847ae1
 8003218:	9999999a 	.word	0x9999999a
 800321c:	4058f999 	.word	0x4058f999
 8003220:	40011000 	.word	0x40011000
 8003224:	2000058c 	.word	0x2000058c
 8003228:	20000594 	.word	0x20000594
 800322c:	20000548 	.word	0x20000548
 8003230:	20000018 	.word	0x20000018
 8003234:	200005a4 	.word	0x200005a4
 8003238:	200005a8 	.word	0x200005a8
 800323c:	42c7cccd 	.word	0x42c7cccd
 8003240:	200005ac 	.word	0x200005ac
					if(K_d >99.9)K_d=99.9;
 8003244:	4b9a      	ldr	r3, [pc, #616]	@ (80034b0 <UpDateEncoder+0x560>)
 8003246:	4a9b      	ldr	r2, [pc, #620]	@ (80034b4 <UpDateEncoder+0x564>)
 8003248:	601a      	str	r2, [r3, #0]
					break;
 800324a:	e1b7      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_MAX:
					K_max=K_max+0.1;
 800324c:	4b9a      	ldr	r3, [pc, #616]	@ (80034b8 <UpDateEncoder+0x568>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7fd f959 	bl	8000508 <__aeabi_f2d>
 8003256:	a394      	add	r3, pc, #592	@ (adr r3, 80034a8 <UpDateEncoder+0x558>)
 8003258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325c:	f7fc fff6 	bl	800024c <__adddf3>
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	4610      	mov	r0, r2
 8003266:	4619      	mov	r1, r3
 8003268:	f7fd fc9e 	bl	8000ba8 <__aeabi_d2f>
 800326c:	4603      	mov	r3, r0
 800326e:	4a92      	ldr	r2, [pc, #584]	@ (80034b8 <UpDateEncoder+0x568>)
 8003270:	6013      	str	r3, [r2, #0]
					if(K_max>24.0) K_max=24.0;
 8003272:	4b91      	ldr	r3, [pc, #580]	@ (80034b8 <UpDateEncoder+0x568>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4991      	ldr	r1, [pc, #580]	@ (80034bc <UpDateEncoder+0x56c>)
 8003278:	4618      	mov	r0, r3
 800327a:	f7fd ffaf 	bl	80011dc <__aeabi_fcmpgt>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d100      	bne.n	8003286 <UpDateEncoder+0x336>
					break;
 8003284:	e19a      	b.n	80035bc <UpDateEncoder+0x66c>
					if(K_max>24.0) K_max=24.0;
 8003286:	4b8c      	ldr	r3, [pc, #560]	@ (80034b8 <UpDateEncoder+0x568>)
 8003288:	4a8c      	ldr	r2, [pc, #560]	@ (80034bc <UpDateEncoder+0x56c>)
 800328a:	601a      	str	r2, [r3, #0]
					break;
 800328c:	e196      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_MIN:
					K_min=K_min+0.1;
 800328e:	4b8c      	ldr	r3, [pc, #560]	@ (80034c0 <UpDateEncoder+0x570>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd f938 	bl	8000508 <__aeabi_f2d>
 8003298:	a383      	add	r3, pc, #524	@ (adr r3, 80034a8 <UpDateEncoder+0x558>)
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	f7fc ffd5 	bl	800024c <__adddf3>
 80032a2:	4602      	mov	r2, r0
 80032a4:	460b      	mov	r3, r1
 80032a6:	4610      	mov	r0, r2
 80032a8:	4619      	mov	r1, r3
 80032aa:	f7fd fc7d 	bl	8000ba8 <__aeabi_d2f>
 80032ae:	4603      	mov	r3, r0
 80032b0:	4a83      	ldr	r2, [pc, #524]	@ (80034c0 <UpDateEncoder+0x570>)
 80032b2:	6013      	str	r3, [r2, #0]
					if(K_min > 24.0) K_min=24.0;
 80032b4:	4b82      	ldr	r3, [pc, #520]	@ (80034c0 <UpDateEncoder+0x570>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4980      	ldr	r1, [pc, #512]	@ (80034bc <UpDateEncoder+0x56c>)
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7fd ff8e 	bl	80011dc <__aeabi_fcmpgt>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d100      	bne.n	80032c8 <UpDateEncoder+0x378>
					break;
 80032c6:	e179      	b.n	80035bc <UpDateEncoder+0x66c>
					if(K_min > 24.0) K_min=24.0;
 80032c8:	4b7d      	ldr	r3, [pc, #500]	@ (80034c0 <UpDateEncoder+0x570>)
 80032ca:	4a7c      	ldr	r2, [pc, #496]	@ (80034bc <UpDateEncoder+0x56c>)
 80032cc:	601a      	str	r2, [r3, #0]
					break;
 80032ce:	e175      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_MODEL://Control mode
					if(CurrentModel < 3){
 80032d0:	4b7c      	ldr	r3, [pc, #496]	@ (80034c4 <UpDateEncoder+0x574>)
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d812      	bhi.n	8003300 <UpDateEncoder+0x3b0>
						if(CurrentModel >= 0){
 80032da:	4b7a      	ldr	r3, [pc, #488]	@ (80034c4 <UpDateEncoder+0x574>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
							CurrentModel = CurrentModel+1;
 80032de:	4b79      	ldr	r3, [pc, #484]	@ (80034c4 <UpDateEncoder+0x574>)
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	3301      	adds	r3, #1
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	4b76      	ldr	r3, [pc, #472]	@ (80034c4 <UpDateEncoder+0x574>)
 80032ea:	701a      	strb	r2, [r3, #0]
							if(CurrentModel > 2) CurrentModel=2;
 80032ec:	4b75      	ldr	r3, [pc, #468]	@ (80034c4 <UpDateEncoder+0x574>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	f240 8161 	bls.w	80035ba <UpDateEncoder+0x66a>
 80032f8:	4b72      	ldr	r3, [pc, #456]	@ (80034c4 <UpDateEncoder+0x574>)
 80032fa:	2202      	movs	r2, #2
 80032fc:	701a      	strb	r2, [r3, #0]
							CurrentModel = 0;
						}
					}else{
						CurrentModel = 2;
					}
					break;
 80032fe:	e15c      	b.n	80035ba <UpDateEncoder+0x66a>
						CurrentModel = 2;
 8003300:	4b70      	ldr	r3, [pc, #448]	@ (80034c4 <UpDateEncoder+0x574>)
 8003302:	2202      	movs	r2, #2
 8003304:	701a      	strb	r2, [r3, #0]
					break;
 8003306:	e158      	b.n	80035ba <UpDateEncoder+0x66a>
				case PAR_DISP://Display Mode
					if(DisplayMode < 3) DisplayMode=DisplayMode+1;
 8003308:	4b6f      	ldr	r3, [pc, #444]	@ (80034c8 <UpDateEncoder+0x578>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d807      	bhi.n	8003322 <UpDateEncoder+0x3d2>
 8003312:	4b6d      	ldr	r3, [pc, #436]	@ (80034c8 <UpDateEncoder+0x578>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	b2db      	uxtb	r3, r3
 8003318:	3301      	adds	r3, #1
 800331a:	b2da      	uxtb	r2, r3
 800331c:	4b6a      	ldr	r3, [pc, #424]	@ (80034c8 <UpDateEncoder+0x578>)
 800331e:	701a      	strb	r2, [r3, #0]
					else DisplayMode=2;

					break;
 8003320:	e14c      	b.n	80035bc <UpDateEncoder+0x66c>
					else DisplayMode=2;
 8003322:	4b69      	ldr	r3, [pc, #420]	@ (80034c8 <UpDateEncoder+0x578>)
 8003324:	2202      	movs	r2, #2
 8003326:	701a      	strb	r2, [r3, #0]
					break;
 8003328:	e148      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_MULTI://Multi Tension
					if(StepTension < 24){
 800332a:	4b68      	ldr	r3, [pc, #416]	@ (80034cc <UpDateEncoder+0x57c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4963      	ldr	r1, [pc, #396]	@ (80034bc <UpDateEncoder+0x56c>)
 8003330:	4618      	mov	r0, r3
 8003332:	f7fd ff35 	bl	80011a0 <__aeabi_fcmplt>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d022      	beq.n	8003382 <UpDateEncoder+0x432>
						if(StepTension >= 0.0){
 800333c:	4b63      	ldr	r3, [pc, #396]	@ (80034cc <UpDateEncoder+0x57c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f04f 0100 	mov.w	r1, #0
 8003344:	4618      	mov	r0, r3
 8003346:	f7fd ff3f 	bl	80011c8 <__aeabi_fcmpge>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d013      	beq.n	8003378 <UpDateEncoder+0x428>
							StepTension = StepTension+0.1;
 8003350:	4b5e      	ldr	r3, [pc, #376]	@ (80034cc <UpDateEncoder+0x57c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4618      	mov	r0, r3
 8003356:	f7fd f8d7 	bl	8000508 <__aeabi_f2d>
 800335a:	a353      	add	r3, pc, #332	@ (adr r3, 80034a8 <UpDateEncoder+0x558>)
 800335c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003360:	f7fc ff74 	bl	800024c <__adddf3>
 8003364:	4602      	mov	r2, r0
 8003366:	460b      	mov	r3, r1
 8003368:	4610      	mov	r0, r2
 800336a:	4619      	mov	r1, r3
 800336c:	f7fd fc1c 	bl	8000ba8 <__aeabi_d2f>
 8003370:	4603      	mov	r3, r0
 8003372:	4a56      	ldr	r2, [pc, #344]	@ (80034cc <UpDateEncoder+0x57c>)
 8003374:	6013      	str	r3, [r2, #0]
							StepTension = 0;
						}
					}else{
						StepTension = 24;
					}
					break;
 8003376:	e121      	b.n	80035bc <UpDateEncoder+0x66c>
							StepTension = 0;
 8003378:	4b54      	ldr	r3, [pc, #336]	@ (80034cc <UpDateEncoder+0x57c>)
 800337a:	f04f 0200 	mov.w	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
					break;
 8003380:	e11c      	b.n	80035bc <UpDateEncoder+0x66c>
						StepTension = 24;
 8003382:	4b52      	ldr	r3, [pc, #328]	@ (80034cc <UpDateEncoder+0x57c>)
 8003384:	4a4d      	ldr	r2, [pc, #308]	@ (80034bc <UpDateEncoder+0x56c>)
 8003386:	601a      	str	r2, [r3, #0]
					break;
 8003388:	e118      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_LOADCELL_OFFSET://
					if(LoadCell_OffSetValue < 100){
 800338a:	4b51      	ldr	r3, [pc, #324]	@ (80034d0 <UpDateEncoder+0x580>)
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	b29b      	uxth	r3, r3
 8003390:	2b63      	cmp	r3, #99	@ 0x63
 8003392:	d809      	bhi.n	80033a8 <UpDateEncoder+0x458>
						if(LoadCell_OffSetValue >= 0){
 8003394:	4b4e      	ldr	r3, [pc, #312]	@ (80034d0 <UpDateEncoder+0x580>)
 8003396:	881b      	ldrh	r3, [r3, #0]
							LoadCell_OffSetValue = LoadCell_OffSetValue+1;
 8003398:	4b4d      	ldr	r3, [pc, #308]	@ (80034d0 <UpDateEncoder+0x580>)
 800339a:	881b      	ldrh	r3, [r3, #0]
 800339c:	b29b      	uxth	r3, r3
 800339e:	3301      	adds	r3, #1
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	4b4b      	ldr	r3, [pc, #300]	@ (80034d0 <UpDateEncoder+0x580>)
 80033a4:	801a      	strh	r2, [r3, #0]
							LoadCell_OffSetValue = 0;
						}
					}else{
						LoadCell_OffSetValue = 100;
					}
					break;
 80033a6:	e109      	b.n	80035bc <UpDateEncoder+0x66c>
						LoadCell_OffSetValue = 100;
 80033a8:	4b49      	ldr	r3, [pc, #292]	@ (80034d0 <UpDateEncoder+0x580>)
 80033aa:	2264      	movs	r2, #100	@ 0x64
 80033ac:	801a      	strh	r2, [r3, #0]
					break;
 80033ae:	e105      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_ADGAIN://
					if(AdGain < 10){
 80033b0:	4b48      	ldr	r3, [pc, #288]	@ (80034d4 <UpDateEncoder+0x584>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4948      	ldr	r1, [pc, #288]	@ (80034d8 <UpDateEncoder+0x588>)
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7fd fef2 	bl	80011a0 <__aeabi_fcmplt>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d022      	beq.n	8003408 <UpDateEncoder+0x4b8>
						if(AdGain>= 0.0){
 80033c2:	4b44      	ldr	r3, [pc, #272]	@ (80034d4 <UpDateEncoder+0x584>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f04f 0100 	mov.w	r1, #0
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fd fefc 	bl	80011c8 <__aeabi_fcmpge>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d013      	beq.n	80033fe <UpDateEncoder+0x4ae>
							AdGain=AdGain+0.1;
 80033d6:	4b3f      	ldr	r3, [pc, #252]	@ (80034d4 <UpDateEncoder+0x584>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fd f894 	bl	8000508 <__aeabi_f2d>
 80033e0:	a331      	add	r3, pc, #196	@ (adr r3, 80034a8 <UpDateEncoder+0x558>)
 80033e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e6:	f7fc ff31 	bl	800024c <__adddf3>
 80033ea:	4602      	mov	r2, r0
 80033ec:	460b      	mov	r3, r1
 80033ee:	4610      	mov	r0, r2
 80033f0:	4619      	mov	r1, r3
 80033f2:	f7fd fbd9 	bl	8000ba8 <__aeabi_d2f>
 80033f6:	4603      	mov	r3, r0
 80033f8:	4a36      	ldr	r2, [pc, #216]	@ (80034d4 <UpDateEncoder+0x584>)
 80033fa:	6013      	str	r3, [r2, #0]
							AdGain=0;
						}
					}else{
						AdGain=10;
					}
					break;
 80033fc:	e0de      	b.n	80035bc <UpDateEncoder+0x66c>
							AdGain=0;
 80033fe:	4b35      	ldr	r3, [pc, #212]	@ (80034d4 <UpDateEncoder+0x584>)
 8003400:	f04f 0200 	mov.w	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
					break;
 8003406:	e0d9      	b.n	80035bc <UpDateEncoder+0x66c>
						AdGain=10;
 8003408:	4b32      	ldr	r3, [pc, #200]	@ (80034d4 <UpDateEncoder+0x584>)
 800340a:	4a33      	ldr	r2, [pc, #204]	@ (80034d8 <UpDateEncoder+0x588>)
 800340c:	601a      	str	r2, [r3, #0]
					break;
 800340e:	e0d5      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_PLIMIT://
					if(MaxValue < 999){
 8003410:	4b32      	ldr	r3, [pc, #200]	@ (80034dc <UpDateEncoder+0x58c>)
 8003412:	881b      	ldrh	r3, [r3, #0]
 8003414:	b29b      	uxth	r3, r3
 8003416:	f240 32e6 	movw	r2, #998	@ 0x3e6
 800341a:	4293      	cmp	r3, r2
 800341c:	d809      	bhi.n	8003432 <UpDateEncoder+0x4e2>
						if(MaxValue>= 0){
 800341e:	4b2f      	ldr	r3, [pc, #188]	@ (80034dc <UpDateEncoder+0x58c>)
 8003420:	881b      	ldrh	r3, [r3, #0]
							MaxValue=MaxValue+1;
 8003422:	4b2e      	ldr	r3, [pc, #184]	@ (80034dc <UpDateEncoder+0x58c>)
 8003424:	881b      	ldrh	r3, [r3, #0]
 8003426:	b29b      	uxth	r3, r3
 8003428:	3301      	adds	r3, #1
 800342a:	b29a      	uxth	r2, r3
 800342c:	4b2b      	ldr	r3, [pc, #172]	@ (80034dc <UpDateEncoder+0x58c>)
 800342e:	801a      	strh	r2, [r3, #0]
							MaxValue=0;
						}
					}else{
						MaxValue=999;
					}
					break;
 8003430:	e0c4      	b.n	80035bc <UpDateEncoder+0x66c>
						MaxValue=999;
 8003432:	4b2a      	ldr	r3, [pc, #168]	@ (80034dc <UpDateEncoder+0x58c>)
 8003434:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003438:	801a      	strh	r2, [r3, #0]
					break;
 800343a:	e0bf      	b.n	80035bc <UpDateEncoder+0x66c>
				case PAR_MLIMIT://
					if(MinValue < 999){
 800343c:	4b28      	ldr	r3, [pc, #160]	@ (80034e0 <UpDateEncoder+0x590>)
 800343e:	881b      	ldrh	r3, [r3, #0]
 8003440:	b29b      	uxth	r3, r3
 8003442:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8003446:	4293      	cmp	r3, r2
 8003448:	d809      	bhi.n	800345e <UpDateEncoder+0x50e>
						if(MinValue>= 0){
 800344a:	4b25      	ldr	r3, [pc, #148]	@ (80034e0 <UpDateEncoder+0x590>)
 800344c:	881b      	ldrh	r3, [r3, #0]
							MinValue=MinValue+1;
 800344e:	4b24      	ldr	r3, [pc, #144]	@ (80034e0 <UpDateEncoder+0x590>)
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	b29b      	uxth	r3, r3
 8003454:	3301      	adds	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	4b21      	ldr	r3, [pc, #132]	@ (80034e0 <UpDateEncoder+0x590>)
 800345a:	801a      	strh	r2, [r3, #0]
							MinValue=0;
						}
					}else{
						MinValue=999;
					}
					break;
 800345c:	e0ae      	b.n	80035bc <UpDateEncoder+0x66c>
						MinValue=999;
 800345e:	4b20      	ldr	r3, [pc, #128]	@ (80034e0 <UpDateEncoder+0x590>)
 8003460:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003464:	801a      	strh	r2, [r3, #0]
					break;
 8003466:	e0a9      	b.n	80035bc <UpDateEncoder+0x66c>

				case PAR_LOADCELL_SPAN_L://
					if(LoadCell_SpanValueLow < 1500){
 8003468:	4b1e      	ldr	r3, [pc, #120]	@ (80034e4 <UpDateEncoder+0x594>)
 800346a:	881b      	ldrh	r3, [r3, #0]
 800346c:	b29b      	uxth	r3, r3
 800346e:	f240 52db 	movw	r2, #1499	@ 0x5db
 8003472:	4293      	cmp	r3, r2
 8003474:	d810      	bhi.n	8003498 <UpDateEncoder+0x548>
						if(LoadCell_SpanValueLow> 0){
 8003476:	4b1b      	ldr	r3, [pc, #108]	@ (80034e4 <UpDateEncoder+0x594>)
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	b29b      	uxth	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d007      	beq.n	8003490 <UpDateEncoder+0x540>
							LoadCell_SpanValueLow=LoadCell_SpanValueLow+1;
 8003480:	4b18      	ldr	r3, [pc, #96]	@ (80034e4 <UpDateEncoder+0x594>)
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	b29b      	uxth	r3, r3
 8003486:	3301      	adds	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	4b16      	ldr	r3, [pc, #88]	@ (80034e4 <UpDateEncoder+0x594>)
 800348c:	801a      	strh	r2, [r3, #0]
							LoadCell_SpanValueLow=0;
						}
					}else{
						LoadCell_SpanValueLow=1500;
					}
					break;
 800348e:	e095      	b.n	80035bc <UpDateEncoder+0x66c>
							LoadCell_SpanValueLow=0;
 8003490:	4b14      	ldr	r3, [pc, #80]	@ (80034e4 <UpDateEncoder+0x594>)
 8003492:	2200      	movs	r2, #0
 8003494:	801a      	strh	r2, [r3, #0]
					break;
 8003496:	e091      	b.n	80035bc <UpDateEncoder+0x66c>
						LoadCell_SpanValueLow=1500;
 8003498:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <UpDateEncoder+0x594>)
 800349a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800349e:	801a      	strh	r2, [r3, #0]
					break;
 80034a0:	e08c      	b.n	80035bc <UpDateEncoder+0x66c>
 80034a2:	bf00      	nop
 80034a4:	f3af 8000 	nop.w
 80034a8:	9999999a 	.word	0x9999999a
 80034ac:	3fb99999 	.word	0x3fb99999
 80034b0:	200005ac 	.word	0x200005ac
 80034b4:	42c7cccd 	.word	0x42c7cccd
 80034b8:	200005b4 	.word	0x200005b4
 80034bc:	41c00000 	.word	0x41c00000
 80034c0:	200005b0 	.word	0x200005b0
 80034c4:	200005cc 	.word	0x200005cc
 80034c8:	200005cd 	.word	0x200005cd
 80034cc:	200005b8 	.word	0x200005b8
 80034d0:	200005d0 	.word	0x200005d0
 80034d4:	200005bc 	.word	0x200005bc
 80034d8:	41200000 	.word	0x41200000
 80034dc:	200005d6 	.word	0x200005d6
 80034e0:	200005d8 	.word	0x200005d8
 80034e4:	200005d2 	.word	0x200005d2
				case PAR_LOADCELL_SPAN_H://
					if(LoadCell_SpanValueHigh < 1500){
 80034e8:	4b9f      	ldr	r3, [pc, #636]	@ (8003768 <UpDateEncoder+0x818>)
 80034ea:	881b      	ldrh	r3, [r3, #0]
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	f240 52db 	movw	r2, #1499	@ 0x5db
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d810      	bhi.n	8003518 <UpDateEncoder+0x5c8>
						if(LoadCell_SpanValueHigh> 0){
 80034f6:	4b9c      	ldr	r3, [pc, #624]	@ (8003768 <UpDateEncoder+0x818>)
 80034f8:	881b      	ldrh	r3, [r3, #0]
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d007      	beq.n	8003510 <UpDateEncoder+0x5c0>
							LoadCell_SpanValueHigh=LoadCell_SpanValueHigh+1;
 8003500:	4b99      	ldr	r3, [pc, #612]	@ (8003768 <UpDateEncoder+0x818>)
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	b29b      	uxth	r3, r3
 8003506:	3301      	adds	r3, #1
 8003508:	b29a      	uxth	r2, r3
 800350a:	4b97      	ldr	r3, [pc, #604]	@ (8003768 <UpDateEncoder+0x818>)
 800350c:	801a      	strh	r2, [r3, #0]
							LoadCell_SpanValueHigh=0;
						}
					}else{
						LoadCell_SpanValueHigh=1500;
					}
					break;
 800350e:	e055      	b.n	80035bc <UpDateEncoder+0x66c>
							LoadCell_SpanValueHigh=0;
 8003510:	4b95      	ldr	r3, [pc, #596]	@ (8003768 <UpDateEncoder+0x818>)
 8003512:	2200      	movs	r2, #0
 8003514:	801a      	strh	r2, [r3, #0]
					break;
 8003516:	e051      	b.n	80035bc <UpDateEncoder+0x66c>
						LoadCell_SpanValueHigh=1500;
 8003518:	4b93      	ldr	r3, [pc, #588]	@ (8003768 <UpDateEncoder+0x818>)
 800351a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800351e:	801a      	strh	r2, [r3, #0]
					break;
 8003520:	e04c      	b.n	80035bc <UpDateEncoder+0x66c>
					//printf(" Display default\n");
					break;
				}//end of switch
			}else{  //Run

				fadcVal=fadcVal+0.1;
 8003522:	4b92      	ldr	r3, [pc, #584]	@ (800376c <UpDateEncoder+0x81c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7fc ffee 	bl	8000508 <__aeabi_f2d>
 800352c:	a388      	add	r3, pc, #544	@ (adr r3, 8003750 <UpDateEncoder+0x800>)
 800352e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003532:	f7fc fe8b 	bl	800024c <__adddf3>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4610      	mov	r0, r2
 800353c:	4619      	mov	r1, r3
 800353e:	f7fd fb33 	bl	8000ba8 <__aeabi_d2f>
 8003542:	4603      	mov	r3, r0
 8003544:	4a89      	ldr	r2, [pc, #548]	@ (800376c <UpDateEncoder+0x81c>)
 8003546:	6013      	str	r3, [r2, #0]
				if(fadcVal < 0) fadcVal=0;
 8003548:	4b88      	ldr	r3, [pc, #544]	@ (800376c <UpDateEncoder+0x81c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f04f 0100 	mov.w	r1, #0
 8003550:	4618      	mov	r0, r3
 8003552:	f7fd fe25 	bl	80011a0 <__aeabi_fcmplt>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d004      	beq.n	8003566 <UpDateEncoder+0x616>
 800355c:	4b83      	ldr	r3, [pc, #524]	@ (800376c <UpDateEncoder+0x81c>)
 800355e:	f04f 0200 	mov.w	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	e00b      	b.n	800357e <UpDateEncoder+0x62e>
				else if (fadcVal >24)fadcVal=24;
 8003566:	4b81      	ldr	r3, [pc, #516]	@ (800376c <UpDateEncoder+0x81c>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4981      	ldr	r1, [pc, #516]	@ (8003770 <UpDateEncoder+0x820>)
 800356c:	4618      	mov	r0, r3
 800356e:	f7fd fe35 	bl	80011dc <__aeabi_fcmpgt>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <UpDateEncoder+0x62e>
 8003578:	4b7c      	ldr	r3, [pc, #496]	@ (800376c <UpDateEncoder+0x81c>)
 800357a:	4a7d      	ldr	r2, [pc, #500]	@ (8003770 <UpDateEncoder+0x820>)
 800357c:	601a      	str	r2, [r3, #0]
				DataManager(CmdReadVariable,CurrentModel,PAR_fAdcValue);//CompfadcVal�� ���� ����
 800357e:	4b7d      	ldr	r3, [pc, #500]	@ (8003774 <UpDateEncoder+0x824>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2212      	movs	r2, #18
 8003586:	4619      	mov	r1, r3
 8003588:	2002      	movs	r0, #2
 800358a:	f000 fb55 	bl	8003c38 <DataManager>
				if(CompfadcVal != fadcVal){
 800358e:	4b7a      	ldr	r3, [pc, #488]	@ (8003778 <UpDateEncoder+0x828>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a76      	ldr	r2, [pc, #472]	@ (800376c <UpDateEncoder+0x81c>)
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	4611      	mov	r1, r2
 8003598:	4618      	mov	r0, r3
 800359a:	f7fd fdf7 	bl	800118c <__aeabi_fcmpeq>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10b      	bne.n	80035bc <UpDateEncoder+0x66c>
					DataManager(CmdWriteEeprom,CurrentModel,PAR_fAdcValue);////�ټǺ������� ����
 80035a4:	4b73      	ldr	r3, [pc, #460]	@ (8003774 <UpDateEncoder+0x824>)
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2212      	movs	r2, #18
 80035ac:	4619      	mov	r1, r3
 80035ae:	2000      	movs	r0, #0
 80035b0:	f000 fb42 	bl	8003c38 <DataManager>
 80035b4:	e002      	b.n	80035bc <UpDateEncoder+0x66c>
					break;
 80035b6:	bf00      	nop
 80035b8:	e000      	b.n	80035bc <UpDateEncoder+0x66c>
					break;
 80035ba:	bf00      	nop
				//DacValue=(uint32_t) (fadcVal/0.008);
				//WrEepromFloat(fadcVal,100+(150*CurrentModel));	//�ټǺ���
			}
		}
	}
	if(sum == 0x0e || sum == 0x07 || sum == 0x01 || sum == 0x08){
 80035bc:	793b      	ldrb	r3, [r7, #4]
 80035be:	2b0e      	cmp	r3, #14
 80035c0:	d009      	beq.n	80035d6 <UpDateEncoder+0x686>
 80035c2:	793b      	ldrb	r3, [r7, #4]
 80035c4:	2b07      	cmp	r3, #7
 80035c6:	d006      	beq.n	80035d6 <UpDateEncoder+0x686>
 80035c8:	793b      	ldrb	r3, [r7, #4]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d003      	beq.n	80035d6 <UpDateEncoder+0x686>
 80035ce:	793b      	ldrb	r3, [r7, #4]
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	f040 830e 	bne.w	8003bf2 <UpDateEncoder+0xca2>
		//printf("<========Rotary sw CCW  \r\n");
		OffsetCnt++;
 80035d6:	4b69      	ldr	r3, [pc, #420]	@ (800377c <UpDateEncoder+0x82c>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	3301      	adds	r3, #1
 80035dc:	b2da      	uxtb	r2, r3
 80035de:	4b67      	ldr	r3, [pc, #412]	@ (800377c <UpDateEncoder+0x82c>)
 80035e0:	701a      	strb	r2, [r3, #0]
		if(OffsetCnt>3){
 80035e2:	4b66      	ldr	r3, [pc, #408]	@ (800377c <UpDateEncoder+0x82c>)
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	2b03      	cmp	r3, #3
 80035e8:	f240 8303 	bls.w	8003bf2 <UpDateEncoder+0xca2>
			OffsetCnt=0;
 80035ec:	4b63      	ldr	r3, [pc, #396]	@ (800377c <UpDateEncoder+0x82c>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	701a      	strb	r2, [r3, #0]
			if(IsRunMode == EDIT){
 80035f2:	4b63      	ldr	r3, [pc, #396]	@ (8003780 <UpDateEncoder+0x830>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d116      	bne.n	8003628 <UpDateEncoder+0x6d8>
				Parameter--;
 80035fa:	4b62      	ldr	r3, [pc, #392]	@ (8003784 <UpDateEncoder+0x834>)
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	3b01      	subs	r3, #1
 8003600:	b2da      	uxtb	r2, r3
 8003602:	4b60      	ldr	r3, [pc, #384]	@ (8003784 <UpDateEncoder+0x834>)
 8003604:	701a      	strb	r2, [r3, #0]
				if(Parameter < 1) Parameter=16;
 8003606:	4b5f      	ldr	r3, [pc, #380]	@ (8003784 <UpDateEncoder+0x834>)
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d103      	bne.n	8003616 <UpDateEncoder+0x6c6>
 800360e:	4b5d      	ldr	r3, [pc, #372]	@ (8003784 <UpDateEncoder+0x834>)
 8003610:	2210      	movs	r2, #16
 8003612:	701a      	strb	r2, [r3, #0]
 8003614:	e2ed      	b.n	8003bf2 <UpDateEncoder+0xca2>
				else if (Parameter >16)Parameter=1;
 8003616:	4b5b      	ldr	r3, [pc, #364]	@ (8003784 <UpDateEncoder+0x834>)
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	2b10      	cmp	r3, #16
 800361c:	f240 82e9 	bls.w	8003bf2 <UpDateEncoder+0xca2>
 8003620:	4b58      	ldr	r3, [pc, #352]	@ (8003784 <UpDateEncoder+0x834>)
 8003622:	2201      	movs	r2, #1
 8003624:	701a      	strb	r2, [r3, #0]
 8003626:	e2e4      	b.n	8003bf2 <UpDateEncoder+0xca2>
			}else if(IsRunMode == EDIT_DATA){
 8003628:	4b55      	ldr	r3, [pc, #340]	@ (8003780 <UpDateEncoder+0x830>)
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b02      	cmp	r3, #2
 800362e:	f040 8295 	bne.w	8003b5c <UpDateEncoder+0xc0c>

				switch(Parameter){
 8003632:	4b54      	ldr	r3, [pc, #336]	@ (8003784 <UpDateEncoder+0x834>)
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	3b01      	subs	r3, #1
 8003638:	2b0f      	cmp	r3, #15
 800363a:	f200 828b 	bhi.w	8003b54 <UpDateEncoder+0xc04>
 800363e:	a201      	add	r2, pc, #4	@ (adr r2, 8003644 <UpDateEncoder+0x6f4>)
 8003640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003644:	080038eb 	.word	0x080038eb
 8003648:	08003bf1 	.word	0x08003bf1
 800364c:	08003685 	.word	0x08003685
 8003650:	0800370d 	.word	0x0800370d
 8003654:	080037d7 	.word	0x080037d7
 8003658:	0800385f 	.word	0x0800385f
 800365c:	080038a5 	.word	0x080038a5
 8003660:	08003bf1 	.word	0x08003bf1
 8003664:	08003923 	.word	0x08003923
 8003668:	08003945 	.word	0x08003945
 800366c:	080039a5 	.word	0x080039a5
 8003670:	08003a15 	.word	0x08003a15
 8003674:	08003a75 	.word	0x08003a75
 8003678:	08003aad 	.word	0x08003aad
 800367c:	08003ae5 	.word	0x08003ae5
 8003680:	08003b1d 	.word	0x08003b1d
					case PAR_POS: //1
							break;
					case PAR_CHK_ANG:	//2
							break;
					case PAR_P://3
							if(K_p>9.9)K_p=K_p-0.1;
 8003684:	4b40      	ldr	r3, [pc, #256]	@ (8003788 <UpDateEncoder+0x838>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4618      	mov	r0, r3
 800368a:	f7fc ff3d 	bl	8000508 <__aeabi_f2d>
 800368e:	a332      	add	r3, pc, #200	@ (adr r3, 8003758 <UpDateEncoder+0x808>)
 8003690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003694:	f7fd fa20 	bl	8000ad8 <__aeabi_dcmpgt>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d013      	beq.n	80036c6 <UpDateEncoder+0x776>
 800369e:	4b3a      	ldr	r3, [pc, #232]	@ (8003788 <UpDateEncoder+0x838>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fc ff30 	bl	8000508 <__aeabi_f2d>
 80036a8:	a329      	add	r3, pc, #164	@ (adr r3, 8003750 <UpDateEncoder+0x800>)
 80036aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ae:	f7fc fdcb 	bl	8000248 <__aeabi_dsub>
 80036b2:	4602      	mov	r2, r0
 80036b4:	460b      	mov	r3, r1
 80036b6:	4610      	mov	r0, r2
 80036b8:	4619      	mov	r1, r3
 80036ba:	f7fd fa75 	bl	8000ba8 <__aeabi_d2f>
 80036be:	4603      	mov	r3, r0
 80036c0:	4a31      	ldr	r2, [pc, #196]	@ (8003788 <UpDateEncoder+0x838>)
 80036c2:	6013      	str	r3, [r2, #0]
 80036c4:	e012      	b.n	80036ec <UpDateEncoder+0x79c>
							else K_p=K_p-0.01;
 80036c6:	4b30      	ldr	r3, [pc, #192]	@ (8003788 <UpDateEncoder+0x838>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fc ff1c 	bl	8000508 <__aeabi_f2d>
 80036d0:	a323      	add	r3, pc, #140	@ (adr r3, 8003760 <UpDateEncoder+0x810>)
 80036d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d6:	f7fc fdb7 	bl	8000248 <__aeabi_dsub>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4610      	mov	r0, r2
 80036e0:	4619      	mov	r1, r3
 80036e2:	f7fd fa61 	bl	8000ba8 <__aeabi_d2f>
 80036e6:	4603      	mov	r3, r0
 80036e8:	4a27      	ldr	r2, [pc, #156]	@ (8003788 <UpDateEncoder+0x838>)
 80036ea:	6013      	str	r3, [r2, #0]
							if(K_p <0)K_p=0.0;
 80036ec:	4b26      	ldr	r3, [pc, #152]	@ (8003788 <UpDateEncoder+0x838>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f04f 0100 	mov.w	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fd fd53 	bl	80011a0 <__aeabi_fcmplt>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d100      	bne.n	8003702 <UpDateEncoder+0x7b2>
							break;
 8003700:	e277      	b.n	8003bf2 <UpDateEncoder+0xca2>
							if(K_p <0)K_p=0.0;
 8003702:	4b21      	ldr	r3, [pc, #132]	@ (8003788 <UpDateEncoder+0x838>)
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	601a      	str	r2, [r3, #0]
							break;
 800370a:	e272      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_I:
							if(K_i>9.9)K_i=K_i-0.1;
 800370c:	4b1f      	ldr	r3, [pc, #124]	@ (800378c <UpDateEncoder+0x83c>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f7fc fef9 	bl	8000508 <__aeabi_f2d>
 8003716:	a310      	add	r3, pc, #64	@ (adr r3, 8003758 <UpDateEncoder+0x808>)
 8003718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371c:	f7fd f9dc 	bl	8000ad8 <__aeabi_dcmpgt>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d034      	beq.n	8003790 <UpDateEncoder+0x840>
 8003726:	4b19      	ldr	r3, [pc, #100]	@ (800378c <UpDateEncoder+0x83c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4618      	mov	r0, r3
 800372c:	f7fc feec 	bl	8000508 <__aeabi_f2d>
 8003730:	a307      	add	r3, pc, #28	@ (adr r3, 8003750 <UpDateEncoder+0x800>)
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	f7fc fd87 	bl	8000248 <__aeabi_dsub>
 800373a:	4602      	mov	r2, r0
 800373c:	460b      	mov	r3, r1
 800373e:	4610      	mov	r0, r2
 8003740:	4619      	mov	r1, r3
 8003742:	f7fd fa31 	bl	8000ba8 <__aeabi_d2f>
 8003746:	4603      	mov	r3, r0
 8003748:	4a10      	ldr	r2, [pc, #64]	@ (800378c <UpDateEncoder+0x83c>)
 800374a:	6013      	str	r3, [r2, #0]
 800374c:	e033      	b.n	80037b6 <UpDateEncoder+0x866>
 800374e:	bf00      	nop
 8003750:	9999999a 	.word	0x9999999a
 8003754:	3fb99999 	.word	0x3fb99999
 8003758:	cccccccd 	.word	0xcccccccd
 800375c:	4023cccc 	.word	0x4023cccc
 8003760:	47ae147b 	.word	0x47ae147b
 8003764:	3f847ae1 	.word	0x3f847ae1
 8003768:	200005d4 	.word	0x200005d4
 800376c:	200005c0 	.word	0x200005c0
 8003770:	41c00000 	.word	0x41c00000
 8003774:	200005cc 	.word	0x200005cc
 8003778:	200005c4 	.word	0x200005c4
 800377c:	20000594 	.word	0x20000594
 8003780:	20000548 	.word	0x20000548
 8003784:	20000018 	.word	0x20000018
 8003788:	200005a4 	.word	0x200005a4
 800378c:	200005a8 	.word	0x200005a8
							else K_i=K_i-0.01;
 8003790:	4b97      	ldr	r3, [pc, #604]	@ (80039f0 <UpDateEncoder+0xaa0>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4618      	mov	r0, r3
 8003796:	f7fc feb7 	bl	8000508 <__aeabi_f2d>
 800379a:	a38f      	add	r3, pc, #572	@ (adr r3, 80039d8 <UpDateEncoder+0xa88>)
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	f7fc fd52 	bl	8000248 <__aeabi_dsub>
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	4610      	mov	r0, r2
 80037aa:	4619      	mov	r1, r3
 80037ac:	f7fd f9fc 	bl	8000ba8 <__aeabi_d2f>
 80037b0:	4603      	mov	r3, r0
 80037b2:	4a8f      	ldr	r2, [pc, #572]	@ (80039f0 <UpDateEncoder+0xaa0>)
 80037b4:	6013      	str	r3, [r2, #0]
							if(K_i <0)K_i=0;
 80037b6:	4b8e      	ldr	r3, [pc, #568]	@ (80039f0 <UpDateEncoder+0xaa0>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f04f 0100 	mov.w	r1, #0
 80037be:	4618      	mov	r0, r3
 80037c0:	f7fd fcee 	bl	80011a0 <__aeabi_fcmplt>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d100      	bne.n	80037cc <UpDateEncoder+0x87c>
							break;
 80037ca:	e212      	b.n	8003bf2 <UpDateEncoder+0xca2>
							if(K_i <0)K_i=0;
 80037cc:	4b88      	ldr	r3, [pc, #544]	@ (80039f0 <UpDateEncoder+0xaa0>)
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
							break;
 80037d4:	e20d      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_D:
							if(K_d>9.9)K_d=K_d-0.1;
 80037d6:	4b87      	ldr	r3, [pc, #540]	@ (80039f4 <UpDateEncoder+0xaa4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4618      	mov	r0, r3
 80037dc:	f7fc fe94 	bl	8000508 <__aeabi_f2d>
 80037e0:	a37f      	add	r3, pc, #508	@ (adr r3, 80039e0 <UpDateEncoder+0xa90>)
 80037e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e6:	f7fd f977 	bl	8000ad8 <__aeabi_dcmpgt>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d013      	beq.n	8003818 <UpDateEncoder+0x8c8>
 80037f0:	4b80      	ldr	r3, [pc, #512]	@ (80039f4 <UpDateEncoder+0xaa4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fc fe87 	bl	8000508 <__aeabi_f2d>
 80037fa:	a37b      	add	r3, pc, #492	@ (adr r3, 80039e8 <UpDateEncoder+0xa98>)
 80037fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003800:	f7fc fd22 	bl	8000248 <__aeabi_dsub>
 8003804:	4602      	mov	r2, r0
 8003806:	460b      	mov	r3, r1
 8003808:	4610      	mov	r0, r2
 800380a:	4619      	mov	r1, r3
 800380c:	f7fd f9cc 	bl	8000ba8 <__aeabi_d2f>
 8003810:	4603      	mov	r3, r0
 8003812:	4a78      	ldr	r2, [pc, #480]	@ (80039f4 <UpDateEncoder+0xaa4>)
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	e012      	b.n	800383e <UpDateEncoder+0x8ee>
							else K_d=K_d-0.01;
 8003818:	4b76      	ldr	r3, [pc, #472]	@ (80039f4 <UpDateEncoder+0xaa4>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f7fc fe73 	bl	8000508 <__aeabi_f2d>
 8003822:	a36d      	add	r3, pc, #436	@ (adr r3, 80039d8 <UpDateEncoder+0xa88>)
 8003824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003828:	f7fc fd0e 	bl	8000248 <__aeabi_dsub>
 800382c:	4602      	mov	r2, r0
 800382e:	460b      	mov	r3, r1
 8003830:	4610      	mov	r0, r2
 8003832:	4619      	mov	r1, r3
 8003834:	f7fd f9b8 	bl	8000ba8 <__aeabi_d2f>
 8003838:	4603      	mov	r3, r0
 800383a:	4a6e      	ldr	r2, [pc, #440]	@ (80039f4 <UpDateEncoder+0xaa4>)
 800383c:	6013      	str	r3, [r2, #0]
							if(K_d <0.0)K_d=0;
 800383e:	4b6d      	ldr	r3, [pc, #436]	@ (80039f4 <UpDateEncoder+0xaa4>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f04f 0100 	mov.w	r1, #0
 8003846:	4618      	mov	r0, r3
 8003848:	f7fd fcaa 	bl	80011a0 <__aeabi_fcmplt>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d100      	bne.n	8003854 <UpDateEncoder+0x904>
							break;
 8003852:	e1ce      	b.n	8003bf2 <UpDateEncoder+0xca2>
							if(K_d <0.0)K_d=0;
 8003854:	4b67      	ldr	r3, [pc, #412]	@ (80039f4 <UpDateEncoder+0xaa4>)
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	601a      	str	r2, [r3, #0]
							break;
 800385c:	e1c9      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_MAX:
							K_max=K_max-0.1;
 800385e:	4b66      	ldr	r3, [pc, #408]	@ (80039f8 <UpDateEncoder+0xaa8>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f7fc fe50 	bl	8000508 <__aeabi_f2d>
 8003868:	a35f      	add	r3, pc, #380	@ (adr r3, 80039e8 <UpDateEncoder+0xa98>)
 800386a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386e:	f7fc fceb 	bl	8000248 <__aeabi_dsub>
 8003872:	4602      	mov	r2, r0
 8003874:	460b      	mov	r3, r1
 8003876:	4610      	mov	r0, r2
 8003878:	4619      	mov	r1, r3
 800387a:	f7fd f995 	bl	8000ba8 <__aeabi_d2f>
 800387e:	4603      	mov	r3, r0
 8003880:	4a5d      	ldr	r2, [pc, #372]	@ (80039f8 <UpDateEncoder+0xaa8>)
 8003882:	6013      	str	r3, [r2, #0]
							if(K_max < 0.0) K_max=0.0;
 8003884:	4b5c      	ldr	r3, [pc, #368]	@ (80039f8 <UpDateEncoder+0xaa8>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f04f 0100 	mov.w	r1, #0
 800388c:	4618      	mov	r0, r3
 800388e:	f7fd fc87 	bl	80011a0 <__aeabi_fcmplt>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d100      	bne.n	800389a <UpDateEncoder+0x94a>
							break;
 8003898:	e1ab      	b.n	8003bf2 <UpDateEncoder+0xca2>
							if(K_max < 0.0) K_max=0.0;
 800389a:	4b57      	ldr	r3, [pc, #348]	@ (80039f8 <UpDateEncoder+0xaa8>)
 800389c:	f04f 0200 	mov.w	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]
							break;
 80038a2:	e1a6      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_MIN:
							K_min=K_min-0.1;
 80038a4:	4b55      	ldr	r3, [pc, #340]	@ (80039fc <UpDateEncoder+0xaac>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7fc fe2d 	bl	8000508 <__aeabi_f2d>
 80038ae:	a34e      	add	r3, pc, #312	@ (adr r3, 80039e8 <UpDateEncoder+0xa98>)
 80038b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b4:	f7fc fcc8 	bl	8000248 <__aeabi_dsub>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4610      	mov	r0, r2
 80038be:	4619      	mov	r1, r3
 80038c0:	f7fd f972 	bl	8000ba8 <__aeabi_d2f>
 80038c4:	4603      	mov	r3, r0
 80038c6:	4a4d      	ldr	r2, [pc, #308]	@ (80039fc <UpDateEncoder+0xaac>)
 80038c8:	6013      	str	r3, [r2, #0]
							if(K_min <0.0) K_min=0.0;
 80038ca:	4b4c      	ldr	r3, [pc, #304]	@ (80039fc <UpDateEncoder+0xaac>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f04f 0100 	mov.w	r1, #0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7fd fc64 	bl	80011a0 <__aeabi_fcmplt>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d100      	bne.n	80038e0 <UpDateEncoder+0x990>

							break;
 80038de:	e188      	b.n	8003bf2 <UpDateEncoder+0xca2>
							if(K_min <0.0) K_min=0.0;
 80038e0:	4b46      	ldr	r3, [pc, #280]	@ (80039fc <UpDateEncoder+0xaac>)
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
							break;
 80038e8:	e183      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_MODEL://Control mode
							if(CurrentModel < 3){
 80038ea:	4b45      	ldr	r3, [pc, #276]	@ (8003a00 <UpDateEncoder+0xab0>)
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d812      	bhi.n	800391a <UpDateEncoder+0x9ca>
								if(CurrentModel > 0){
 80038f4:	4b42      	ldr	r3, [pc, #264]	@ (8003a00 <UpDateEncoder+0xab0>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d009      	beq.n	8003912 <UpDateEncoder+0x9c2>
									CurrentModel = CurrentModel-1;
 80038fe:	4b40      	ldr	r3, [pc, #256]	@ (8003a00 <UpDateEncoder+0xab0>)
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	b2db      	uxtb	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b2da      	uxtb	r2, r3
 8003908:	4b3d      	ldr	r3, [pc, #244]	@ (8003a00 <UpDateEncoder+0xab0>)
 800390a:	701a      	strb	r2, [r3, #0]
									if(CurrentModel < 0) CurrentModel=0;
 800390c:	4b3c      	ldr	r3, [pc, #240]	@ (8003a00 <UpDateEncoder+0xab0>)
 800390e:	781b      	ldrb	r3, [r3, #0]
									CurrentModel = 0;
								}
							}else{
								CurrentModel = 2;
							}
							break;
 8003910:	e16f      	b.n	8003bf2 <UpDateEncoder+0xca2>
									CurrentModel = 0;
 8003912:	4b3b      	ldr	r3, [pc, #236]	@ (8003a00 <UpDateEncoder+0xab0>)
 8003914:	2200      	movs	r2, #0
 8003916:	701a      	strb	r2, [r3, #0]
							break;
 8003918:	e16b      	b.n	8003bf2 <UpDateEncoder+0xca2>
								CurrentModel = 2;
 800391a:	4b39      	ldr	r3, [pc, #228]	@ (8003a00 <UpDateEncoder+0xab0>)
 800391c:	2202      	movs	r2, #2
 800391e:	701a      	strb	r2, [r3, #0]
							break;
 8003920:	e167      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_DISP://Display Mode
							if(DisplayMode > 0) DisplayMode=DisplayMode-1;
 8003922:	4b38      	ldr	r3, [pc, #224]	@ (8003a04 <UpDateEncoder+0xab4>)
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d007      	beq.n	800393c <UpDateEncoder+0x9ec>
 800392c:	4b35      	ldr	r3, [pc, #212]	@ (8003a04 <UpDateEncoder+0xab4>)
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	b2db      	uxtb	r3, r3
 8003932:	3b01      	subs	r3, #1
 8003934:	b2da      	uxtb	r2, r3
 8003936:	4b33      	ldr	r3, [pc, #204]	@ (8003a04 <UpDateEncoder+0xab4>)
 8003938:	701a      	strb	r2, [r3, #0]
							else DisplayMode=2;
							break;
 800393a:	e15a      	b.n	8003bf2 <UpDateEncoder+0xca2>
							else DisplayMode=2;
 800393c:	4b31      	ldr	r3, [pc, #196]	@ (8003a04 <UpDateEncoder+0xab4>)
 800393e:	2202      	movs	r2, #2
 8003940:	701a      	strb	r2, [r3, #0]
							break;
 8003942:	e156      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_MULTI://Multi Tension
							if(StepTension <=24.0) {
 8003944:	4b30      	ldr	r3, [pc, #192]	@ (8003a08 <UpDateEncoder+0xab8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4930      	ldr	r1, [pc, #192]	@ (8003a0c <UpDateEncoder+0xabc>)
 800394a:	4618      	mov	r0, r3
 800394c:	f7fd fc32 	bl	80011b4 <__aeabi_fcmple>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d022      	beq.n	800399c <UpDateEncoder+0xa4c>
								if(StepTension >0.0){
 8003956:	4b2c      	ldr	r3, [pc, #176]	@ (8003a08 <UpDateEncoder+0xab8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f04f 0100 	mov.w	r1, #0
 800395e:	4618      	mov	r0, r3
 8003960:	f7fd fc3c 	bl	80011dc <__aeabi_fcmpgt>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d013      	beq.n	8003992 <UpDateEncoder+0xa42>
									StepTension = StepTension-0.1;
 800396a:	4b27      	ldr	r3, [pc, #156]	@ (8003a08 <UpDateEncoder+0xab8>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f7fc fdca 	bl	8000508 <__aeabi_f2d>
 8003974:	a31c      	add	r3, pc, #112	@ (adr r3, 80039e8 <UpDateEncoder+0xa98>)
 8003976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397a:	f7fc fc65 	bl	8000248 <__aeabi_dsub>
 800397e:	4602      	mov	r2, r0
 8003980:	460b      	mov	r3, r1
 8003982:	4610      	mov	r0, r2
 8003984:	4619      	mov	r1, r3
 8003986:	f7fd f90f 	bl	8000ba8 <__aeabi_d2f>
 800398a:	4603      	mov	r3, r0
 800398c:	4a1e      	ldr	r2, [pc, #120]	@ (8003a08 <UpDateEncoder+0xab8>)
 800398e:	6013      	str	r3, [r2, #0]
									StepTension=0;
								}
							}else{
								StepTension = 24;
							}
							break;
 8003990:	e12f      	b.n	8003bf2 <UpDateEncoder+0xca2>
									StepTension=0;
 8003992:	4b1d      	ldr	r3, [pc, #116]	@ (8003a08 <UpDateEncoder+0xab8>)
 8003994:	f04f 0200 	mov.w	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
							break;
 800399a:	e12a      	b.n	8003bf2 <UpDateEncoder+0xca2>
								StepTension = 24;
 800399c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a08 <UpDateEncoder+0xab8>)
 800399e:	4a1b      	ldr	r2, [pc, #108]	@ (8003a0c <UpDateEncoder+0xabc>)
 80039a0:	601a      	str	r2, [r3, #0]
							break;
 80039a2:	e126      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_LOADCELL_OFFSET://
							if(LoadCell_OffSetValue <=100){
 80039a4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a10 <UpDateEncoder+0xac0>)
 80039a6:	881b      	ldrh	r3, [r3, #0]
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	2b64      	cmp	r3, #100	@ 0x64
 80039ac:	d810      	bhi.n	80039d0 <UpDateEncoder+0xa80>
								if(LoadCell_OffSetValue> 0){
 80039ae:	4b18      	ldr	r3, [pc, #96]	@ (8003a10 <UpDateEncoder+0xac0>)
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d007      	beq.n	80039c8 <UpDateEncoder+0xa78>
									LoadCell_OffSetValue=LoadCell_OffSetValue-1;
 80039b8:	4b15      	ldr	r3, [pc, #84]	@ (8003a10 <UpDateEncoder+0xac0>)
 80039ba:	881b      	ldrh	r3, [r3, #0]
 80039bc:	b29b      	uxth	r3, r3
 80039be:	3b01      	subs	r3, #1
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	4b13      	ldr	r3, [pc, #76]	@ (8003a10 <UpDateEncoder+0xac0>)
 80039c4:	801a      	strh	r2, [r3, #0]
									LoadCell_OffSetValue=0;
								}
							}else{
								LoadCell_OffSetValue=100;
							}
							break;
 80039c6:	e114      	b.n	8003bf2 <UpDateEncoder+0xca2>
									LoadCell_OffSetValue=0;
 80039c8:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <UpDateEncoder+0xac0>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	801a      	strh	r2, [r3, #0]
							break;
 80039ce:	e110      	b.n	8003bf2 <UpDateEncoder+0xca2>
								LoadCell_OffSetValue=100;
 80039d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003a10 <UpDateEncoder+0xac0>)
 80039d2:	2264      	movs	r2, #100	@ 0x64
 80039d4:	801a      	strh	r2, [r3, #0]
							break;
 80039d6:	e10c      	b.n	8003bf2 <UpDateEncoder+0xca2>
 80039d8:	47ae147b 	.word	0x47ae147b
 80039dc:	3f847ae1 	.word	0x3f847ae1
 80039e0:	cccccccd 	.word	0xcccccccd
 80039e4:	4023cccc 	.word	0x4023cccc
 80039e8:	9999999a 	.word	0x9999999a
 80039ec:	3fb99999 	.word	0x3fb99999
 80039f0:	200005a8 	.word	0x200005a8
 80039f4:	200005ac 	.word	0x200005ac
 80039f8:	200005b4 	.word	0x200005b4
 80039fc:	200005b0 	.word	0x200005b0
 8003a00:	200005cc 	.word	0x200005cc
 8003a04:	200005cd 	.word	0x200005cd
 8003a08:	200005b8 	.word	0x200005b8
 8003a0c:	41c00000 	.word	0x41c00000
 8003a10:	200005d0 	.word	0x200005d0
					case PAR_ADGAIN://
							if(AdGain <= 10){
 8003a14:	4b7c      	ldr	r3, [pc, #496]	@ (8003c08 <UpDateEncoder+0xcb8>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	497c      	ldr	r1, [pc, #496]	@ (8003c0c <UpDateEncoder+0xcbc>)
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd fbca 	bl	80011b4 <__aeabi_fcmple>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d022      	beq.n	8003a6c <UpDateEncoder+0xb1c>
								if(AdGain> 0.0){
 8003a26:	4b78      	ldr	r3, [pc, #480]	@ (8003c08 <UpDateEncoder+0xcb8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f04f 0100 	mov.w	r1, #0
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fd fbd4 	bl	80011dc <__aeabi_fcmpgt>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d013      	beq.n	8003a62 <UpDateEncoder+0xb12>
									AdGain = AdGain-0.1;
 8003a3a:	4b73      	ldr	r3, [pc, #460]	@ (8003c08 <UpDateEncoder+0xcb8>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fc fd62 	bl	8000508 <__aeabi_f2d>
 8003a44:	a36e      	add	r3, pc, #440	@ (adr r3, 8003c00 <UpDateEncoder+0xcb0>)
 8003a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4a:	f7fc fbfd 	bl	8000248 <__aeabi_dsub>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	460b      	mov	r3, r1
 8003a52:	4610      	mov	r0, r2
 8003a54:	4619      	mov	r1, r3
 8003a56:	f7fd f8a7 	bl	8000ba8 <__aeabi_d2f>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	4a6a      	ldr	r2, [pc, #424]	@ (8003c08 <UpDateEncoder+0xcb8>)
 8003a5e:	6013      	str	r3, [r2, #0]
									AdGain = 0;
								}
							}else{
								AdGain=10;
							}
							break;
 8003a60:	e0c7      	b.n	8003bf2 <UpDateEncoder+0xca2>
									AdGain = 0;
 8003a62:	4b69      	ldr	r3, [pc, #420]	@ (8003c08 <UpDateEncoder+0xcb8>)
 8003a64:	f04f 0200 	mov.w	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]
							break;
 8003a6a:	e0c2      	b.n	8003bf2 <UpDateEncoder+0xca2>
								AdGain=10;
 8003a6c:	4b66      	ldr	r3, [pc, #408]	@ (8003c08 <UpDateEncoder+0xcb8>)
 8003a6e:	4a67      	ldr	r2, [pc, #412]	@ (8003c0c <UpDateEncoder+0xcbc>)
 8003a70:	601a      	str	r2, [r3, #0]
							break;
 8003a72:	e0be      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_PLIMIT://
							if(MaxValue <= 999){
 8003a74:	4b66      	ldr	r3, [pc, #408]	@ (8003c10 <UpDateEncoder+0xcc0>)
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a7e:	d210      	bcs.n	8003aa2 <UpDateEncoder+0xb52>
								if(MaxValue> 0){
 8003a80:	4b63      	ldr	r3, [pc, #396]	@ (8003c10 <UpDateEncoder+0xcc0>)
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d007      	beq.n	8003a9a <UpDateEncoder+0xb4a>
									MaxValue=MaxValue-1;
 8003a8a:	4b61      	ldr	r3, [pc, #388]	@ (8003c10 <UpDateEncoder+0xcc0>)
 8003a8c:	881b      	ldrh	r3, [r3, #0]
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	4b5e      	ldr	r3, [pc, #376]	@ (8003c10 <UpDateEncoder+0xcc0>)
 8003a96:	801a      	strh	r2, [r3, #0]
									MaxValue=0;
								}
							}else{
								MaxValue=999;
							}
							break;
 8003a98:	e0ab      	b.n	8003bf2 <UpDateEncoder+0xca2>
									MaxValue=0;
 8003a9a:	4b5d      	ldr	r3, [pc, #372]	@ (8003c10 <UpDateEncoder+0xcc0>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	801a      	strh	r2, [r3, #0]
							break;
 8003aa0:	e0a7      	b.n	8003bf2 <UpDateEncoder+0xca2>
								MaxValue=999;
 8003aa2:	4b5b      	ldr	r3, [pc, #364]	@ (8003c10 <UpDateEncoder+0xcc0>)
 8003aa4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003aa8:	801a      	strh	r2, [r3, #0]
							break;
 8003aaa:	e0a2      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_MLIMIT://
							if(MinValue <= 999){
 8003aac:	4b59      	ldr	r3, [pc, #356]	@ (8003c14 <UpDateEncoder+0xcc4>)
 8003aae:	881b      	ldrh	r3, [r3, #0]
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ab6:	d210      	bcs.n	8003ada <UpDateEncoder+0xb8a>
								if(MinValue> 0){
 8003ab8:	4b56      	ldr	r3, [pc, #344]	@ (8003c14 <UpDateEncoder+0xcc4>)
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d007      	beq.n	8003ad2 <UpDateEncoder+0xb82>
									MinValue=MinValue-1;
 8003ac2:	4b54      	ldr	r3, [pc, #336]	@ (8003c14 <UpDateEncoder+0xcc4>)
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	4b51      	ldr	r3, [pc, #324]	@ (8003c14 <UpDateEncoder+0xcc4>)
 8003ace:	801a      	strh	r2, [r3, #0]
									MinValue=0;
								}
							}else{
								MinValue=999;
							}
							break;
 8003ad0:	e08f      	b.n	8003bf2 <UpDateEncoder+0xca2>
									MinValue=0;
 8003ad2:	4b50      	ldr	r3, [pc, #320]	@ (8003c14 <UpDateEncoder+0xcc4>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	801a      	strh	r2, [r3, #0]
							break;
 8003ad8:	e08b      	b.n	8003bf2 <UpDateEncoder+0xca2>
								MinValue=999;
 8003ada:	4b4e      	ldr	r3, [pc, #312]	@ (8003c14 <UpDateEncoder+0xcc4>)
 8003adc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ae0:	801a      	strh	r2, [r3, #0]
							break;
 8003ae2:	e086      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_LOADCELL_SPAN_L://
							if(LoadCell_SpanValueLow < 1500){
 8003ae4:	4b4c      	ldr	r3, [pc, #304]	@ (8003c18 <UpDateEncoder+0xcc8>)
 8003ae6:	881b      	ldrh	r3, [r3, #0]
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	f240 52db 	movw	r2, #1499	@ 0x5db
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d810      	bhi.n	8003b14 <UpDateEncoder+0xbc4>
								if(LoadCell_SpanValueLow> 0){
 8003af2:	4b49      	ldr	r3, [pc, #292]	@ (8003c18 <UpDateEncoder+0xcc8>)
 8003af4:	881b      	ldrh	r3, [r3, #0]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d007      	beq.n	8003b0c <UpDateEncoder+0xbbc>
									LoadCell_SpanValueLow=LoadCell_SpanValueLow-1;
 8003afc:	4b46      	ldr	r3, [pc, #280]	@ (8003c18 <UpDateEncoder+0xcc8>)
 8003afe:	881b      	ldrh	r3, [r3, #0]
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	4b44      	ldr	r3, [pc, #272]	@ (8003c18 <UpDateEncoder+0xcc8>)
 8003b08:	801a      	strh	r2, [r3, #0]
									LoadCell_SpanValueLow=0;
								}
							}else{
								LoadCell_SpanValueLow=0;
							}
							break;
 8003b0a:	e072      	b.n	8003bf2 <UpDateEncoder+0xca2>
									LoadCell_SpanValueLow=0;
 8003b0c:	4b42      	ldr	r3, [pc, #264]	@ (8003c18 <UpDateEncoder+0xcc8>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	801a      	strh	r2, [r3, #0]
							break;
 8003b12:	e06e      	b.n	8003bf2 <UpDateEncoder+0xca2>
								LoadCell_SpanValueLow=0;
 8003b14:	4b40      	ldr	r3, [pc, #256]	@ (8003c18 <UpDateEncoder+0xcc8>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	801a      	strh	r2, [r3, #0]
							break;
 8003b1a:	e06a      	b.n	8003bf2 <UpDateEncoder+0xca2>
					case PAR_LOADCELL_SPAN_H://
							if(LoadCell_SpanValueHigh < 1500){
 8003b1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c1c <UpDateEncoder+0xccc>)
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	f240 52db 	movw	r2, #1499	@ 0x5db
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d810      	bhi.n	8003b4c <UpDateEncoder+0xbfc>
								if(LoadCell_SpanValueHigh> 0){
 8003b2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c1c <UpDateEncoder+0xccc>)
 8003b2c:	881b      	ldrh	r3, [r3, #0]
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d007      	beq.n	8003b44 <UpDateEncoder+0xbf4>
									LoadCell_SpanValueHigh=LoadCell_SpanValueHigh-1;
 8003b34:	4b39      	ldr	r3, [pc, #228]	@ (8003c1c <UpDateEncoder+0xccc>)
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	b29a      	uxth	r2, r3
 8003b3e:	4b37      	ldr	r3, [pc, #220]	@ (8003c1c <UpDateEncoder+0xccc>)
 8003b40:	801a      	strh	r2, [r3, #0]
									LoadCell_SpanValueHigh=0;
								}
							}else{
								LoadCell_SpanValueHigh=0;
							}
							break;
 8003b42:	e056      	b.n	8003bf2 <UpDateEncoder+0xca2>
									LoadCell_SpanValueHigh=0;
 8003b44:	4b35      	ldr	r3, [pc, #212]	@ (8003c1c <UpDateEncoder+0xccc>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	801a      	strh	r2, [r3, #0]
							break;
 8003b4a:	e052      	b.n	8003bf2 <UpDateEncoder+0xca2>
								LoadCell_SpanValueHigh=0;
 8003b4c:	4b33      	ldr	r3, [pc, #204]	@ (8003c1c <UpDateEncoder+0xccc>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	801a      	strh	r2, [r3, #0]
							break;
 8003b52:	e04e      	b.n	8003bf2 <UpDateEncoder+0xca2>
					default:
							printf(" Display default\n");
 8003b54:	4832      	ldr	r0, [pc, #200]	@ (8003c20 <UpDateEncoder+0xcd0>)
 8003b56:	f009 fcb3 	bl	800d4c0 <puts>
						break;
 8003b5a:	e04a      	b.n	8003bf2 <UpDateEncoder+0xca2>
				}//end of switch
			}else{

				fadcVal=fadcVal-0.1;
 8003b5c:	4b31      	ldr	r3, [pc, #196]	@ (8003c24 <UpDateEncoder+0xcd4>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fc fcd1 	bl	8000508 <__aeabi_f2d>
 8003b66:	a326      	add	r3, pc, #152	@ (adr r3, 8003c00 <UpDateEncoder+0xcb0>)
 8003b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6c:	f7fc fb6c 	bl	8000248 <__aeabi_dsub>
 8003b70:	4602      	mov	r2, r0
 8003b72:	460b      	mov	r3, r1
 8003b74:	4610      	mov	r0, r2
 8003b76:	4619      	mov	r1, r3
 8003b78:	f7fd f816 	bl	8000ba8 <__aeabi_d2f>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	4a29      	ldr	r2, [pc, #164]	@ (8003c24 <UpDateEncoder+0xcd4>)
 8003b80:	6013      	str	r3, [r2, #0]
				if(fadcVal < 0) fadcVal=0;
 8003b82:	4b28      	ldr	r3, [pc, #160]	@ (8003c24 <UpDateEncoder+0xcd4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f04f 0100 	mov.w	r1, #0
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7fd fb08 	bl	80011a0 <__aeabi_fcmplt>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d004      	beq.n	8003ba0 <UpDateEncoder+0xc50>
 8003b96:	4b23      	ldr	r3, [pc, #140]	@ (8003c24 <UpDateEncoder+0xcd4>)
 8003b98:	f04f 0200 	mov.w	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	e00b      	b.n	8003bb8 <UpDateEncoder+0xc68>
				else if (fadcVal >24)fadcVal=24.0;
 8003ba0:	4b20      	ldr	r3, [pc, #128]	@ (8003c24 <UpDateEncoder+0xcd4>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4920      	ldr	r1, [pc, #128]	@ (8003c28 <UpDateEncoder+0xcd8>)
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fd fb18 	bl	80011dc <__aeabi_fcmpgt>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d002      	beq.n	8003bb8 <UpDateEncoder+0xc68>
 8003bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003c24 <UpDateEncoder+0xcd4>)
 8003bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c28 <UpDateEncoder+0xcd8>)
 8003bb6:	601a      	str	r2, [r3, #0]

				DataManager(CmdReadVariable,CurrentModel,PAR_fAdcValue);//CompfadcVal�� ���� ����
 8003bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c2c <UpDateEncoder+0xcdc>)
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2212      	movs	r2, #18
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	2002      	movs	r0, #2
 8003bc4:	f000 f838 	bl	8003c38 <DataManager>
				if(CompfadcVal != fadcVal){
 8003bc8:	4b19      	ldr	r3, [pc, #100]	@ (8003c30 <UpDateEncoder+0xce0>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a15      	ldr	r2, [pc, #84]	@ (8003c24 <UpDateEncoder+0xcd4>)
 8003bce:	6812      	ldr	r2, [r2, #0]
 8003bd0:	4611      	mov	r1, r2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fd fada 	bl	800118c <__aeabi_fcmpeq>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d109      	bne.n	8003bf2 <UpDateEncoder+0xca2>
					DataManager(CmdWriteEeprom,CurrentModel,PAR_fAdcValue);////�ټǺ������� ����
 8003bde:	4b13      	ldr	r3, [pc, #76]	@ (8003c2c <UpDateEncoder+0xcdc>)
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2212      	movs	r2, #18
 8003be6:	4619      	mov	r1, r3
 8003be8:	2000      	movs	r0, #0
 8003bea:	f000 f825 	bl	8003c38 <DataManager>
 8003bee:	e000      	b.n	8003bf2 <UpDateEncoder+0xca2>
							break;
 8003bf0:	bf00      	nop
				//WrEepromFloat(fadcVal,100+(150*CurrentModel));
			}
		}

	}
	lastEncoded = encoded;
 8003bf2:	4a10      	ldr	r2, [pc, #64]	@ (8003c34 <UpDateEncoder+0xce4>)
 8003bf4:	797b      	ldrb	r3, [r7, #5]
 8003bf6:	7013      	strb	r3, [r2, #0]
}
 8003bf8:	bf00      	nop
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	9999999a 	.word	0x9999999a
 8003c04:	3fb99999 	.word	0x3fb99999
 8003c08:	200005bc 	.word	0x200005bc
 8003c0c:	41200000 	.word	0x41200000
 8003c10:	200005d6 	.word	0x200005d6
 8003c14:	200005d8 	.word	0x200005d8
 8003c18:	200005d2 	.word	0x200005d2
 8003c1c:	200005d4 	.word	0x200005d4
 8003c20:	0800f8fc 	.word	0x0800f8fc
 8003c24:	200005c0 	.word	0x200005c0
 8003c28:	41c00000 	.word	0x41c00000
 8003c2c:	200005cc 	.word	0x200005cc
 8003c30:	200005c4 	.word	0x200005c4
 8003c34:	2000058c 	.word	0x2000058c

08003c38 <DataManager>:




void DataManager(uint8_t WhatCmd,uint8_t modelNumber,uint8_t parameter)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	71fb      	strb	r3, [r7, #7]
 8003c42:	460b      	mov	r3, r1
 8003c44:	71bb      	strb	r3, [r7, #6]
 8003c46:	4613      	mov	r3, r2
 8003c48:	717b      	strb	r3, [r7, #5]
uint16_t memAddress=0,offsetNumber=40;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	81fb      	strh	r3, [r7, #14]
 8003c4e:	2328      	movs	r3, #40	@ 0x28
 8003c50:	81bb      	strh	r3, [r7, #12]
uint16_t GetValue,SetValue;
	memAddress= offsetNumber *  modelNumber;
 8003c52:	79bb      	ldrb	r3, [r7, #6]
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	89ba      	ldrh	r2, [r7, #12]
 8003c58:	fb02 f303 	mul.w	r3, r2, r3
 8003c5c:	81fb      	strh	r3, [r7, #14]
	switch(parameter){
 8003c5e:	797b      	ldrb	r3, [r7, #5]
 8003c60:	3b01      	subs	r3, #1
 8003c62:	2b11      	cmp	r3, #17
 8003c64:	f200 849f 	bhi.w	80045a6 <DataManager+0x96e>
 8003c68:	a201      	add	r2, pc, #4	@ (adr r2, 8003c70 <DataManager+0x38>)
 8003c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6e:	bf00      	nop
 8003c70:	08003cb9 	.word	0x08003cb9
 8003c74:	08003d29 	.word	0x08003d29
 8003c78:	08003daf 	.word	0x08003daf
 8003c7c:	08003e31 	.word	0x08003e31
 8003c80:	08003eb3 	.word	0x08003eb3
 8003c84:	08003f55 	.word	0x08003f55
 8003c88:	08003fd7 	.word	0x08003fd7
 8003c8c:	08004059 	.word	0x08004059
 8003c90:	080040db 	.word	0x080040db
 8003c94:	0800414d 	.word	0x0800414d
 8003c98:	080041ed 	.word	0x080041ed
 8003c9c:	0800425d 	.word	0x0800425d
 8003ca0:	080042df 	.word	0x080042df
 8003ca4:	0800434f 	.word	0x0800434f
 8003ca8:	080043bf 	.word	0x080043bf
 8003cac:	0800442f 	.word	0x0800442f
 8003cb0:	080044bf 	.word	0x080044bf
 8003cb4:	08004513 	.word	0x08004513
		case PAR_MODEL: //1
			//printf(" Display PAR_MODEL\n");
			if(WhatCmd == CmdWriteEeprom){
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10c      	bne.n	8003cd8 <DataManager+0xa0>
				SetValue=(uint16_t)CurrentModel;
 8003cbe:	4b9d      	ldr	r3, [pc, #628]	@ (8003f34 <DataManager+0x2fc>)
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+0,1);
 8003cc6:	89fa      	ldrh	r2, [r7, #14]
 8003cc8:	f107 0108 	add.w	r1, r7, #8
 8003ccc:	2301      	movs	r3, #1
 8003cce:	489a      	ldr	r0, [pc, #616]	@ (8003f38 <DataManager+0x300>)
 8003cd0:	f002 f93e 	bl	8005f50 <at24_HAL_WriteWords>
				CurrentModel=(uint8_t)GetValue;
				FndDisplay(CurrentModel,10);
			}else{//CmdReadVariable
				FndDisplay(CurrentModel,10);
			}
			break;
 8003cd4:	f000 bc68 	b.w	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8003cd8:	79fb      	ldrb	r3, [r7, #7]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d117      	bne.n	8003d0e <DataManager+0xd6>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+0, 1);
 8003cde:	89fa      	ldrh	r2, [r7, #14]
 8003ce0:	f107 010a 	add.w	r1, r7, #10
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	4894      	ldr	r0, [pc, #592]	@ (8003f38 <DataManager+0x300>)
 8003ce8:	f002 f99c 	bl	8006024 <at24_HAL_ReadWords>
				CurrentModel=(uint8_t)GetValue;
 8003cec:	897b      	ldrh	r3, [r7, #10]
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	4b90      	ldr	r3, [pc, #576]	@ (8003f34 <DataManager+0x2fc>)
 8003cf2:	701a      	strb	r2, [r3, #0]
				FndDisplay(CurrentModel,10);
 8003cf4:	4b8f      	ldr	r3, [pc, #572]	@ (8003f34 <DataManager+0x2fc>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fd f85a 	bl	8000db4 <__aeabi_ui2f>
 8003d00:	4603      	mov	r3, r0
 8003d02:	210a      	movs	r1, #10
 8003d04:	4618      	mov	r0, r3
 8003d06:	f001 f93f 	bl	8004f88 <FndDisplay>
			break;
 8003d0a:	f000 bc4d 	b.w	80045a8 <DataManager+0x970>
				FndDisplay(CurrentModel,10);
 8003d0e:	4b89      	ldr	r3, [pc, #548]	@ (8003f34 <DataManager+0x2fc>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fd f84d 	bl	8000db4 <__aeabi_ui2f>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	210a      	movs	r1, #10
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f001 f932 	bl	8004f88 <FndDisplay>
			break;
 8003d24:	f000 bc40 	b.w	80045a8 <DataManager+0x970>
		case PAR_CHK_ANG://2
			//printf(" Display PAR_CHK_ANG\n");
			if(WhatCmd == CmdWriteEeprom){
 8003d28:	79fb      	ldrb	r3, [r7, #7]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d117      	bne.n	8003d5e <DataManager+0x126>
				SetValue=(uint16_t)(WireCheckAngle * 10);
 8003d2e:	4b83      	ldr	r3, [pc, #524]	@ (8003f3c <DataManager+0x304>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4983      	ldr	r1, [pc, #524]	@ (8003f40 <DataManager+0x308>)
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7fd f895 	bl	8000e64 <__aeabi_fmul>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fd fa57 	bl	80011f0 <__aeabi_f2uiz>
 8003d42:	4603      	mov	r3, r0
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+1,1);
 8003d48:	89fb      	ldrh	r3, [r7, #14]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	f107 0108 	add.w	r1, r7, #8
 8003d52:	2301      	movs	r3, #1
 8003d54:	4878      	ldr	r0, [pc, #480]	@ (8003f38 <DataManager+0x300>)
 8003d56:	f002 f8fb 	bl	8005f50 <at24_HAL_WriteWords>
				WireCheckAngle=(float)GetValue/10;
				FndDisplay(WireCheckAngle,0);
			}else{//CmdReadVariable
				FndDisplay(WireCheckAngle,0);
			}
			break;
 8003d5a:	f000 bc25 	b.w	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d11d      	bne.n	8003da0 <DataManager+0x168>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+1, 1);
 8003d64:	89fb      	ldrh	r3, [r7, #14]
 8003d66:	3301      	adds	r3, #1
 8003d68:	b29a      	uxth	r2, r3
 8003d6a:	f107 010a 	add.w	r1, r7, #10
 8003d6e:	2301      	movs	r3, #1
 8003d70:	4871      	ldr	r0, [pc, #452]	@ (8003f38 <DataManager+0x300>)
 8003d72:	f002 f957 	bl	8006024 <at24_HAL_ReadWords>
				WireCheckAngle=(float)GetValue/10;
 8003d76:	897b      	ldrh	r3, [r7, #10]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fd f81b 	bl	8000db4 <__aeabi_ui2f>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	496f      	ldr	r1, [pc, #444]	@ (8003f40 <DataManager+0x308>)
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fd f922 	bl	8000fcc <__aeabi_fdiv>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	4b6b      	ldr	r3, [pc, #428]	@ (8003f3c <DataManager+0x304>)
 8003d8e:	601a      	str	r2, [r3, #0]
				FndDisplay(WireCheckAngle,0);
 8003d90:	4b6a      	ldr	r3, [pc, #424]	@ (8003f3c <DataManager+0x304>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2100      	movs	r1, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f001 f8f6 	bl	8004f88 <FndDisplay>
			break;
 8003d9c:	f000 bc04 	b.w	80045a8 <DataManager+0x970>
				FndDisplay(WireCheckAngle,0);
 8003da0:	4b66      	ldr	r3, [pc, #408]	@ (8003f3c <DataManager+0x304>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2100      	movs	r1, #0
 8003da6:	4618      	mov	r0, r3
 8003da8:	f001 f8ee 	bl	8004f88 <FndDisplay>
			break;
 8003dac:	e3fc      	b.n	80045a8 <DataManager+0x970>
		case PAR_P://3
			//printf(" Display PAR_P\n");
			if(WhatCmd == CmdWriteEeprom){
 8003dae:	79fb      	ldrb	r3, [r7, #7]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d116      	bne.n	8003de2 <DataManager+0x1aa>
				SetValue=(uint16_t)(K_p * 100);
 8003db4:	4b63      	ldr	r3, [pc, #396]	@ (8003f44 <DataManager+0x30c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4963      	ldr	r1, [pc, #396]	@ (8003f48 <DataManager+0x310>)
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fd f852 	bl	8000e64 <__aeabi_fmul>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fd fa14 	bl	80011f0 <__aeabi_f2uiz>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+2,1);
 8003dce:	89fb      	ldrh	r3, [r7, #14]
 8003dd0:	3302      	adds	r3, #2
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	f107 0108 	add.w	r1, r7, #8
 8003dd8:	2301      	movs	r3, #1
 8003dda:	4857      	ldr	r0, [pc, #348]	@ (8003f38 <DataManager+0x300>)
 8003ddc:	f002 f8b8 	bl	8005f50 <at24_HAL_WriteWords>
				K_p=(float)GetValue/100;
				FndDisplay(K_p,2);
			}else{//CmdReadVariable
				FndDisplay(K_p,2);
			}
			break;
 8003de0:	e3e2      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8003de2:	79fb      	ldrb	r3, [r7, #7]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d11c      	bne.n	8003e22 <DataManager+0x1ea>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+2, 1);
 8003de8:	89fb      	ldrh	r3, [r7, #14]
 8003dea:	3302      	adds	r3, #2
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	f107 010a 	add.w	r1, r7, #10
 8003df2:	2301      	movs	r3, #1
 8003df4:	4850      	ldr	r0, [pc, #320]	@ (8003f38 <DataManager+0x300>)
 8003df6:	f002 f915 	bl	8006024 <at24_HAL_ReadWords>
				K_p=(float)GetValue/100;
 8003dfa:	897b      	ldrh	r3, [r7, #10]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fc ffd9 	bl	8000db4 <__aeabi_ui2f>
 8003e02:	4603      	mov	r3, r0
 8003e04:	4950      	ldr	r1, [pc, #320]	@ (8003f48 <DataManager+0x310>)
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fd f8e0 	bl	8000fcc <__aeabi_fdiv>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	461a      	mov	r2, r3
 8003e10:	4b4c      	ldr	r3, [pc, #304]	@ (8003f44 <DataManager+0x30c>)
 8003e12:	601a      	str	r2, [r3, #0]
				FndDisplay(K_p,2);
 8003e14:	4b4b      	ldr	r3, [pc, #300]	@ (8003f44 <DataManager+0x30c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2102      	movs	r1, #2
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f001 f8b4 	bl	8004f88 <FndDisplay>
			break;
 8003e20:	e3c2      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(K_p,2);
 8003e22:	4b48      	ldr	r3, [pc, #288]	@ (8003f44 <DataManager+0x30c>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2102      	movs	r1, #2
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f001 f8ad 	bl	8004f88 <FndDisplay>
			break;
 8003e2e:	e3bb      	b.n	80045a8 <DataManager+0x970>
		case PAR_I://4
			//printf(" Display PAR_I\n");
			if(WhatCmd == CmdWriteEeprom){
 8003e30:	79fb      	ldrb	r3, [r7, #7]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d116      	bne.n	8003e64 <DataManager+0x22c>
				SetValue=(uint16_t)(K_i * 100);
 8003e36:	4b45      	ldr	r3, [pc, #276]	@ (8003f4c <DataManager+0x314>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4943      	ldr	r1, [pc, #268]	@ (8003f48 <DataManager+0x310>)
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fd f811 	bl	8000e64 <__aeabi_fmul>
 8003e42:	4603      	mov	r3, r0
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fd f9d3 	bl	80011f0 <__aeabi_f2uiz>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+3,1);
 8003e50:	89fb      	ldrh	r3, [r7, #14]
 8003e52:	3303      	adds	r3, #3
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	f107 0108 	add.w	r1, r7, #8
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	4836      	ldr	r0, [pc, #216]	@ (8003f38 <DataManager+0x300>)
 8003e5e:	f002 f877 	bl	8005f50 <at24_HAL_WriteWords>
				K_i=(float)GetValue/100;
				FndDisplay(K_i,2);
			}else{//CmdReadVariable
				FndDisplay(K_i,2);
			}
			break;
 8003e62:	e3a1      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d11c      	bne.n	8003ea4 <DataManager+0x26c>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+3, 1);
 8003e6a:	89fb      	ldrh	r3, [r7, #14]
 8003e6c:	3303      	adds	r3, #3
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	f107 010a 	add.w	r1, r7, #10
 8003e74:	2301      	movs	r3, #1
 8003e76:	4830      	ldr	r0, [pc, #192]	@ (8003f38 <DataManager+0x300>)
 8003e78:	f002 f8d4 	bl	8006024 <at24_HAL_ReadWords>
				K_i=(float)GetValue/100;
 8003e7c:	897b      	ldrh	r3, [r7, #10]
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fc ff98 	bl	8000db4 <__aeabi_ui2f>
 8003e84:	4603      	mov	r3, r0
 8003e86:	4930      	ldr	r1, [pc, #192]	@ (8003f48 <DataManager+0x310>)
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fd f89f 	bl	8000fcc <__aeabi_fdiv>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	461a      	mov	r2, r3
 8003e92:	4b2e      	ldr	r3, [pc, #184]	@ (8003f4c <DataManager+0x314>)
 8003e94:	601a      	str	r2, [r3, #0]
				FndDisplay(K_i,2);
 8003e96:	4b2d      	ldr	r3, [pc, #180]	@ (8003f4c <DataManager+0x314>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2102      	movs	r1, #2
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f001 f873 	bl	8004f88 <FndDisplay>
			break;
 8003ea2:	e381      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(K_i,2);
 8003ea4:	4b29      	ldr	r3, [pc, #164]	@ (8003f4c <DataManager+0x314>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f001 f86c 	bl	8004f88 <FndDisplay>
			break;
 8003eb0:	e37a      	b.n	80045a8 <DataManager+0x970>
		case PAR_D://5
			//printf(" Display PAR_D\n");
			if(WhatCmd == CmdWriteEeprom){
 8003eb2:	79fb      	ldrb	r3, [r7, #7]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d116      	bne.n	8003ee6 <DataManager+0x2ae>
				SetValue=(uint16_t)(K_d * 100);
 8003eb8:	4b25      	ldr	r3, [pc, #148]	@ (8003f50 <DataManager+0x318>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4922      	ldr	r1, [pc, #136]	@ (8003f48 <DataManager+0x310>)
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fc ffd0 	bl	8000e64 <__aeabi_fmul>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fd f992 	bl	80011f0 <__aeabi_f2uiz>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+4,1);
 8003ed2:	89fb      	ldrh	r3, [r7, #14]
 8003ed4:	3304      	adds	r3, #4
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	f107 0108 	add.w	r1, r7, #8
 8003edc:	2301      	movs	r3, #1
 8003ede:	4816      	ldr	r0, [pc, #88]	@ (8003f38 <DataManager+0x300>)
 8003ee0:	f002 f836 	bl	8005f50 <at24_HAL_WriteWords>
				K_d=(float)GetValue/100;
				FndDisplay(K_d,2);
			}else{//CmdReadVariable
				FndDisplay(K_d,2);
			}
			break;
 8003ee4:	e360      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8003ee6:	79fb      	ldrb	r3, [r7, #7]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d11c      	bne.n	8003f26 <DataManager+0x2ee>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+4, 1);
 8003eec:	89fb      	ldrh	r3, [r7, #14]
 8003eee:	3304      	adds	r3, #4
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	f107 010a 	add.w	r1, r7, #10
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	480f      	ldr	r0, [pc, #60]	@ (8003f38 <DataManager+0x300>)
 8003efa:	f002 f893 	bl	8006024 <at24_HAL_ReadWords>
				K_d=(float)GetValue/100;
 8003efe:	897b      	ldrh	r3, [r7, #10]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fc ff57 	bl	8000db4 <__aeabi_ui2f>
 8003f06:	4603      	mov	r3, r0
 8003f08:	490f      	ldr	r1, [pc, #60]	@ (8003f48 <DataManager+0x310>)
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7fd f85e 	bl	8000fcc <__aeabi_fdiv>
 8003f10:	4603      	mov	r3, r0
 8003f12:	461a      	mov	r2, r3
 8003f14:	4b0e      	ldr	r3, [pc, #56]	@ (8003f50 <DataManager+0x318>)
 8003f16:	601a      	str	r2, [r3, #0]
				FndDisplay(K_d,2);
 8003f18:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <DataManager+0x318>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2102      	movs	r1, #2
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f001 f832 	bl	8004f88 <FndDisplay>
			break;
 8003f24:	e340      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(K_d,2);
 8003f26:	4b0a      	ldr	r3, [pc, #40]	@ (8003f50 <DataManager+0x318>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2102      	movs	r1, #2
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f001 f82b 	bl	8004f88 <FndDisplay>
			break;
 8003f32:	e339      	b.n	80045a8 <DataManager+0x970>
 8003f34:	200005cc 	.word	0x200005cc
 8003f38:	2000033c 	.word	0x2000033c
 8003f3c:	200005a0 	.word	0x200005a0
 8003f40:	41200000 	.word	0x41200000
 8003f44:	200005a4 	.word	0x200005a4
 8003f48:	42c80000 	.word	0x42c80000
 8003f4c:	200005a8 	.word	0x200005a8
 8003f50:	200005ac 	.word	0x200005ac
		case PAR_MAX://6
			//printf(" Display PAR_MAX\n");
			if(WhatCmd == CmdWriteEeprom){
 8003f54:	79fb      	ldrb	r3, [r7, #7]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d116      	bne.n	8003f88 <DataManager+0x350>
				SetValue=(uint16_t)(K_max * 10);
 8003f5a:	4b9d      	ldr	r3, [pc, #628]	@ (80041d0 <DataManager+0x598>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	499d      	ldr	r1, [pc, #628]	@ (80041d4 <DataManager+0x59c>)
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fc ff7f 	bl	8000e64 <__aeabi_fmul>
 8003f66:	4603      	mov	r3, r0
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7fd f941 	bl	80011f0 <__aeabi_f2uiz>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+5,1);
 8003f74:	89fb      	ldrh	r3, [r7, #14]
 8003f76:	3305      	adds	r3, #5
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	f107 0108 	add.w	r1, r7, #8
 8003f7e:	2301      	movs	r3, #1
 8003f80:	4895      	ldr	r0, [pc, #596]	@ (80041d8 <DataManager+0x5a0>)
 8003f82:	f001 ffe5 	bl	8005f50 <at24_HAL_WriteWords>
				K_max=(float)GetValue/10;
				FndDisplay(K_max,1);
			}else{//CmdReadVariable
				FndDisplay(K_max,1);
			}
			break;
 8003f86:	e30f      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d11c      	bne.n	8003fc8 <DataManager+0x390>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+5, 1);
 8003f8e:	89fb      	ldrh	r3, [r7, #14]
 8003f90:	3305      	adds	r3, #5
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	f107 010a 	add.w	r1, r7, #10
 8003f98:	2301      	movs	r3, #1
 8003f9a:	488f      	ldr	r0, [pc, #572]	@ (80041d8 <DataManager+0x5a0>)
 8003f9c:	f002 f842 	bl	8006024 <at24_HAL_ReadWords>
				K_max=(float)GetValue/10;
 8003fa0:	897b      	ldrh	r3, [r7, #10]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fc ff06 	bl	8000db4 <__aeabi_ui2f>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	498a      	ldr	r1, [pc, #552]	@ (80041d4 <DataManager+0x59c>)
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7fd f80d 	bl	8000fcc <__aeabi_fdiv>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	4b86      	ldr	r3, [pc, #536]	@ (80041d0 <DataManager+0x598>)
 8003fb8:	601a      	str	r2, [r3, #0]
				FndDisplay(K_max,1);
 8003fba:	4b85      	ldr	r3, [pc, #532]	@ (80041d0 <DataManager+0x598>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 ffe1 	bl	8004f88 <FndDisplay>
			break;
 8003fc6:	e2ef      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(K_max,1);
 8003fc8:	4b81      	ldr	r3, [pc, #516]	@ (80041d0 <DataManager+0x598>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2101      	movs	r1, #1
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 ffda 	bl	8004f88 <FndDisplay>
			break;
 8003fd4:	e2e8      	b.n	80045a8 <DataManager+0x970>
		case PAR_MIN://7
			//printf(" Display PAR_MIN\n");
			if(WhatCmd == CmdWriteEeprom){
 8003fd6:	79fb      	ldrb	r3, [r7, #7]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d116      	bne.n	800400a <DataManager+0x3d2>
				SetValue=(uint16_t)(K_min * 10);
 8003fdc:	4b7f      	ldr	r3, [pc, #508]	@ (80041dc <DataManager+0x5a4>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	497c      	ldr	r1, [pc, #496]	@ (80041d4 <DataManager+0x59c>)
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fc ff3e 	bl	8000e64 <__aeabi_fmul>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fd f900 	bl	80011f0 <__aeabi_f2uiz>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+6,1);
 8003ff6:	89fb      	ldrh	r3, [r7, #14]
 8003ff8:	3306      	adds	r3, #6
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	f107 0108 	add.w	r1, r7, #8
 8004000:	2301      	movs	r3, #1
 8004002:	4875      	ldr	r0, [pc, #468]	@ (80041d8 <DataManager+0x5a0>)
 8004004:	f001 ffa4 	bl	8005f50 <at24_HAL_WriteWords>
				K_min=(float)GetValue/10;
				FndDisplay(K_min,1);
			}else{//CmdReadVariable
				FndDisplay(K_min,1);
			}
			break;
 8004008:	e2ce      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 800400a:	79fb      	ldrb	r3, [r7, #7]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d11c      	bne.n	800404a <DataManager+0x412>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+6, 1);
 8004010:	89fb      	ldrh	r3, [r7, #14]
 8004012:	3306      	adds	r3, #6
 8004014:	b29a      	uxth	r2, r3
 8004016:	f107 010a 	add.w	r1, r7, #10
 800401a:	2301      	movs	r3, #1
 800401c:	486e      	ldr	r0, [pc, #440]	@ (80041d8 <DataManager+0x5a0>)
 800401e:	f002 f801 	bl	8006024 <at24_HAL_ReadWords>
				K_min=(float)GetValue/10;
 8004022:	897b      	ldrh	r3, [r7, #10]
 8004024:	4618      	mov	r0, r3
 8004026:	f7fc fec5 	bl	8000db4 <__aeabi_ui2f>
 800402a:	4603      	mov	r3, r0
 800402c:	4969      	ldr	r1, [pc, #420]	@ (80041d4 <DataManager+0x59c>)
 800402e:	4618      	mov	r0, r3
 8004030:	f7fc ffcc 	bl	8000fcc <__aeabi_fdiv>
 8004034:	4603      	mov	r3, r0
 8004036:	461a      	mov	r2, r3
 8004038:	4b68      	ldr	r3, [pc, #416]	@ (80041dc <DataManager+0x5a4>)
 800403a:	601a      	str	r2, [r3, #0]
				FndDisplay(K_min,1);
 800403c:	4b67      	ldr	r3, [pc, #412]	@ (80041dc <DataManager+0x5a4>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2101      	movs	r1, #1
 8004042:	4618      	mov	r0, r3
 8004044:	f000 ffa0 	bl	8004f88 <FndDisplay>
			break;
 8004048:	e2ae      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(K_min,1);
 800404a:	4b64      	ldr	r3, [pc, #400]	@ (80041dc <DataManager+0x5a4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2101      	movs	r1, #1
 8004050:	4618      	mov	r0, r3
 8004052:	f000 ff99 	bl	8004f88 <FndDisplay>
			break;
 8004056:	e2a7      	b.n	80045a8 <DataManager+0x970>
		case PAR_POS: //8 Bar Postion
			//printf(" Display PAR_POS\n");
			if(WhatCmd == CmdWriteEeprom){
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d116      	bne.n	800408c <DataManager+0x454>
				SetValue=(uint16_t)(BarAngle * 10);
 800405e:	4b60      	ldr	r3, [pc, #384]	@ (80041e0 <DataManager+0x5a8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	495c      	ldr	r1, [pc, #368]	@ (80041d4 <DataManager+0x59c>)
 8004064:	4618      	mov	r0, r3
 8004066:	f7fc fefd 	bl	8000e64 <__aeabi_fmul>
 800406a:	4603      	mov	r3, r0
 800406c:	4618      	mov	r0, r3
 800406e:	f7fd f8bf 	bl	80011f0 <__aeabi_f2uiz>
 8004072:	4603      	mov	r3, r0
 8004074:	b29b      	uxth	r3, r3
 8004076:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+7,1);
 8004078:	89fb      	ldrh	r3, [r7, #14]
 800407a:	3307      	adds	r3, #7
 800407c:	b29a      	uxth	r2, r3
 800407e:	f107 0108 	add.w	r1, r7, #8
 8004082:	2301      	movs	r3, #1
 8004084:	4854      	ldr	r0, [pc, #336]	@ (80041d8 <DataManager+0x5a0>)
 8004086:	f001 ff63 	bl	8005f50 <at24_HAL_WriteWords>
				BarAngle=(float)GetValue/10;
				FndDisplay(BarAngle,0);
			}else{//CmdReadVariable
				FndDisplay(BarAngle,0);
			}
			break;
 800408a:	e28d      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d11c      	bne.n	80040cc <DataManager+0x494>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+7, 1);
 8004092:	89fb      	ldrh	r3, [r7, #14]
 8004094:	3307      	adds	r3, #7
 8004096:	b29a      	uxth	r2, r3
 8004098:	f107 010a 	add.w	r1, r7, #10
 800409c:	2301      	movs	r3, #1
 800409e:	484e      	ldr	r0, [pc, #312]	@ (80041d8 <DataManager+0x5a0>)
 80040a0:	f001 ffc0 	bl	8006024 <at24_HAL_ReadWords>
				BarAngle=(float)GetValue/10;
 80040a4:	897b      	ldrh	r3, [r7, #10]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7fc fe84 	bl	8000db4 <__aeabi_ui2f>
 80040ac:	4603      	mov	r3, r0
 80040ae:	4949      	ldr	r1, [pc, #292]	@ (80041d4 <DataManager+0x59c>)
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fc ff8b 	bl	8000fcc <__aeabi_fdiv>
 80040b6:	4603      	mov	r3, r0
 80040b8:	461a      	mov	r2, r3
 80040ba:	4b49      	ldr	r3, [pc, #292]	@ (80041e0 <DataManager+0x5a8>)
 80040bc:	601a      	str	r2, [r3, #0]
				FndDisplay(BarAngle,0);
 80040be:	4b48      	ldr	r3, [pc, #288]	@ (80041e0 <DataManager+0x5a8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2100      	movs	r1, #0
 80040c4:	4618      	mov	r0, r3
 80040c6:	f000 ff5f 	bl	8004f88 <FndDisplay>
			break;
 80040ca:	e26d      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(BarAngle,0);
 80040cc:	4b44      	ldr	r3, [pc, #272]	@ (80041e0 <DataManager+0x5a8>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2100      	movs	r1, #0
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 ff58 	bl	8004f88 <FndDisplay>
			break;
 80040d8:	e266      	b.n	80045a8 <DataManager+0x970>
		case PAR_DISP://9 0 tension, 1 volt tension
			//printf(" Display PAR_DISP\n");
			if(WhatCmd == CmdWriteEeprom){
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10d      	bne.n	80040fc <DataManager+0x4c4>
				SetValue=(uint16_t)DisplayMode;
 80040e0:	4b40      	ldr	r3, [pc, #256]	@ (80041e4 <DataManager+0x5ac>)
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+8,1);
 80040e8:	89fb      	ldrh	r3, [r7, #14]
 80040ea:	3308      	adds	r3, #8
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	f107 0108 	add.w	r1, r7, #8
 80040f2:	2301      	movs	r3, #1
 80040f4:	4838      	ldr	r0, [pc, #224]	@ (80041d8 <DataManager+0x5a0>)
 80040f6:	f001 ff2b 	bl	8005f50 <at24_HAL_WriteWords>
				DisplayMode=(uint8_t)GetValue;
				FndDisplay(DisplayMode,10);
			}else{
				FndDisplay(DisplayMode,10);
			}
			break;
 80040fa:	e255      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d118      	bne.n	8004134 <DataManager+0x4fc>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+8, 1);
 8004102:	89fb      	ldrh	r3, [r7, #14]
 8004104:	3308      	adds	r3, #8
 8004106:	b29a      	uxth	r2, r3
 8004108:	f107 010a 	add.w	r1, r7, #10
 800410c:	2301      	movs	r3, #1
 800410e:	4832      	ldr	r0, [pc, #200]	@ (80041d8 <DataManager+0x5a0>)
 8004110:	f001 ff88 	bl	8006024 <at24_HAL_ReadWords>
				DisplayMode=(uint8_t)GetValue;
 8004114:	897b      	ldrh	r3, [r7, #10]
 8004116:	b2da      	uxtb	r2, r3
 8004118:	4b32      	ldr	r3, [pc, #200]	@ (80041e4 <DataManager+0x5ac>)
 800411a:	701a      	strb	r2, [r3, #0]
				FndDisplay(DisplayMode,10);
 800411c:	4b31      	ldr	r3, [pc, #196]	@ (80041e4 <DataManager+0x5ac>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	4618      	mov	r0, r3
 8004124:	f7fc fe46 	bl	8000db4 <__aeabi_ui2f>
 8004128:	4603      	mov	r3, r0
 800412a:	210a      	movs	r1, #10
 800412c:	4618      	mov	r0, r3
 800412e:	f000 ff2b 	bl	8004f88 <FndDisplay>
			break;
 8004132:	e239      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(DisplayMode,10);
 8004134:	4b2b      	ldr	r3, [pc, #172]	@ (80041e4 <DataManager+0x5ac>)
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	b2db      	uxtb	r3, r3
 800413a:	4618      	mov	r0, r3
 800413c:	f7fc fe3a 	bl	8000db4 <__aeabi_ui2f>
 8004140:	4603      	mov	r3, r0
 8004142:	210a      	movs	r1, #10
 8004144:	4618      	mov	r0, r3
 8004146:	f000 ff1f 	bl	8004f88 <FndDisplay>
			break;
 800414a:	e22d      	b.n	80045a8 <DataManager+0x970>
		case PAR_MULTI://10
			//printf(" Display PAR_MULTI\n");
			if(WhatCmd == CmdWriteEeprom){
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d116      	bne.n	8004180 <DataManager+0x548>
				SetValue=(uint16_t)(StepTension * 10);
 8004152:	4b25      	ldr	r3, [pc, #148]	@ (80041e8 <DataManager+0x5b0>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	491f      	ldr	r1, [pc, #124]	@ (80041d4 <DataManager+0x59c>)
 8004158:	4618      	mov	r0, r3
 800415a:	f7fc fe83 	bl	8000e64 <__aeabi_fmul>
 800415e:	4603      	mov	r3, r0
 8004160:	4618      	mov	r0, r3
 8004162:	f7fd f845 	bl	80011f0 <__aeabi_f2uiz>
 8004166:	4603      	mov	r3, r0
 8004168:	b29b      	uxth	r3, r3
 800416a:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+9,1);
 800416c:	89fb      	ldrh	r3, [r7, #14]
 800416e:	3309      	adds	r3, #9
 8004170:	b29a      	uxth	r2, r3
 8004172:	f107 0108 	add.w	r1, r7, #8
 8004176:	2301      	movs	r3, #1
 8004178:	4817      	ldr	r0, [pc, #92]	@ (80041d8 <DataManager+0x5a0>)
 800417a:	f001 fee9 	bl	8005f50 <at24_HAL_WriteWords>
				StepTension=(float)GetValue/10;
				FndDisplay(StepTension,1);
			}else{//CmdReadVariable
				FndDisplay(StepTension,1);
			}
			break;
 800417e:	e213      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8004180:	79fb      	ldrb	r3, [r7, #7]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d11c      	bne.n	80041c0 <DataManager+0x588>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+9, 1);
 8004186:	89fb      	ldrh	r3, [r7, #14]
 8004188:	3309      	adds	r3, #9
 800418a:	b29a      	uxth	r2, r3
 800418c:	f107 010a 	add.w	r1, r7, #10
 8004190:	2301      	movs	r3, #1
 8004192:	4811      	ldr	r0, [pc, #68]	@ (80041d8 <DataManager+0x5a0>)
 8004194:	f001 ff46 	bl	8006024 <at24_HAL_ReadWords>
				StepTension=(float)GetValue/10;
 8004198:	897b      	ldrh	r3, [r7, #10]
 800419a:	4618      	mov	r0, r3
 800419c:	f7fc fe0a 	bl	8000db4 <__aeabi_ui2f>
 80041a0:	4603      	mov	r3, r0
 80041a2:	490c      	ldr	r1, [pc, #48]	@ (80041d4 <DataManager+0x59c>)
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fc ff11 	bl	8000fcc <__aeabi_fdiv>
 80041aa:	4603      	mov	r3, r0
 80041ac:	461a      	mov	r2, r3
 80041ae:	4b0e      	ldr	r3, [pc, #56]	@ (80041e8 <DataManager+0x5b0>)
 80041b0:	601a      	str	r2, [r3, #0]
				FndDisplay(StepTension,1);
 80041b2:	4b0d      	ldr	r3, [pc, #52]	@ (80041e8 <DataManager+0x5b0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2101      	movs	r1, #1
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fee5 	bl	8004f88 <FndDisplay>
			break;
 80041be:	e1f3      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(StepTension,1);
 80041c0:	4b09      	ldr	r3, [pc, #36]	@ (80041e8 <DataManager+0x5b0>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2101      	movs	r1, #1
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 fede 	bl	8004f88 <FndDisplay>
			break;
 80041cc:	e1ec      	b.n	80045a8 <DataManager+0x970>
 80041ce:	bf00      	nop
 80041d0:	200005b4 	.word	0x200005b4
 80041d4:	41200000 	.word	0x41200000
 80041d8:	2000033c 	.word	0x2000033c
 80041dc:	200005b0 	.word	0x200005b0
 80041e0:	2000059c 	.word	0x2000059c
 80041e4:	200005cd 	.word	0x200005cd
 80041e8:	200005b8 	.word	0x200005b8
		case PAR_LOADCELL_OFFSET://11
			//printf(" Display PAR_LOADCELL_OFFSET\n");
			if(WhatCmd == CmdWriteEeprom){
 80041ec:	79fb      	ldrb	r3, [r7, #7]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10d      	bne.n	800420e <DataManager+0x5d6>
				SetValue=(uint16_t)LoadCell_OffSetValue ;
 80041f2:	4b97      	ldr	r3, [pc, #604]	@ (8004450 <DataManager+0x818>)
 80041f4:	881b      	ldrh	r3, [r3, #0]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+10,1);
 80041fa:	89fb      	ldrh	r3, [r7, #14]
 80041fc:	330a      	adds	r3, #10
 80041fe:	b29a      	uxth	r2, r3
 8004200:	f107 0108 	add.w	r1, r7, #8
 8004204:	2301      	movs	r3, #1
 8004206:	4893      	ldr	r0, [pc, #588]	@ (8004454 <DataManager+0x81c>)
 8004208:	f001 fea2 	bl	8005f50 <at24_HAL_WriteWords>
				LoadCell_OffSetValue=GetValue;
				FndDisplay(LoadCell_OffSetValue,100);
			}else{//CmdReadVariable
				FndDisplay(LoadCell_OffSetValue,100);
			}
			break;
 800420c:	e1cc      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 800420e:	79fb      	ldrb	r3, [r7, #7]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d117      	bne.n	8004244 <DataManager+0x60c>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+10, 1);
 8004214:	89fb      	ldrh	r3, [r7, #14]
 8004216:	330a      	adds	r3, #10
 8004218:	b29a      	uxth	r2, r3
 800421a:	f107 010a 	add.w	r1, r7, #10
 800421e:	2301      	movs	r3, #1
 8004220:	488c      	ldr	r0, [pc, #560]	@ (8004454 <DataManager+0x81c>)
 8004222:	f001 feff 	bl	8006024 <at24_HAL_ReadWords>
				LoadCell_OffSetValue=GetValue;
 8004226:	897a      	ldrh	r2, [r7, #10]
 8004228:	4b89      	ldr	r3, [pc, #548]	@ (8004450 <DataManager+0x818>)
 800422a:	801a      	strh	r2, [r3, #0]
				FndDisplay(LoadCell_OffSetValue,100);
 800422c:	4b88      	ldr	r3, [pc, #544]	@ (8004450 <DataManager+0x818>)
 800422e:	881b      	ldrh	r3, [r3, #0]
 8004230:	b29b      	uxth	r3, r3
 8004232:	4618      	mov	r0, r3
 8004234:	f7fc fdbe 	bl	8000db4 <__aeabi_ui2f>
 8004238:	4603      	mov	r3, r0
 800423a:	2164      	movs	r1, #100	@ 0x64
 800423c:	4618      	mov	r0, r3
 800423e:	f000 fea3 	bl	8004f88 <FndDisplay>
			break;
 8004242:	e1b1      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(LoadCell_OffSetValue,100);
 8004244:	4b82      	ldr	r3, [pc, #520]	@ (8004450 <DataManager+0x818>)
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	b29b      	uxth	r3, r3
 800424a:	4618      	mov	r0, r3
 800424c:	f7fc fdb2 	bl	8000db4 <__aeabi_ui2f>
 8004250:	4603      	mov	r3, r0
 8004252:	2164      	movs	r1, #100	@ 0x64
 8004254:	4618      	mov	r0, r3
 8004256:	f000 fe97 	bl	8004f88 <FndDisplay>
			break;
 800425a:	e1a5      	b.n	80045a8 <DataManager+0x970>
		case PAR_ADGAIN://12
			//printf(" Display PAR_ADGAIN\n");
			if(WhatCmd == CmdWriteEeprom){
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d116      	bne.n	8004290 <DataManager+0x658>
				SetValue=(uint16_t)(AdGain *10);
 8004262:	4b7d      	ldr	r3, [pc, #500]	@ (8004458 <DataManager+0x820>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	497d      	ldr	r1, [pc, #500]	@ (800445c <DataManager+0x824>)
 8004268:	4618      	mov	r0, r3
 800426a:	f7fc fdfb 	bl	8000e64 <__aeabi_fmul>
 800426e:	4603      	mov	r3, r0
 8004270:	4618      	mov	r0, r3
 8004272:	f7fc ffbd 	bl	80011f0 <__aeabi_f2uiz>
 8004276:	4603      	mov	r3, r0
 8004278:	b29b      	uxth	r3, r3
 800427a:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+11,1);
 800427c:	89fb      	ldrh	r3, [r7, #14]
 800427e:	330b      	adds	r3, #11
 8004280:	b29a      	uxth	r2, r3
 8004282:	f107 0108 	add.w	r1, r7, #8
 8004286:	2301      	movs	r3, #1
 8004288:	4872      	ldr	r0, [pc, #456]	@ (8004454 <DataManager+0x81c>)
 800428a:	f001 fe61 	bl	8005f50 <at24_HAL_WriteWords>
				AdGain=(float)GetValue/10;
				FndDisplay(AdGain,1);
			}else{//CmdReadVariable
				FndDisplay(AdGain,1);
			}
			break;
 800428e:	e18b      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8004290:	79fb      	ldrb	r3, [r7, #7]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d11c      	bne.n	80042d0 <DataManager+0x698>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+11, 1);
 8004296:	89fb      	ldrh	r3, [r7, #14]
 8004298:	330b      	adds	r3, #11
 800429a:	b29a      	uxth	r2, r3
 800429c:	f107 010a 	add.w	r1, r7, #10
 80042a0:	2301      	movs	r3, #1
 80042a2:	486c      	ldr	r0, [pc, #432]	@ (8004454 <DataManager+0x81c>)
 80042a4:	f001 febe 	bl	8006024 <at24_HAL_ReadWords>
				AdGain=(float)GetValue/10;
 80042a8:	897b      	ldrh	r3, [r7, #10]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fc fd82 	bl	8000db4 <__aeabi_ui2f>
 80042b0:	4603      	mov	r3, r0
 80042b2:	496a      	ldr	r1, [pc, #424]	@ (800445c <DataManager+0x824>)
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7fc fe89 	bl	8000fcc <__aeabi_fdiv>
 80042ba:	4603      	mov	r3, r0
 80042bc:	461a      	mov	r2, r3
 80042be:	4b66      	ldr	r3, [pc, #408]	@ (8004458 <DataManager+0x820>)
 80042c0:	601a      	str	r2, [r3, #0]
				FndDisplay(AdGain,1);
 80042c2:	4b65      	ldr	r3, [pc, #404]	@ (8004458 <DataManager+0x820>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2101      	movs	r1, #1
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 fe5d 	bl	8004f88 <FndDisplay>
			break;
 80042ce:	e16b      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(AdGain,1);
 80042d0:	4b61      	ldr	r3, [pc, #388]	@ (8004458 <DataManager+0x820>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2101      	movs	r1, #1
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 fe56 	bl	8004f88 <FndDisplay>
			break;
 80042dc:	e164      	b.n	80045a8 <DataManager+0x970>
		case PAR_PLIMIT://13
			//printf(" Display PAR_PLIMIT\n");
			if(WhatCmd == CmdWriteEeprom){
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10d      	bne.n	8004300 <DataManager+0x6c8>
				SetValue=(uint16_t)MaxValue;
 80042e4:	4b5e      	ldr	r3, [pc, #376]	@ (8004460 <DataManager+0x828>)
 80042e6:	881b      	ldrh	r3, [r3, #0]
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+12,1);
 80042ec:	89fb      	ldrh	r3, [r7, #14]
 80042ee:	330c      	adds	r3, #12
 80042f0:	b29a      	uxth	r2, r3
 80042f2:	f107 0108 	add.w	r1, r7, #8
 80042f6:	2301      	movs	r3, #1
 80042f8:	4856      	ldr	r0, [pc, #344]	@ (8004454 <DataManager+0x81c>)
 80042fa:	f001 fe29 	bl	8005f50 <at24_HAL_WriteWords>
				MaxValue=GetValue;
				FndDisplay(MaxValue,100);
			}else{//CmdReadVariable
				FndDisplay(MaxValue,100);
			}
			break;
 80042fe:	e153      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d117      	bne.n	8004336 <DataManager+0x6fe>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+12, 1);
 8004306:	89fb      	ldrh	r3, [r7, #14]
 8004308:	330c      	adds	r3, #12
 800430a:	b29a      	uxth	r2, r3
 800430c:	f107 010a 	add.w	r1, r7, #10
 8004310:	2301      	movs	r3, #1
 8004312:	4850      	ldr	r0, [pc, #320]	@ (8004454 <DataManager+0x81c>)
 8004314:	f001 fe86 	bl	8006024 <at24_HAL_ReadWords>
				MaxValue=GetValue;
 8004318:	897a      	ldrh	r2, [r7, #10]
 800431a:	4b51      	ldr	r3, [pc, #324]	@ (8004460 <DataManager+0x828>)
 800431c:	801a      	strh	r2, [r3, #0]
				FndDisplay(MaxValue,100);
 800431e:	4b50      	ldr	r3, [pc, #320]	@ (8004460 <DataManager+0x828>)
 8004320:	881b      	ldrh	r3, [r3, #0]
 8004322:	b29b      	uxth	r3, r3
 8004324:	4618      	mov	r0, r3
 8004326:	f7fc fd45 	bl	8000db4 <__aeabi_ui2f>
 800432a:	4603      	mov	r3, r0
 800432c:	2164      	movs	r1, #100	@ 0x64
 800432e:	4618      	mov	r0, r3
 8004330:	f000 fe2a 	bl	8004f88 <FndDisplay>
			break;
 8004334:	e138      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(MaxValue,100);
 8004336:	4b4a      	ldr	r3, [pc, #296]	@ (8004460 <DataManager+0x828>)
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	b29b      	uxth	r3, r3
 800433c:	4618      	mov	r0, r3
 800433e:	f7fc fd39 	bl	8000db4 <__aeabi_ui2f>
 8004342:	4603      	mov	r3, r0
 8004344:	2164      	movs	r1, #100	@ 0x64
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fe1e 	bl	8004f88 <FndDisplay>
			break;
 800434c:	e12c      	b.n	80045a8 <DataManager+0x970>
		case PAR_MLIMIT://14
			//printf(" Display PAR_MLIMIT\n");
			if(WhatCmd == CmdWriteEeprom){
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10d      	bne.n	8004370 <DataManager+0x738>
				SetValue=(uint16_t)MinValue;
 8004354:	4b43      	ldr	r3, [pc, #268]	@ (8004464 <DataManager+0x82c>)
 8004356:	881b      	ldrh	r3, [r3, #0]
 8004358:	b29b      	uxth	r3, r3
 800435a:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+13,1);
 800435c:	89fb      	ldrh	r3, [r7, #14]
 800435e:	330d      	adds	r3, #13
 8004360:	b29a      	uxth	r2, r3
 8004362:	f107 0108 	add.w	r1, r7, #8
 8004366:	2301      	movs	r3, #1
 8004368:	483a      	ldr	r0, [pc, #232]	@ (8004454 <DataManager+0x81c>)
 800436a:	f001 fdf1 	bl	8005f50 <at24_HAL_WriteWords>
				MinValue=GetValue;
				FndDisplay(MinValue,100);
			}else{//CmdReadVariable
				FndDisplay(MinValue,100);
			}
			break;
 800436e:	e11b      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8004370:	79fb      	ldrb	r3, [r7, #7]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d117      	bne.n	80043a6 <DataManager+0x76e>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+13, 1);
 8004376:	89fb      	ldrh	r3, [r7, #14]
 8004378:	330d      	adds	r3, #13
 800437a:	b29a      	uxth	r2, r3
 800437c:	f107 010a 	add.w	r1, r7, #10
 8004380:	2301      	movs	r3, #1
 8004382:	4834      	ldr	r0, [pc, #208]	@ (8004454 <DataManager+0x81c>)
 8004384:	f001 fe4e 	bl	8006024 <at24_HAL_ReadWords>
				MinValue=GetValue;
 8004388:	897a      	ldrh	r2, [r7, #10]
 800438a:	4b36      	ldr	r3, [pc, #216]	@ (8004464 <DataManager+0x82c>)
 800438c:	801a      	strh	r2, [r3, #0]
				FndDisplay(MinValue,100);
 800438e:	4b35      	ldr	r3, [pc, #212]	@ (8004464 <DataManager+0x82c>)
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	b29b      	uxth	r3, r3
 8004394:	4618      	mov	r0, r3
 8004396:	f7fc fd0d 	bl	8000db4 <__aeabi_ui2f>
 800439a:	4603      	mov	r3, r0
 800439c:	2164      	movs	r1, #100	@ 0x64
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 fdf2 	bl	8004f88 <FndDisplay>
			break;
 80043a4:	e100      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(MinValue,100);
 80043a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004464 <DataManager+0x82c>)
 80043a8:	881b      	ldrh	r3, [r3, #0]
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7fc fd01 	bl	8000db4 <__aeabi_ui2f>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2164      	movs	r1, #100	@ 0x64
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fde6 	bl	8004f88 <FndDisplay>
			break;
 80043bc:	e0f4      	b.n	80045a8 <DataManager+0x970>

		case PAR_LOADCELL_SPAN_L://15
			//printf(" Display PAR_LOADCELL_SPAN\n");
			if(WhatCmd == CmdWriteEeprom){
 80043be:	79fb      	ldrb	r3, [r7, #7]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10d      	bne.n	80043e0 <DataManager+0x7a8>
				SetValue=LoadCell_SpanValueLow ;
 80043c4:	4b28      	ldr	r3, [pc, #160]	@ (8004468 <DataManager+0x830>)
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+14,1);
 80043cc:	89fb      	ldrh	r3, [r7, #14]
 80043ce:	330e      	adds	r3, #14
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	f107 0108 	add.w	r1, r7, #8
 80043d6:	2301      	movs	r3, #1
 80043d8:	481e      	ldr	r0, [pc, #120]	@ (8004454 <DataManager+0x81c>)
 80043da:	f001 fdb9 	bl	8005f50 <at24_HAL_WriteWords>
				LoadCell_SpanValueLow=GetValue;
				FndDisplay(LoadCell_SpanValueLow,100);
			}else{//CmdReadVariable
				FndDisplay(LoadCell_SpanValueLow,100);
			}
			break;
 80043de:	e0e3      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 80043e0:	79fb      	ldrb	r3, [r7, #7]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d117      	bne.n	8004416 <DataManager+0x7de>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+14, 1);
 80043e6:	89fb      	ldrh	r3, [r7, #14]
 80043e8:	330e      	adds	r3, #14
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	f107 010a 	add.w	r1, r7, #10
 80043f0:	2301      	movs	r3, #1
 80043f2:	4818      	ldr	r0, [pc, #96]	@ (8004454 <DataManager+0x81c>)
 80043f4:	f001 fe16 	bl	8006024 <at24_HAL_ReadWords>
				LoadCell_SpanValueLow=GetValue;
 80043f8:	897a      	ldrh	r2, [r7, #10]
 80043fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004468 <DataManager+0x830>)
 80043fc:	801a      	strh	r2, [r3, #0]
				FndDisplay(LoadCell_SpanValueLow,100);
 80043fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004468 <DataManager+0x830>)
 8004400:	881b      	ldrh	r3, [r3, #0]
 8004402:	b29b      	uxth	r3, r3
 8004404:	4618      	mov	r0, r3
 8004406:	f7fc fcd5 	bl	8000db4 <__aeabi_ui2f>
 800440a:	4603      	mov	r3, r0
 800440c:	2164      	movs	r1, #100	@ 0x64
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fdba 	bl	8004f88 <FndDisplay>
			break;
 8004414:	e0c8      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(LoadCell_SpanValueLow,100);
 8004416:	4b14      	ldr	r3, [pc, #80]	@ (8004468 <DataManager+0x830>)
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	b29b      	uxth	r3, r3
 800441c:	4618      	mov	r0, r3
 800441e:	f7fc fcc9 	bl	8000db4 <__aeabi_ui2f>
 8004422:	4603      	mov	r3, r0
 8004424:	2164      	movs	r1, #100	@ 0x64
 8004426:	4618      	mov	r0, r3
 8004428:	f000 fdae 	bl	8004f88 <FndDisplay>
			break;
 800442c:	e0bc      	b.n	80045a8 <DataManager+0x970>
		case PAR_LOADCELL_SPAN_H://16
			//printf(" Display PAR_OFFSETB\n");
			if(WhatCmd == CmdWriteEeprom){
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d11d      	bne.n	8004470 <DataManager+0x838>
				SetValue=LoadCell_SpanValueHigh ;
 8004434:	4b0d      	ldr	r3, [pc, #52]	@ (800446c <DataManager+0x834>)
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	b29b      	uxth	r3, r3
 800443a:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+15,1);
 800443c:	89fb      	ldrh	r3, [r7, #14]
 800443e:	330f      	adds	r3, #15
 8004440:	b29a      	uxth	r2, r3
 8004442:	f107 0108 	add.w	r1, r7, #8
 8004446:	2301      	movs	r3, #1
 8004448:	4802      	ldr	r0, [pc, #8]	@ (8004454 <DataManager+0x81c>)
 800444a:	f001 fd81 	bl	8005f50 <at24_HAL_WriteWords>
				LoadCell_SpanValueHigh=GetValue;
				FndDisplay(LoadCell_SpanValueHigh,100);
			}else{//CmdReadVariable
				FndDisplay(LoadCell_SpanValueHigh,100);
			}
			break;
 800444e:	e0ab      	b.n	80045a8 <DataManager+0x970>
 8004450:	200005d0 	.word	0x200005d0
 8004454:	2000033c 	.word	0x2000033c
 8004458:	200005bc 	.word	0x200005bc
 800445c:	41200000 	.word	0x41200000
 8004460:	200005d6 	.word	0x200005d6
 8004464:	200005d8 	.word	0x200005d8
 8004468:	200005d2 	.word	0x200005d2
 800446c:	200005d4 	.word	0x200005d4
			}else if(WhatCmd == CmdReadEeprom){
 8004470:	79fb      	ldrb	r3, [r7, #7]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d117      	bne.n	80044a6 <DataManager+0x86e>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+15, 1);
 8004476:	89fb      	ldrh	r3, [r7, #14]
 8004478:	330f      	adds	r3, #15
 800447a:	b29a      	uxth	r2, r3
 800447c:	f107 010a 	add.w	r1, r7, #10
 8004480:	2301      	movs	r3, #1
 8004482:	484b      	ldr	r0, [pc, #300]	@ (80045b0 <DataManager+0x978>)
 8004484:	f001 fdce 	bl	8006024 <at24_HAL_ReadWords>
				LoadCell_SpanValueHigh=GetValue;
 8004488:	897a      	ldrh	r2, [r7, #10]
 800448a:	4b4a      	ldr	r3, [pc, #296]	@ (80045b4 <DataManager+0x97c>)
 800448c:	801a      	strh	r2, [r3, #0]
				FndDisplay(LoadCell_SpanValueHigh,100);
 800448e:	4b49      	ldr	r3, [pc, #292]	@ (80045b4 <DataManager+0x97c>)
 8004490:	881b      	ldrh	r3, [r3, #0]
 8004492:	b29b      	uxth	r3, r3
 8004494:	4618      	mov	r0, r3
 8004496:	f7fc fc8d 	bl	8000db4 <__aeabi_ui2f>
 800449a:	4603      	mov	r3, r0
 800449c:	2164      	movs	r1, #100	@ 0x64
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fd72 	bl	8004f88 <FndDisplay>
			break;
 80044a4:	e080      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(LoadCell_SpanValueHigh,100);
 80044a6:	4b43      	ldr	r3, [pc, #268]	@ (80045b4 <DataManager+0x97c>)
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	4618      	mov	r0, r3
 80044ae:	f7fc fc81 	bl	8000db4 <__aeabi_ui2f>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2164      	movs	r1, #100	@ 0x64
 80044b6:	4618      	mov	r0, r3
 80044b8:	f000 fd66 	bl	8004f88 <FndDisplay>
			break;
 80044bc:	e074      	b.n	80045a8 <DataManager+0x970>
		case PAR_BackupModel://17
			//printf(" Display PAR_BackupModel\n");
			if(WhatCmd == CmdWriteEeprom){
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10b      	bne.n	80044dc <DataManager+0x8a4>
				SetValue=(uint16_t)BackupModel;
 80044c4:	4b3c      	ldr	r3, [pc, #240]	@ (80045b8 <DataManager+0x980>)
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,16,1);
 80044cc:	f107 0108 	add.w	r1, r7, #8
 80044d0:	2301      	movs	r3, #1
 80044d2:	2210      	movs	r2, #16
 80044d4:	4836      	ldr	r0, [pc, #216]	@ (80045b0 <DataManager+0x978>)
 80044d6:	f001 fd3b 	bl	8005f50 <at24_HAL_WriteWords>
				BackupModel=(uint8_t)GetValue;
				//FndDisplay(BackupModel,10);
			}else{//CmdReadVariable
				FndDisplay(BackupModel,10);
			}
			break;
 80044da:	e065      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 80044dc:	79fb      	ldrb	r3, [r7, #7]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d10b      	bne.n	80044fa <DataManager+0x8c2>
				at24_HAL_ReadWords(&hi2c1, &GetValue, 16, 1);
 80044e2:	f107 010a 	add.w	r1, r7, #10
 80044e6:	2301      	movs	r3, #1
 80044e8:	2210      	movs	r2, #16
 80044ea:	4831      	ldr	r0, [pc, #196]	@ (80045b0 <DataManager+0x978>)
 80044ec:	f001 fd9a 	bl	8006024 <at24_HAL_ReadWords>
				BackupModel=(uint8_t)GetValue;
 80044f0:	897b      	ldrh	r3, [r7, #10]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	4b30      	ldr	r3, [pc, #192]	@ (80045b8 <DataManager+0x980>)
 80044f6:	701a      	strb	r2, [r3, #0]
			break;
 80044f8:	e056      	b.n	80045a8 <DataManager+0x970>
				FndDisplay(BackupModel,10);
 80044fa:	4b2f      	ldr	r3, [pc, #188]	@ (80045b8 <DataManager+0x980>)
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	4618      	mov	r0, r3
 8004502:	f7fc fc57 	bl	8000db4 <__aeabi_ui2f>
 8004506:	4603      	mov	r3, r0
 8004508:	210a      	movs	r1, #10
 800450a:	4618      	mov	r0, r3
 800450c:	f000 fd3c 	bl	8004f88 <FndDisplay>
			break;
 8004510:	e04a      	b.n	80045a8 <DataManager+0x970>
		case PAR_fAdcValue://18
			//printf(" Display PAR_fAdcValue\n");
			if(WhatCmd == CmdWriteEeprom){
 8004512:	79fb      	ldrb	r3, [r7, #7]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d116      	bne.n	8004546 <DataManager+0x90e>
				SetValue=(uint16_t)(fadcVal *10);
 8004518:	4b28      	ldr	r3, [pc, #160]	@ (80045bc <DataManager+0x984>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4928      	ldr	r1, [pc, #160]	@ (80045c0 <DataManager+0x988>)
 800451e:	4618      	mov	r0, r3
 8004520:	f7fc fca0 	bl	8000e64 <__aeabi_fmul>
 8004524:	4603      	mov	r3, r0
 8004526:	4618      	mov	r0, r3
 8004528:	f7fc fe62 	bl	80011f0 <__aeabi_f2uiz>
 800452c:	4603      	mov	r3, r0
 800452e:	b29b      	uxth	r3, r3
 8004530:	813b      	strh	r3, [r7, #8]
				at24_HAL_WriteWords(&hi2c1, &SetValue ,memAddress+17,1);
 8004532:	89fb      	ldrh	r3, [r7, #14]
 8004534:	3311      	adds	r3, #17
 8004536:	b29a      	uxth	r2, r3
 8004538:	f107 0108 	add.w	r1, r7, #8
 800453c:	2301      	movs	r3, #1
 800453e:	481c      	ldr	r0, [pc, #112]	@ (80045b0 <DataManager+0x978>)
 8004540:	f001 fd06 	bl	8005f50 <at24_HAL_WriteWords>
			}else{//CmdReadVariable
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+17, 1);
				CompfadcVal=(float)(GetValue/10);
				//FndDisplay(fadcVal,1);
			}
			break;
 8004544:	e030      	b.n	80045a8 <DataManager+0x970>
			}else if(WhatCmd == CmdReadEeprom){
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d116      	bne.n	800457a <DataManager+0x942>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+17, 1);
 800454c:	89fb      	ldrh	r3, [r7, #14]
 800454e:	3311      	adds	r3, #17
 8004550:	b29a      	uxth	r2, r3
 8004552:	f107 010a 	add.w	r1, r7, #10
 8004556:	2301      	movs	r3, #1
 8004558:	4815      	ldr	r0, [pc, #84]	@ (80045b0 <DataManager+0x978>)
 800455a:	f001 fd63 	bl	8006024 <at24_HAL_ReadWords>
				fadcVal=(float)GetValue/10;
 800455e:	897b      	ldrh	r3, [r7, #10]
 8004560:	4618      	mov	r0, r3
 8004562:	f7fc fc27 	bl	8000db4 <__aeabi_ui2f>
 8004566:	4603      	mov	r3, r0
 8004568:	4915      	ldr	r1, [pc, #84]	@ (80045c0 <DataManager+0x988>)
 800456a:	4618      	mov	r0, r3
 800456c:	f7fc fd2e 	bl	8000fcc <__aeabi_fdiv>
 8004570:	4603      	mov	r3, r0
 8004572:	461a      	mov	r2, r3
 8004574:	4b11      	ldr	r3, [pc, #68]	@ (80045bc <DataManager+0x984>)
 8004576:	601a      	str	r2, [r3, #0]
			break;
 8004578:	e016      	b.n	80045a8 <DataManager+0x970>
				at24_HAL_ReadWords(&hi2c1, &GetValue, memAddress+17, 1);
 800457a:	89fb      	ldrh	r3, [r7, #14]
 800457c:	3311      	adds	r3, #17
 800457e:	b29a      	uxth	r2, r3
 8004580:	f107 010a 	add.w	r1, r7, #10
 8004584:	2301      	movs	r3, #1
 8004586:	480a      	ldr	r0, [pc, #40]	@ (80045b0 <DataManager+0x978>)
 8004588:	f001 fd4c 	bl	8006024 <at24_HAL_ReadWords>
				CompfadcVal=(float)(GetValue/10);
 800458c:	897b      	ldrh	r3, [r7, #10]
 800458e:	4a0d      	ldr	r2, [pc, #52]	@ (80045c4 <DataManager+0x98c>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
 8004594:	08db      	lsrs	r3, r3, #3
 8004596:	b29b      	uxth	r3, r3
 8004598:	4618      	mov	r0, r3
 800459a:	f7fc fc0f 	bl	8000dbc <__aeabi_i2f>
 800459e:	4603      	mov	r3, r0
 80045a0:	4a09      	ldr	r2, [pc, #36]	@ (80045c8 <DataManager+0x990>)
 80045a2:	6013      	str	r3, [r2, #0]
			break;
 80045a4:	e000      	b.n	80045a8 <DataManager+0x970>
		default:
			break;
 80045a6:	bf00      	nop
	}
}
 80045a8:	bf00      	nop
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	2000033c 	.word	0x2000033c
 80045b4:	200005d4 	.word	0x200005d4
 80045b8:	200005ce 	.word	0x200005ce
 80045bc:	200005c0 	.word	0x200005c0
 80045c0:	41200000 	.word	0x41200000
 80045c4:	cccccccd 	.word	0xcccccccd
 80045c8:	200005c4 	.word	0x200005c4

080045cc <LoadParameter>:



void LoadParameter(uint8_t modelNumber)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b092      	sub	sp, #72	@ 0x48
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	4603      	mov	r3, r0
 80045d4:	71fb      	strb	r3, [r7, #7]
	uint16_t memAddress=0,offsetNumber=40;
 80045d6:	2300      	movs	r3, #0
 80045d8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80045dc:	2328      	movs	r3, #40	@ 0x28
 80045de:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint16_t Readbuf[30];

	memset(Readbuf,0,sizeof(Readbuf));
 80045e2:	f107 0308 	add.w	r3, r7, #8
 80045e6:	223c      	movs	r2, #60	@ 0x3c
 80045e8:	2100      	movs	r1, #0
 80045ea:	4618      	mov	r0, r3
 80045ec:	f009 f86a 	bl	800d6c4 <memset>
	memAddress= offsetNumber *  modelNumber;
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80045f8:	fb02 f303 	mul.w	r3, r2, r3
 80045fc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	at24_HAL_ReadWords(&hi2c1, Readbuf, memAddress, 20);
 8004600:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8004604:	f107 0108 	add.w	r1, r7, #8
 8004608:	2314      	movs	r3, #20
 800460a:	4855      	ldr	r0, [pc, #340]	@ (8004760 <LoadParameter+0x194>)
 800460c:	f001 fd0a 	bl	8006024 <at24_HAL_ReadWords>
	CurrentModel=(uint8_t)Readbuf[0];
 8004610:	893b      	ldrh	r3, [r7, #8]
 8004612:	b2da      	uxtb	r2, r3
 8004614:	4b53      	ldr	r3, [pc, #332]	@ (8004764 <LoadParameter+0x198>)
 8004616:	701a      	strb	r2, [r3, #0]
	WireCheckAngle=(float)Readbuf[1]/10;
 8004618:	897b      	ldrh	r3, [r7, #10]
 800461a:	4618      	mov	r0, r3
 800461c:	f7fc fbca 	bl	8000db4 <__aeabi_ui2f>
 8004620:	4603      	mov	r3, r0
 8004622:	4951      	ldr	r1, [pc, #324]	@ (8004768 <LoadParameter+0x19c>)
 8004624:	4618      	mov	r0, r3
 8004626:	f7fc fcd1 	bl	8000fcc <__aeabi_fdiv>
 800462a:	4603      	mov	r3, r0
 800462c:	461a      	mov	r2, r3
 800462e:	4b4f      	ldr	r3, [pc, #316]	@ (800476c <LoadParameter+0x1a0>)
 8004630:	601a      	str	r2, [r3, #0]
	K_p 	= (float)Readbuf[2]/10;
 8004632:	89bb      	ldrh	r3, [r7, #12]
 8004634:	4618      	mov	r0, r3
 8004636:	f7fc fbbd 	bl	8000db4 <__aeabi_ui2f>
 800463a:	4603      	mov	r3, r0
 800463c:	494a      	ldr	r1, [pc, #296]	@ (8004768 <LoadParameter+0x19c>)
 800463e:	4618      	mov	r0, r3
 8004640:	f7fc fcc4 	bl	8000fcc <__aeabi_fdiv>
 8004644:	4603      	mov	r3, r0
 8004646:	461a      	mov	r2, r3
 8004648:	4b49      	ldr	r3, [pc, #292]	@ (8004770 <LoadParameter+0x1a4>)
 800464a:	601a      	str	r2, [r3, #0]
	K_i 	= (float)Readbuf[3]/10;
 800464c:	89fb      	ldrh	r3, [r7, #14]
 800464e:	4618      	mov	r0, r3
 8004650:	f7fc fbb0 	bl	8000db4 <__aeabi_ui2f>
 8004654:	4603      	mov	r3, r0
 8004656:	4944      	ldr	r1, [pc, #272]	@ (8004768 <LoadParameter+0x19c>)
 8004658:	4618      	mov	r0, r3
 800465a:	f7fc fcb7 	bl	8000fcc <__aeabi_fdiv>
 800465e:	4603      	mov	r3, r0
 8004660:	461a      	mov	r2, r3
 8004662:	4b44      	ldr	r3, [pc, #272]	@ (8004774 <LoadParameter+0x1a8>)
 8004664:	601a      	str	r2, [r3, #0]
	K_d 	= (float)Readbuf[4]/100;
 8004666:	8a3b      	ldrh	r3, [r7, #16]
 8004668:	4618      	mov	r0, r3
 800466a:	f7fc fba3 	bl	8000db4 <__aeabi_ui2f>
 800466e:	4603      	mov	r3, r0
 8004670:	4941      	ldr	r1, [pc, #260]	@ (8004778 <LoadParameter+0x1ac>)
 8004672:	4618      	mov	r0, r3
 8004674:	f7fc fcaa 	bl	8000fcc <__aeabi_fdiv>
 8004678:	4603      	mov	r3, r0
 800467a:	461a      	mov	r2, r3
 800467c:	4b3f      	ldr	r3, [pc, #252]	@ (800477c <LoadParameter+0x1b0>)
 800467e:	601a      	str	r2, [r3, #0]
	K_max = (float)Readbuf[5]/10;
 8004680:	8a7b      	ldrh	r3, [r7, #18]
 8004682:	4618      	mov	r0, r3
 8004684:	f7fc fb96 	bl	8000db4 <__aeabi_ui2f>
 8004688:	4603      	mov	r3, r0
 800468a:	4937      	ldr	r1, [pc, #220]	@ (8004768 <LoadParameter+0x19c>)
 800468c:	4618      	mov	r0, r3
 800468e:	f7fc fc9d 	bl	8000fcc <__aeabi_fdiv>
 8004692:	4603      	mov	r3, r0
 8004694:	461a      	mov	r2, r3
 8004696:	4b3a      	ldr	r3, [pc, #232]	@ (8004780 <LoadParameter+0x1b4>)
 8004698:	601a      	str	r2, [r3, #0]
	K_min = (float)Readbuf[6]/10;
 800469a:	8abb      	ldrh	r3, [r7, #20]
 800469c:	4618      	mov	r0, r3
 800469e:	f7fc fb89 	bl	8000db4 <__aeabi_ui2f>
 80046a2:	4603      	mov	r3, r0
 80046a4:	4930      	ldr	r1, [pc, #192]	@ (8004768 <LoadParameter+0x19c>)
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fc fc90 	bl	8000fcc <__aeabi_fdiv>
 80046ac:	4603      	mov	r3, r0
 80046ae:	461a      	mov	r2, r3
 80046b0:	4b34      	ldr	r3, [pc, #208]	@ (8004784 <LoadParameter+0x1b8>)
 80046b2:	601a      	str	r2, [r3, #0]
	BarAngle		= (float)Readbuf[7]/10;
 80046b4:	8afb      	ldrh	r3, [r7, #22]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fc fb7c 	bl	8000db4 <__aeabi_ui2f>
 80046bc:	4603      	mov	r3, r0
 80046be:	492a      	ldr	r1, [pc, #168]	@ (8004768 <LoadParameter+0x19c>)
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7fc fc83 	bl	8000fcc <__aeabi_fdiv>
 80046c6:	4603      	mov	r3, r0
 80046c8:	461a      	mov	r2, r3
 80046ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004788 <LoadParameter+0x1bc>)
 80046cc:	601a      	str	r2, [r3, #0]
	DisplayMode	= (uint8_t)Readbuf[8];
 80046ce:	8b3b      	ldrh	r3, [r7, #24]
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	4b2e      	ldr	r3, [pc, #184]	@ (800478c <LoadParameter+0x1c0>)
 80046d4:	701a      	strb	r2, [r3, #0]
	StepTension	= (float)Readbuf[9]/10;
 80046d6:	8b7b      	ldrh	r3, [r7, #26]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fc fb6b 	bl	8000db4 <__aeabi_ui2f>
 80046de:	4603      	mov	r3, r0
 80046e0:	4921      	ldr	r1, [pc, #132]	@ (8004768 <LoadParameter+0x19c>)
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fc fc72 	bl	8000fcc <__aeabi_fdiv>
 80046e8:	4603      	mov	r3, r0
 80046ea:	461a      	mov	r2, r3
 80046ec:	4b28      	ldr	r3, [pc, #160]	@ (8004790 <LoadParameter+0x1c4>)
 80046ee:	601a      	str	r2, [r3, #0]
	LoadCell_OffSetValue = Readbuf[10];
 80046f0:	8bba      	ldrh	r2, [r7, #28]
 80046f2:	4b28      	ldr	r3, [pc, #160]	@ (8004794 <LoadParameter+0x1c8>)
 80046f4:	801a      	strh	r2, [r3, #0]
	AdGain = (float)Readbuf[11]/10;
 80046f6:	8bfb      	ldrh	r3, [r7, #30]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fc fb5b 	bl	8000db4 <__aeabi_ui2f>
 80046fe:	4603      	mov	r3, r0
 8004700:	4919      	ldr	r1, [pc, #100]	@ (8004768 <LoadParameter+0x19c>)
 8004702:	4618      	mov	r0, r3
 8004704:	f7fc fc62 	bl	8000fcc <__aeabi_fdiv>
 8004708:	4603      	mov	r3, r0
 800470a:	461a      	mov	r2, r3
 800470c:	4b22      	ldr	r3, [pc, #136]	@ (8004798 <LoadParameter+0x1cc>)
 800470e:	601a      	str	r2, [r3, #0]
	MaxValue = Readbuf[12];
 8004710:	8c3a      	ldrh	r2, [r7, #32]
 8004712:	4b22      	ldr	r3, [pc, #136]	@ (800479c <LoadParameter+0x1d0>)
 8004714:	801a      	strh	r2, [r3, #0]
	MinValue = Readbuf[13];
 8004716:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8004718:	4b21      	ldr	r3, [pc, #132]	@ (80047a0 <LoadParameter+0x1d4>)
 800471a:	801a      	strh	r2, [r3, #0]
	LoadCell_SpanValueLow = Readbuf[14];
 800471c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800471e:	4b21      	ldr	r3, [pc, #132]	@ (80047a4 <LoadParameter+0x1d8>)
 8004720:	801a      	strh	r2, [r3, #0]
	LoadCell_SpanValueHigh = Readbuf[15];
 8004722:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004724:	4b20      	ldr	r3, [pc, #128]	@ (80047a8 <LoadParameter+0x1dc>)
 8004726:	801a      	strh	r2, [r3, #0]
	BackupModel = (uint8_t)Readbuf[16];
 8004728:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800472a:	b2da      	uxtb	r2, r3
 800472c:	4b1f      	ldr	r3, [pc, #124]	@ (80047ac <LoadParameter+0x1e0>)
 800472e:	701a      	strb	r2, [r3, #0]
	fadcVal = (float)Readbuf[17]/10;
 8004730:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004732:	4618      	mov	r0, r3
 8004734:	f7fc fb3e 	bl	8000db4 <__aeabi_ui2f>
 8004738:	4603      	mov	r3, r0
 800473a:	490b      	ldr	r1, [pc, #44]	@ (8004768 <LoadParameter+0x19c>)
 800473c:	4618      	mov	r0, r3
 800473e:	f7fc fc45 	bl	8000fcc <__aeabi_fdiv>
 8004742:	4603      	mov	r3, r0
 8004744:	461a      	mov	r2, r3
 8004746:	4b1a      	ldr	r3, [pc, #104]	@ (80047b0 <LoadParameter+0x1e4>)
 8004748:	601a      	str	r2, [r3, #0]
	CurrentModel = modelNumber;
 800474a:	4a06      	ldr	r2, [pc, #24]	@ (8004764 <LoadParameter+0x198>)
 800474c:	79fb      	ldrb	r3, [r7, #7]
 800474e:	7013      	strb	r3, [r2, #0]
	BackupModel = modelNumber;
 8004750:	4a16      	ldr	r2, [pc, #88]	@ (80047ac <LoadParameter+0x1e0>)
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	7013      	strb	r3, [r2, #0]
	printf("14 LoadCell_SpanValueLow =%d\n",LoadCell_SpanValueLow);
	printf("15 LoadCell_SpanValueHigh =%d\n",LoadCell_SpanValueHigh);
	printf("16 BackupModel =%d\n",BackupModel);
	printf("17 fadcVal =%f\n",fadcVal);
	 */
}
 8004756:	bf00      	nop
 8004758:	3748      	adds	r7, #72	@ 0x48
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	2000033c 	.word	0x2000033c
 8004764:	200005cc 	.word	0x200005cc
 8004768:	41200000 	.word	0x41200000
 800476c:	200005a0 	.word	0x200005a0
 8004770:	200005a4 	.word	0x200005a4
 8004774:	200005a8 	.word	0x200005a8
 8004778:	42c80000 	.word	0x42c80000
 800477c:	200005ac 	.word	0x200005ac
 8004780:	200005b4 	.word	0x200005b4
 8004784:	200005b0 	.word	0x200005b0
 8004788:	2000059c 	.word	0x2000059c
 800478c:	200005cd 	.word	0x200005cd
 8004790:	200005b8 	.word	0x200005b8
 8004794:	200005d0 	.word	0x200005d0
 8004798:	200005bc 	.word	0x200005bc
 800479c:	200005d6 	.word	0x200005d6
 80047a0:	200005d8 	.word	0x200005d8
 80047a4:	200005d2 	.word	0x200005d2
 80047a8:	200005d4 	.word	0x200005d4
 80047ac:	200005ce 	.word	0x200005ce
 80047b0:	200005c0 	.word	0x200005c0

080047b4 <ResetParameter>:


/* ParamterSet function */
void ResetParameter(uint8_t modelNum)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b092      	sub	sp, #72	@ 0x48
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	71fb      	strb	r3, [r7, #7]
	uint16_t memAddress=0,offsetNumber=40;
 80047be:	2300      	movs	r3, #0
 80047c0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80047c4:	2328      	movs	r3, #40	@ 0x28
 80047c6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint16_t writebuf[30];

	memset(writebuf,0,sizeof(writebuf));
 80047ca:	f107 0308 	add.w	r3, r7, #8
 80047ce:	223c      	movs	r2, #60	@ 0x3c
 80047d0:	2100      	movs	r1, #0
 80047d2:	4618      	mov	r0, r3
 80047d4:	f008 ff76 	bl	800d6c4 <memset>
	memAddress= offsetNumber *  modelNum;
 80047d8:	79fb      	ldrb	r3, [r7, #7]
 80047da:	b29b      	uxth	r3, r3
 80047dc:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80047e0:	fb02 f303 	mul.w	r3, r2, r3
 80047e4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	writebuf[0]=(uint16_t)modelNum;		//current mode
 80047e8:	79fb      	ldrb	r3, [r7, #7]
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	813b      	strh	r3, [r7, #8]
	writebuf[1]=(uint16_t)(330.7*10);	//�ܼ���ġ
 80047ee:	f640 43eb 	movw	r3, #3307	@ 0xceb
 80047f2:	817b      	strh	r3, [r7, #10]
	writebuf[2]=(uint16_t)(0.9*10) ; 	//k_p
 80047f4:	2309      	movs	r3, #9
 80047f6:	81bb      	strh	r3, [r7, #12]
	writebuf[3]=(uint16_t)(0.4*10) ;	//k_i
 80047f8:	2304      	movs	r3, #4
 80047fa:	81fb      	strh	r3, [r7, #14]
	writebuf[4]=(uint16_t)(0.01*100);	//k_d
 80047fc:	2301      	movs	r3, #1
 80047fe:	823b      	strh	r3, [r7, #16]
	writebuf[5]=(uint16_t)(99.9*10);	//max
 8004800:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004804:	827b      	strh	r3, [r7, #18]
	writebuf[6]=(uint16_t)(50.4*10);	//min
 8004806:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 800480a:	82bb      	strh	r3, [r7, #20]
	writebuf[7]=(uint16_t)(300.5*10);  	//Bar Angle
 800480c:	f640 33bd 	movw	r3, #3005	@ 0xbbd
 8004810:	82fb      	strh	r3, [r7, #22]
	writebuf[8]=(uint16_t)0;			//display mode
 8004812:	2300      	movs	r3, #0
 8004814:	833b      	strh	r3, [r7, #24]
	writebuf[9]=(uint16_t)(1.1*10);		//StepTension
 8004816:	230b      	movs	r3, #11
 8004818:	837b      	strh	r3, [r7, #26]
	writebuf[10]=(uint16_t)(100);		//LoadCell_OffSetValue
 800481a:	2364      	movs	r3, #100	@ 0x64
 800481c:	83bb      	strh	r3, [r7, #28]
	writebuf[11]=(uint16_t)(1.2*10);	//Gain
 800481e:	230c      	movs	r3, #12
 8004820:	83fb      	strh	r3, [r7, #30]
	writebuf[12]=(uint16_t)(300);		//���� MaxValue
 8004822:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8004826:	843b      	strh	r3, [r7, #32]
	writebuf[13]=(uint16_t)(100);		//���� MinValue
 8004828:	2364      	movs	r3, #100	@ 0x64
 800482a:	847b      	strh	r3, [r7, #34]	@ 0x22
	writebuf[14]=(uint16_t)(851);		//LoadCell_SpanValue
 800482c:	f240 3353 	movw	r3, #851	@ 0x353
 8004830:	84bb      	strh	r3, [r7, #36]	@ 0x24
	writebuf[15]=(uint16_t)(100);	//OffsetB
 8004832:	2364      	movs	r3, #100	@ 0x64
 8004834:	84fb      	strh	r3, [r7, #38]	@ 0x26
	writebuf[16]=(uint16_t)modelNum;		//backup model
 8004836:	79fb      	ldrb	r3, [r7, #7]
 8004838:	b29b      	uxth	r3, r3
 800483a:	853b      	strh	r3, [r7, #40]	@ 0x28
	writebuf[17]=(uint16_t)(12.0*10);	//��� ����
 800483c:	2378      	movs	r3, #120	@ 0x78
 800483e:	857b      	strh	r3, [r7, #42]	@ 0x2a
	at24_HAL_WriteWords(&hi2c1, writebuf ,memAddress,18);
 8004840:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8004844:	f107 0108 	add.w	r1, r7, #8
 8004848:	2312      	movs	r3, #18
 800484a:	4803      	ldr	r0, [pc, #12]	@ (8004858 <ResetParameter+0xa4>)
 800484c:	f001 fb80 	bl	8005f50 <at24_HAL_WriteWords>
}
 8004850:	bf00      	nop
 8004852:	3748      	adds	r7, #72	@ 0x48
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	2000033c 	.word	0x2000033c

0800485c <ParamterSet>:

/* ParamterSet function */
int8_t ParamterSet(uint8_t prmt)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	4603      	mov	r3, r0
 8004864:	71fb      	strb	r3, [r7, #7]
	volatile int8_t fndFlickerOnCount=0,fndFlickerStatus=OFF;
 8004866:	2300      	movs	r3, #0
 8004868:	72bb      	strb	r3, [r7, #10]
 800486a:	2300      	movs	r3, #0
 800486c:	727b      	strb	r3, [r7, #9]
	int16_t keyDelayCnt=0;
 800486e:	2300      	movs	r3, #0
 8004870:	82fb      	strh	r3, [r7, #22]
	uint32_t spanAverageAdValue=0;
 8004872:	2300      	movs	r3, #0
 8004874:	613b      	str	r3, [r7, #16]
	uint32_t PotenionAdValue=0;
 8004876:	2300      	movs	r3, #0
 8004878:	60fb      	str	r3, [r7, #12]
	uint8_t i=0;
 800487a:	2300      	movs	r3, #0
 800487c:	72fb      	strb	r3, [r7, #11]
	DataManager(CmdReadEeprom,CurrentModel,prmt);
 800487e:	4ba5      	ldr	r3, [pc, #660]	@ (8004b14 <ParamterSet+0x2b8>)
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	b2db      	uxtb	r3, r3
 8004884:	79fa      	ldrb	r2, [r7, #7]
 8004886:	4619      	mov	r1, r3
 8004888:	2001      	movs	r0, #1
 800488a:	f7ff f9d5 	bl	8003c38 <DataManager>
	IsRotaryEncoderStatus=ENCODER_STOP;
 800488e:	4ba2      	ldr	r3, [pc, #648]	@ (8004b18 <ParamterSet+0x2bc>)
 8004890:	2200      	movs	r2, #0
 8004892:	701a      	strb	r2, [r3, #0]
	while(1){
		keyValue=GetButtonStatus();
 8004894:	f001 fa68 	bl	8005d68 <GetButtonStatus>
 8004898:	4603      	mov	r3, r0
 800489a:	b25a      	sxtb	r2, r3
 800489c:	4b9f      	ldr	r3, [pc, #636]	@ (8004b1c <ParamterSet+0x2c0>)
 800489e:	701a      	strb	r2, [r3, #0]
		if(IsRotaryEncoderStatus==ENCODER_RUN){
 80048a0:	4b9d      	ldr	r3, [pc, #628]	@ (8004b18 <ParamterSet+0x2bc>)
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d106      	bne.n	80048b6 <ParamterSet+0x5a>
			encoderCount++;
 80048a8:	4b9d      	ldr	r3, [pc, #628]	@ (8004b20 <ParamterSet+0x2c4>)
 80048aa:	881b      	ldrh	r3, [r3, #0]
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	3301      	adds	r3, #1
 80048b0:	b29a      	uxth	r2, r3
 80048b2:	4b9b      	ldr	r3, [pc, #620]	@ (8004b20 <ParamterSet+0x2c4>)
 80048b4:	801a      	strh	r2, [r3, #0]
		}

		if((encoderCount >EncoderTimeOut) && (IsRotaryEncoderStatus==ENCODER_RUN)){
 80048b6:	4b9a      	ldr	r3, [pc, #616]	@ (8004b20 <ParamterSet+0x2c4>)
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b64      	cmp	r3, #100	@ 0x64
 80048be:	d909      	bls.n	80048d4 <ParamterSet+0x78>
 80048c0:	4b95      	ldr	r3, [pc, #596]	@ (8004b18 <ParamterSet+0x2bc>)
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d105      	bne.n	80048d4 <ParamterSet+0x78>
			IsRotaryEncoderStatus=ENCODER_STOP;
 80048c8:	4b93      	ldr	r3, [pc, #588]	@ (8004b18 <ParamterSet+0x2bc>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	701a      	strb	r2, [r3, #0]
			encoderCount=0;
 80048ce:	4b94      	ldr	r3, [pc, #592]	@ (8004b20 <ParamterSet+0x2c4>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	801a      	strh	r2, [r3, #0]
		}

		if(IsRotaryEncoderStatus == ENCODER_STOP){
 80048d4:	4b90      	ldr	r3, [pc, #576]	@ (8004b18 <ParamterSet+0x2bc>)
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d12a      	bne.n	8004932 <ParamterSet+0xd6>
			if((fndFlickerStatus == OFF) && (fndFlickerOnCount >FlickerTimeOff)){
 80048dc:	7a7b      	ldrb	r3, [r7, #9]
 80048de:	b25b      	sxtb	r3, r3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10a      	bne.n	80048fa <ParamterSet+0x9e>
 80048e4:	7abb      	ldrb	r3, [r7, #10]
 80048e6:	b25b      	sxtb	r3, r3
 80048e8:	2b32      	cmp	r3, #50	@ 0x32
 80048ea:	dd06      	ble.n	80048fa <ParamterSet+0x9e>
				FndAllOff();
 80048ec:	f001 f902 	bl	8005af4 <FndAllOff>
				fndFlickerOnCount = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	72bb      	strb	r3, [r7, #10]
				fndFlickerStatus = ON;
 80048f4:	2301      	movs	r3, #1
 80048f6:	727b      	strb	r3, [r7, #9]
 80048f8:	e013      	b.n	8004922 <ParamterSet+0xc6>
			}else if((fndFlickerStatus == ON) && (fndFlickerOnCount > FlickerTimeOn)){
 80048fa:	7a7b      	ldrb	r3, [r7, #9]
 80048fc:	b25b      	sxtb	r3, r3
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d10f      	bne.n	8004922 <ParamterSet+0xc6>
 8004902:	7abb      	ldrb	r3, [r7, #10]
 8004904:	b25b      	sxtb	r3, r3
 8004906:	2b64      	cmp	r3, #100	@ 0x64
 8004908:	dd0b      	ble.n	8004922 <ParamterSet+0xc6>
				DataManager(CmdReadVariable,CurrentModel,prmt);
 800490a:	4b82      	ldr	r3, [pc, #520]	@ (8004b14 <ParamterSet+0x2b8>)
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	b2db      	uxtb	r3, r3
 8004910:	79fa      	ldrb	r2, [r7, #7]
 8004912:	4619      	mov	r1, r3
 8004914:	2002      	movs	r0, #2
 8004916:	f7ff f98f 	bl	8003c38 <DataManager>
				fndFlickerOnCount = 0;
 800491a:	2300      	movs	r3, #0
 800491c:	72bb      	strb	r3, [r7, #10]
				fndFlickerStatus = OFF;
 800491e:	2300      	movs	r3, #0
 8004920:	727b      	strb	r3, [r7, #9]
			}
			fndFlickerOnCount++;
 8004922:	7abb      	ldrb	r3, [r7, #10]
 8004924:	b25b      	sxtb	r3, r3
 8004926:	b2db      	uxtb	r3, r3
 8004928:	3301      	adds	r3, #1
 800492a:	b2db      	uxtb	r3, r3
 800492c:	b25b      	sxtb	r3, r3
 800492e:	72bb      	strb	r3, [r7, #10]
 8004930:	e00b      	b.n	800494a <ParamterSet+0xee>
		}else{
			DataManager(CmdReadVariable,CurrentModel,prmt);
 8004932:	4b78      	ldr	r3, [pc, #480]	@ (8004b14 <ParamterSet+0x2b8>)
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	b2db      	uxtb	r3, r3
 8004938:	79fa      	ldrb	r2, [r7, #7]
 800493a:	4619      	mov	r1, r3
 800493c:	2002      	movs	r0, #2
 800493e:	f7ff f97b 	bl	8003c38 <DataManager>
			fndFlickerOnCount = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	72bb      	strb	r3, [r7, #10]
			fndFlickerStatus = OFF;
 8004946:	2300      	movs	r3, #0
 8004948:	727b      	strb	r3, [r7, #9]
		}
		//////////////////////////////////////////////////////////////////
		if ((keyValue == ENCODER_BUTTON)  && (prmt == PAR_CHK_ANG)){
 800494a:	4b74      	ldr	r3, [pc, #464]	@ (8004b1c <ParamterSet+0x2c0>)
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	b25b      	sxtb	r3, r3
 8004950:	2b01      	cmp	r3, #1
 8004952:	f040 80b0 	bne.w	8004ab6 <ParamterSet+0x25a>
 8004956:	79fb      	ldrb	r3, [r7, #7]
 8004958:	2b02      	cmp	r3, #2
 800495a:	f040 80ac 	bne.w	8004ab6 <ParamterSet+0x25a>
			//printf(" PAR_CHK_ANG\n");
			while(1){
				FndAllOff();
 800495e:	f001 f8c9 	bl	8005af4 <FndAllOff>
				EncoderButtonDelayCount++;
 8004962:	4b70      	ldr	r3, [pc, #448]	@ (8004b24 <ParamterSet+0x2c8>)
 8004964:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004968:	b29b      	uxth	r3, r3
 800496a:	3301      	adds	r3, #1
 800496c:	b29b      	uxth	r3, r3
 800496e:	b21a      	sxth	r2, r3
 8004970:	4b6c      	ldr	r3, [pc, #432]	@ (8004b24 <ParamterSet+0x2c8>)
 8004972:	801a      	strh	r2, [r3, #0]
				if(EncoderButtonDelayCount>10){
 8004974:	4b6b      	ldr	r3, [pc, #428]	@ (8004b24 <ParamterSet+0x2c8>)
 8004976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800497a:	2b0a      	cmp	r3, #10
 800497c:	f340 8097 	ble.w	8004aae <ParamterSet+0x252>
					osDelay(1000);
 8004980:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004984:	f005 fa0c 	bl	8009da0 <osDelay>
					FndIncrementBar(1);
 8004988:	2001      	movs	r0, #1
 800498a:	f001 f81d 	bl	80059c8 <FndIncrementBar>
					memset(ADarray,0,sizeof(ADarray));
 800498e:	2210      	movs	r2, #16
 8004990:	2100      	movs	r1, #0
 8004992:	4865      	ldr	r0, [pc, #404]	@ (8004b28 <ParamterSet+0x2cc>)
 8004994:	f008 fe96 	bl	800d6c4 <memset>
					for(i=0;i<ArraySize;i++){
 8004998:	2300      	movs	r3, #0
 800499a:	72fb      	strb	r3, [r7, #11]
 800499c:	e00b      	b.n	80049b6 <ParamterSet+0x15a>
						ADarray[i] = adcVal[3]; //ad��ȯ
 800499e:	7afb      	ldrb	r3, [r7, #11]
 80049a0:	4a62      	ldr	r2, [pc, #392]	@ (8004b2c <ParamterSet+0x2d0>)
 80049a2:	88d1      	ldrh	r1, [r2, #6]
 80049a4:	4a60      	ldr	r2, [pc, #384]	@ (8004b28 <ParamterSet+0x2cc>)
 80049a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						osDelay(10);
 80049aa:	200a      	movs	r0, #10
 80049ac:	f005 f9f8 	bl	8009da0 <osDelay>
					for(i=0;i<ArraySize;i++){
 80049b0:	7afb      	ldrb	r3, [r7, #11]
 80049b2:	3301      	adds	r3, #1
 80049b4:	72fb      	strb	r3, [r7, #11]
 80049b6:	7afb      	ldrb	r3, [r7, #11]
 80049b8:	2b07      	cmp	r3, #7
 80049ba:	d9f0      	bls.n	800499e <ParamterSet+0x142>
					}
					max = adcVal[3];
 80049bc:	4b5b      	ldr	r3, [pc, #364]	@ (8004b2c <ParamterSet+0x2d0>)
 80049be:	88da      	ldrh	r2, [r3, #6]
 80049c0:	4b5b      	ldr	r3, [pc, #364]	@ (8004b30 <ParamterSet+0x2d4>)
 80049c2:	801a      	strh	r2, [r3, #0]
					min = adcVal[3];
 80049c4:	4b59      	ldr	r3, [pc, #356]	@ (8004b2c <ParamterSet+0x2d0>)
 80049c6:	88da      	ldrh	r2, [r3, #6]
 80049c8:	4b5a      	ldr	r3, [pc, #360]	@ (8004b34 <ParamterSet+0x2d8>)
 80049ca:	801a      	strh	r2, [r3, #0]
					icnt=0;
 80049cc:	4b5a      	ldr	r3, [pc, #360]	@ (8004b38 <ParamterSet+0x2dc>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
					for(i=0;i<ArraySize;i++){
 80049d2:	2300      	movs	r3, #0
 80049d4:	72fb      	strb	r3, [r7, #11]
 80049d6:	e02e      	b.n	8004a36 <ParamterSet+0x1da>
						if(ADarray[i]>max){
 80049d8:	7afb      	ldrb	r3, [r7, #11]
 80049da:	4a53      	ldr	r2, [pc, #332]	@ (8004b28 <ParamterSet+0x2cc>)
 80049dc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80049e0:	4b53      	ldr	r3, [pc, #332]	@ (8004b30 <ParamterSet+0x2d4>)
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d906      	bls.n	80049f6 <ParamterSet+0x19a>
							max = ADarray[i];
 80049e8:	7afb      	ldrb	r3, [r7, #11]
 80049ea:	4a4f      	ldr	r2, [pc, #316]	@ (8004b28 <ParamterSet+0x2cc>)
 80049ec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80049f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004b30 <ParamterSet+0x2d4>)
 80049f2:	801a      	strh	r2, [r3, #0]
 80049f4:	e01c      	b.n	8004a30 <ParamterSet+0x1d4>
						}else if(ADarray[i]<min){
 80049f6:	7afb      	ldrb	r3, [r7, #11]
 80049f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004b28 <ParamterSet+0x2cc>)
 80049fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80049fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004b34 <ParamterSet+0x2d8>)
 8004a00:	881b      	ldrh	r3, [r3, #0]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d206      	bcs.n	8004a14 <ParamterSet+0x1b8>
							min = ADarray[i];
 8004a06:	7afb      	ldrb	r3, [r7, #11]
 8004a08:	4a47      	ldr	r2, [pc, #284]	@ (8004b28 <ParamterSet+0x2cc>)
 8004a0a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004a0e:	4b49      	ldr	r3, [pc, #292]	@ (8004b34 <ParamterSet+0x2d8>)
 8004a10:	801a      	strh	r2, [r3, #0]
 8004a12:	e00d      	b.n	8004a30 <ParamterSet+0x1d4>
						}else{
							PotenionAdValue += ADarray[i];
 8004a14:	7afb      	ldrb	r3, [r7, #11]
 8004a16:	4a44      	ldr	r2, [pc, #272]	@ (8004b28 <ParamterSet+0x2cc>)
 8004a18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4413      	add	r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]
							icnt++;
 8004a24:	4b44      	ldr	r3, [pc, #272]	@ (8004b38 <ParamterSet+0x2dc>)
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	4b42      	ldr	r3, [pc, #264]	@ (8004b38 <ParamterSet+0x2dc>)
 8004a2e:	701a      	strb	r2, [r3, #0]
					for(i=0;i<ArraySize;i++){
 8004a30:	7afb      	ldrb	r3, [r7, #11]
 8004a32:	3301      	adds	r3, #1
 8004a34:	72fb      	strb	r3, [r7, #11]
 8004a36:	7afb      	ldrb	r3, [r7, #11]
 8004a38:	2b07      	cmp	r3, #7
 8004a3a:	d9cd      	bls.n	80049d8 <ParamterSet+0x17c>
						}
					}
					PotenionAdValue = PotenionAdValue /icnt;
 8004a3c:	4b3e      	ldr	r3, [pc, #248]	@ (8004b38 <ParamterSet+0x2dc>)
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	461a      	mov	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a48:	60fb      	str	r3, [r7, #12]
					break;
 8004a4a:	bf00      	nop
				}
				osDelay(200);
			}
			osDelay(200);
 8004a4c:	20c8      	movs	r0, #200	@ 0xc8
 8004a4e:	f005 f9a7 	bl	8009da0 <osDelay>
			FndIncrementBar(2);
 8004a52:	2002      	movs	r0, #2
 8004a54:	f000 ffb8 	bl	80059c8 <FndIncrementBar>
			WireCheckAngle=((float)PotenionAdValue/1024)*360;
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f7fc f9ab 	bl	8000db4 <__aeabi_ui2f>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7fc fab1 	bl	8000fcc <__aeabi_fdiv>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	4933      	ldr	r1, [pc, #204]	@ (8004b3c <ParamterSet+0x2e0>)
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fc f9f8 	bl	8000e64 <__aeabi_fmul>
 8004a74:	4603      	mov	r3, r0
 8004a76:	461a      	mov	r2, r3
 8004a78:	4b31      	ldr	r3, [pc, #196]	@ (8004b40 <ParamterSet+0x2e4>)
 8004a7a:	601a      	str	r2, [r3, #0]
			osDelay(200);
 8004a7c:	20c8      	movs	r0, #200	@ 0xc8
 8004a7e:	f005 f98f 	bl	8009da0 <osDelay>
			FndIncrementBar(3);
 8004a82:	2003      	movs	r0, #3
 8004a84:	f000 ffa0 	bl	80059c8 <FndIncrementBar>
			FndDispalyParameter(prmt);
 8004a88:	79fb      	ldrb	r3, [r7, #7]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fe54 	bl	8005738 <FndDispalyParameter>
			DataManager(CmdWriteEeprom,CurrentModel,prmt);
 8004a90:	4b20      	ldr	r3, [pc, #128]	@ (8004b14 <ParamterSet+0x2b8>)
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	79fa      	ldrb	r2, [r7, #7]
 8004a98:	4619      	mov	r1, r3
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	f7ff f8cc 	bl	8003c38 <DataManager>
			IsEditStatus=EDIT_OFF;
 8004aa0:	4b28      	ldr	r3, [pc, #160]	@ (8004b44 <ParamterSet+0x2e8>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	701a      	strb	r2, [r3, #0]
			IsRunMode = EDIT;
 8004aa6:	4b28      	ldr	r3, [pc, #160]	@ (8004b48 <ParamterSet+0x2ec>)
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	701a      	strb	r2, [r3, #0]
 8004aac:	e003      	b.n	8004ab6 <ParamterSet+0x25a>
				osDelay(200);
 8004aae:	20c8      	movs	r0, #200	@ 0xc8
 8004ab0:	f005 f976 	bl	8009da0 <osDelay>
				FndAllOff();
 8004ab4:	e753      	b.n	800495e <ParamterSet+0x102>
		}
		//////////////////////////////////////////////////////////////////
		if ((keyValue == ENCODER_BUTTON)  && (prmt == PAR_LOADCELL_SPAN_L)){ //100g
 8004ab6:	4b19      	ldr	r3, [pc, #100]	@ (8004b1c <ParamterSet+0x2c0>)
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	b25b      	sxtb	r3, r3
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	f040 80c3 	bne.w	8004c48 <ParamterSet+0x3ec>
 8004ac2:	79fb      	ldrb	r3, [r7, #7]
 8004ac4:	2b0f      	cmp	r3, #15
 8004ac6:	f040 80bf 	bne.w	8004c48 <ParamterSet+0x3ec>
			//printf(" loadcell span\n");
			while(1){
				FndAllOff();
 8004aca:	f001 f813 	bl	8005af4 <FndAllOff>
				EncoderButtonDelayCount++;
 8004ace:	4b15      	ldr	r3, [pc, #84]	@ (8004b24 <ParamterSet+0x2c8>)
 8004ad0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	b21a      	sxth	r2, r3
 8004adc:	4b11      	ldr	r3, [pc, #68]	@ (8004b24 <ParamterSet+0x2c8>)
 8004ade:	801a      	strh	r2, [r3, #0]
				if(EncoderButtonDelayCount>10){
 8004ae0:	4b10      	ldr	r3, [pc, #64]	@ (8004b24 <ParamterSet+0x2c8>)
 8004ae2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ae6:	2b0a      	cmp	r3, #10
 8004ae8:	f340 80aa 	ble.w	8004c40 <ParamterSet+0x3e4>
					osDelay(1000);
 8004aec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004af0:	f005 f956 	bl	8009da0 <osDelay>
					spanAverageAdValue =0;
 8004af4:	2300      	movs	r3, #0
 8004af6:	613b      	str	r3, [r7, #16]
					osDelay(200);
 8004af8:	20c8      	movs	r0, #200	@ 0xc8
 8004afa:	f005 f951 	bl	8009da0 <osDelay>
					FndIncrementBar(1);
 8004afe:	2001      	movs	r0, #1
 8004b00:	f000 ff62 	bl	80059c8 <FndIncrementBar>
					memset(ADarray,0,sizeof(ADarray));
 8004b04:	2210      	movs	r2, #16
 8004b06:	2100      	movs	r1, #0
 8004b08:	4807      	ldr	r0, [pc, #28]	@ (8004b28 <ParamterSet+0x2cc>)
 8004b0a:	f008 fddb 	bl	800d6c4 <memset>
					for(i=0;i<ArraySize;i++){
 8004b0e:	2300      	movs	r3, #0
 8004b10:	72fb      	strb	r3, [r7, #11]
 8004b12:	e027      	b.n	8004b64 <ParamterSet+0x308>
 8004b14:	200005cc 	.word	0x200005cc
 8004b18:	20000544 	.word	0x20000544
 8004b1c:	20000584 	.word	0x20000584
 8004b20:	2000058a 	.word	0x2000058a
 8004b24:	200005f8 	.word	0x200005f8
 8004b28:	200005e8 	.word	0x200005e8
 8004b2c:	2000053c 	.word	0x2000053c
 8004b30:	200005e2 	.word	0x200005e2
 8004b34:	200005e4 	.word	0x200005e4
 8004b38:	200005e0 	.word	0x200005e0
 8004b3c:	43b40000 	.word	0x43b40000
 8004b40:	200005a0 	.word	0x200005a0
 8004b44:	20000547 	.word	0x20000547
 8004b48:	20000548 	.word	0x20000548
						ADarray[i]=adcVal[0]; //ad��ȯ
 8004b4c:	7afb      	ldrb	r3, [r7, #11]
 8004b4e:	4a95      	ldr	r2, [pc, #596]	@ (8004da4 <ParamterSet+0x548>)
 8004b50:	8811      	ldrh	r1, [r2, #0]
 8004b52:	4a95      	ldr	r2, [pc, #596]	@ (8004da8 <ParamterSet+0x54c>)
 8004b54:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						osDelay(10);
 8004b58:	200a      	movs	r0, #10
 8004b5a:	f005 f921 	bl	8009da0 <osDelay>
					for(i=0;i<ArraySize;i++){
 8004b5e:	7afb      	ldrb	r3, [r7, #11]
 8004b60:	3301      	adds	r3, #1
 8004b62:	72fb      	strb	r3, [r7, #11]
 8004b64:	7afb      	ldrb	r3, [r7, #11]
 8004b66:	2b07      	cmp	r3, #7
 8004b68:	d9f0      	bls.n	8004b4c <ParamterSet+0x2f0>
					}
					max=adcVal[0];
 8004b6a:	4b8e      	ldr	r3, [pc, #568]	@ (8004da4 <ParamterSet+0x548>)
 8004b6c:	881a      	ldrh	r2, [r3, #0]
 8004b6e:	4b8f      	ldr	r3, [pc, #572]	@ (8004dac <ParamterSet+0x550>)
 8004b70:	801a      	strh	r2, [r3, #0]
					min=adcVal[0];
 8004b72:	4b8c      	ldr	r3, [pc, #560]	@ (8004da4 <ParamterSet+0x548>)
 8004b74:	881a      	ldrh	r2, [r3, #0]
 8004b76:	4b8e      	ldr	r3, [pc, #568]	@ (8004db0 <ParamterSet+0x554>)
 8004b78:	801a      	strh	r2, [r3, #0]
					icnt=0;
 8004b7a:	4b8e      	ldr	r3, [pc, #568]	@ (8004db4 <ParamterSet+0x558>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	701a      	strb	r2, [r3, #0]
					for(i=0;i<ArraySize;i++){
 8004b80:	2300      	movs	r3, #0
 8004b82:	72fb      	strb	r3, [r7, #11]
 8004b84:	e02e      	b.n	8004be4 <ParamterSet+0x388>
						if(ADarray[i]>max){
 8004b86:	7afb      	ldrb	r3, [r7, #11]
 8004b88:	4a87      	ldr	r2, [pc, #540]	@ (8004da8 <ParamterSet+0x54c>)
 8004b8a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004b8e:	4b87      	ldr	r3, [pc, #540]	@ (8004dac <ParamterSet+0x550>)
 8004b90:	881b      	ldrh	r3, [r3, #0]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d906      	bls.n	8004ba4 <ParamterSet+0x348>
							max=ADarray[i];
 8004b96:	7afb      	ldrb	r3, [r7, #11]
 8004b98:	4a83      	ldr	r2, [pc, #524]	@ (8004da8 <ParamterSet+0x54c>)
 8004b9a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004b9e:	4b83      	ldr	r3, [pc, #524]	@ (8004dac <ParamterSet+0x550>)
 8004ba0:	801a      	strh	r2, [r3, #0]
 8004ba2:	e01c      	b.n	8004bde <ParamterSet+0x382>
						}else if(ADarray[i]<min){
 8004ba4:	7afb      	ldrb	r3, [r7, #11]
 8004ba6:	4a80      	ldr	r2, [pc, #512]	@ (8004da8 <ParamterSet+0x54c>)
 8004ba8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004bac:	4b80      	ldr	r3, [pc, #512]	@ (8004db0 <ParamterSet+0x554>)
 8004bae:	881b      	ldrh	r3, [r3, #0]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d206      	bcs.n	8004bc2 <ParamterSet+0x366>
							min=ADarray[i];
 8004bb4:	7afb      	ldrb	r3, [r7, #11]
 8004bb6:	4a7c      	ldr	r2, [pc, #496]	@ (8004da8 <ParamterSet+0x54c>)
 8004bb8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004bbc:	4b7c      	ldr	r3, [pc, #496]	@ (8004db0 <ParamterSet+0x554>)
 8004bbe:	801a      	strh	r2, [r3, #0]
 8004bc0:	e00d      	b.n	8004bde <ParamterSet+0x382>
						}else{
							spanAverageAdValue+=ADarray[i];
 8004bc2:	7afb      	ldrb	r3, [r7, #11]
 8004bc4:	4a78      	ldr	r2, [pc, #480]	@ (8004da8 <ParamterSet+0x54c>)
 8004bc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	4413      	add	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]
							icnt++;
 8004bd2:	4b78      	ldr	r3, [pc, #480]	@ (8004db4 <ParamterSet+0x558>)
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	4b76      	ldr	r3, [pc, #472]	@ (8004db4 <ParamterSet+0x558>)
 8004bdc:	701a      	strb	r2, [r3, #0]
					for(i=0;i<ArraySize;i++){
 8004bde:	7afb      	ldrb	r3, [r7, #11]
 8004be0:	3301      	adds	r3, #1
 8004be2:	72fb      	strb	r3, [r7, #11]
 8004be4:	7afb      	ldrb	r3, [r7, #11]
 8004be6:	2b07      	cmp	r3, #7
 8004be8:	d9cd      	bls.n	8004b86 <ParamterSet+0x32a>
						}
					}
					spanAverageAdValue=spanAverageAdValue /icnt;
 8004bea:	4b72      	ldr	r3, [pc, #456]	@ (8004db4 <ParamterSet+0x558>)
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	461a      	mov	r2, r3
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	fbb3 f3f2 	udiv	r3, r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
					break;
 8004bf8:	bf00      	nop
				}
				osDelay(200);
			}

			osDelay(200);
 8004bfa:	20c8      	movs	r0, #200	@ 0xc8
 8004bfc:	f005 f8d0 	bl	8009da0 <osDelay>
			FndIncrementBar(2);
 8004c00:	2002      	movs	r0, #2
 8004c02:	f000 fee1 	bl	80059c8 <FndIncrementBar>

			LoadCell_SpanValueLow=(uint16_t)(spanAverageAdValue);  //2���� �� ���ִϱ� �������̴�.
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	b29a      	uxth	r2, r3
 8004c0a:	4b6b      	ldr	r3, [pc, #428]	@ (8004db8 <ParamterSet+0x55c>)
 8004c0c:	801a      	strh	r2, [r3, #0]
			//printf(" LoadCell_span=%lu\n",(unsigned long)((uint16_t)spanAverageAdValue - LoadCell_OffSetValue));

			osDelay(200);
 8004c0e:	20c8      	movs	r0, #200	@ 0xc8
 8004c10:	f005 f8c6 	bl	8009da0 <osDelay>
			FndIncrementBar(3);
 8004c14:	2003      	movs	r0, #3
 8004c16:	f000 fed7 	bl	80059c8 <FndIncrementBar>
			FndDispalyParameter(prmt);
 8004c1a:	79fb      	ldrb	r3, [r7, #7]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 fd8b 	bl	8005738 <FndDispalyParameter>
			DataManager(CmdWriteEeprom,CurrentModel,prmt);
 8004c22:	4b66      	ldr	r3, [pc, #408]	@ (8004dbc <ParamterSet+0x560>)
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	79fa      	ldrb	r2, [r7, #7]
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	f7ff f803 	bl	8003c38 <DataManager>
			IsEditStatus=EDIT_OFF;
 8004c32:	4b63      	ldr	r3, [pc, #396]	@ (8004dc0 <ParamterSet+0x564>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	701a      	strb	r2, [r3, #0]
			IsRunMode = EDIT;
 8004c38:	4b62      	ldr	r3, [pc, #392]	@ (8004dc4 <ParamterSet+0x568>)
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	701a      	strb	r2, [r3, #0]
 8004c3e:	e003      	b.n	8004c48 <ParamterSet+0x3ec>
				osDelay(200);
 8004c40:	20c8      	movs	r0, #200	@ 0xc8
 8004c42:	f005 f8ad 	bl	8009da0 <osDelay>
				FndAllOff();
 8004c46:	e740      	b.n	8004aca <ParamterSet+0x26e>
		}
		//////////////////////////////////////////////////////////////////
		if ((keyValue == ENCODER_BUTTON)  && (prmt == PAR_LOADCELL_SPAN_H)){  //500g
 8004c48:	4b5f      	ldr	r3, [pc, #380]	@ (8004dc8 <ParamterSet+0x56c>)
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	b25b      	sxtb	r3, r3
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	f040 80c0 	bne.w	8004dd4 <ParamterSet+0x578>
 8004c54:	79fb      	ldrb	r3, [r7, #7]
 8004c56:	2b10      	cmp	r3, #16
 8004c58:	f040 80bc 	bne.w	8004dd4 <ParamterSet+0x578>
			//printf(" loadcell span\n");
			while(1){
				FndAllOff();
 8004c5c:	f000 ff4a 	bl	8005af4 <FndAllOff>
				EncoderButtonDelayCount++;
 8004c60:	4b5a      	ldr	r3, [pc, #360]	@ (8004dcc <ParamterSet+0x570>)
 8004c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3301      	adds	r3, #1
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	b21a      	sxth	r2, r3
 8004c6e:	4b57      	ldr	r3, [pc, #348]	@ (8004dcc <ParamterSet+0x570>)
 8004c70:	801a      	strh	r2, [r3, #0]
				if(EncoderButtonDelayCount>10){
 8004c72:	4b56      	ldr	r3, [pc, #344]	@ (8004dcc <ParamterSet+0x570>)
 8004c74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c78:	2b0a      	cmp	r3, #10
 8004c7a:	f340 808e 	ble.w	8004d9a <ParamterSet+0x53e>
					osDelay(1000);
 8004c7e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c82:	f005 f88d 	bl	8009da0 <osDelay>
					spanAverageAdValue =0;
 8004c86:	2300      	movs	r3, #0
 8004c88:	613b      	str	r3, [r7, #16]
					osDelay(200);
 8004c8a:	20c8      	movs	r0, #200	@ 0xc8
 8004c8c:	f005 f888 	bl	8009da0 <osDelay>
					FndIncrementBar(1);
 8004c90:	2001      	movs	r0, #1
 8004c92:	f000 fe99 	bl	80059c8 <FndIncrementBar>
					memset(ADarray,0,sizeof(ADarray));
 8004c96:	2210      	movs	r2, #16
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4843      	ldr	r0, [pc, #268]	@ (8004da8 <ParamterSet+0x54c>)
 8004c9c:	f008 fd12 	bl	800d6c4 <memset>
					for(i=0;i<ArraySize;i++){
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	72fb      	strb	r3, [r7, #11]
 8004ca4:	e00b      	b.n	8004cbe <ParamterSet+0x462>
						ADarray[i]=adcVal[0]; //ad��ȯ
 8004ca6:	7afb      	ldrb	r3, [r7, #11]
 8004ca8:	4a3e      	ldr	r2, [pc, #248]	@ (8004da4 <ParamterSet+0x548>)
 8004caa:	8811      	ldrh	r1, [r2, #0]
 8004cac:	4a3e      	ldr	r2, [pc, #248]	@ (8004da8 <ParamterSet+0x54c>)
 8004cae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						osDelay(10);
 8004cb2:	200a      	movs	r0, #10
 8004cb4:	f005 f874 	bl	8009da0 <osDelay>
					for(i=0;i<ArraySize;i++){
 8004cb8:	7afb      	ldrb	r3, [r7, #11]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	72fb      	strb	r3, [r7, #11]
 8004cbe:	7afb      	ldrb	r3, [r7, #11]
 8004cc0:	2b07      	cmp	r3, #7
 8004cc2:	d9f0      	bls.n	8004ca6 <ParamterSet+0x44a>
					}
					max=adcVal[0];
 8004cc4:	4b37      	ldr	r3, [pc, #220]	@ (8004da4 <ParamterSet+0x548>)
 8004cc6:	881a      	ldrh	r2, [r3, #0]
 8004cc8:	4b38      	ldr	r3, [pc, #224]	@ (8004dac <ParamterSet+0x550>)
 8004cca:	801a      	strh	r2, [r3, #0]
					min=adcVal[0];
 8004ccc:	4b35      	ldr	r3, [pc, #212]	@ (8004da4 <ParamterSet+0x548>)
 8004cce:	881a      	ldrh	r2, [r3, #0]
 8004cd0:	4b37      	ldr	r3, [pc, #220]	@ (8004db0 <ParamterSet+0x554>)
 8004cd2:	801a      	strh	r2, [r3, #0]
					icnt=0;
 8004cd4:	4b37      	ldr	r3, [pc, #220]	@ (8004db4 <ParamterSet+0x558>)
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	701a      	strb	r2, [r3, #0]
					for(i=0;i<ArraySize;i++){
 8004cda:	2300      	movs	r3, #0
 8004cdc:	72fb      	strb	r3, [r7, #11]
 8004cde:	e02e      	b.n	8004d3e <ParamterSet+0x4e2>
						if(ADarray[i]>max){
 8004ce0:	7afb      	ldrb	r3, [r7, #11]
 8004ce2:	4a31      	ldr	r2, [pc, #196]	@ (8004da8 <ParamterSet+0x54c>)
 8004ce4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004ce8:	4b30      	ldr	r3, [pc, #192]	@ (8004dac <ParamterSet+0x550>)
 8004cea:	881b      	ldrh	r3, [r3, #0]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d906      	bls.n	8004cfe <ParamterSet+0x4a2>
							max=ADarray[i];
 8004cf0:	7afb      	ldrb	r3, [r7, #11]
 8004cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8004da8 <ParamterSet+0x54c>)
 8004cf4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004cf8:	4b2c      	ldr	r3, [pc, #176]	@ (8004dac <ParamterSet+0x550>)
 8004cfa:	801a      	strh	r2, [r3, #0]
 8004cfc:	e01c      	b.n	8004d38 <ParamterSet+0x4dc>
						}else if(ADarray[i]<min){
 8004cfe:	7afb      	ldrb	r3, [r7, #11]
 8004d00:	4a29      	ldr	r2, [pc, #164]	@ (8004da8 <ParamterSet+0x54c>)
 8004d02:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004d06:	4b2a      	ldr	r3, [pc, #168]	@ (8004db0 <ParamterSet+0x554>)
 8004d08:	881b      	ldrh	r3, [r3, #0]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d206      	bcs.n	8004d1c <ParamterSet+0x4c0>
							min=ADarray[i];
 8004d0e:	7afb      	ldrb	r3, [r7, #11]
 8004d10:	4a25      	ldr	r2, [pc, #148]	@ (8004da8 <ParamterSet+0x54c>)
 8004d12:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004d16:	4b26      	ldr	r3, [pc, #152]	@ (8004db0 <ParamterSet+0x554>)
 8004d18:	801a      	strh	r2, [r3, #0]
 8004d1a:	e00d      	b.n	8004d38 <ParamterSet+0x4dc>
						}else{
							spanAverageAdValue+=ADarray[i];
 8004d1c:	7afb      	ldrb	r3, [r7, #11]
 8004d1e:	4a22      	ldr	r2, [pc, #136]	@ (8004da8 <ParamterSet+0x54c>)
 8004d20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d24:	461a      	mov	r2, r3
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	4413      	add	r3, r2
 8004d2a:	613b      	str	r3, [r7, #16]
							icnt++;
 8004d2c:	4b21      	ldr	r3, [pc, #132]	@ (8004db4 <ParamterSet+0x558>)
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	3301      	adds	r3, #1
 8004d32:	b2da      	uxtb	r2, r3
 8004d34:	4b1f      	ldr	r3, [pc, #124]	@ (8004db4 <ParamterSet+0x558>)
 8004d36:	701a      	strb	r2, [r3, #0]
					for(i=0;i<ArraySize;i++){
 8004d38:	7afb      	ldrb	r3, [r7, #11]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	72fb      	strb	r3, [r7, #11]
 8004d3e:	7afb      	ldrb	r3, [r7, #11]
 8004d40:	2b07      	cmp	r3, #7
 8004d42:	d9cd      	bls.n	8004ce0 <ParamterSet+0x484>
						}
					}
					spanAverageAdValue=spanAverageAdValue /icnt;
 8004d44:	4b1b      	ldr	r3, [pc, #108]	@ (8004db4 <ParamterSet+0x558>)
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	461a      	mov	r2, r3
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d50:	613b      	str	r3, [r7, #16]
					break;
 8004d52:	bf00      	nop
				}
				osDelay(200);
			}

			osDelay(200);
 8004d54:	20c8      	movs	r0, #200	@ 0xc8
 8004d56:	f005 f823 	bl	8009da0 <osDelay>
			FndIncrementBar(2);
 8004d5a:	2002      	movs	r0, #2
 8004d5c:	f000 fe34 	bl	80059c8 <FndIncrementBar>

			LoadCell_SpanValueHigh=(uint16_t)(spanAverageAdValue);  //2���� �� ���ִϱ� �������̴�.
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd0 <ParamterSet+0x574>)
 8004d66:	801a      	strh	r2, [r3, #0]
			//printf(" LoadCell_span=%lu\n",(unsigned long)((uint16_t)spanAverageAdValue - LoadCell_OffSetValue));

			osDelay(200);
 8004d68:	20c8      	movs	r0, #200	@ 0xc8
 8004d6a:	f005 f819 	bl	8009da0 <osDelay>
			FndIncrementBar(3);
 8004d6e:	2003      	movs	r0, #3
 8004d70:	f000 fe2a 	bl	80059c8 <FndIncrementBar>
			FndDispalyParameter(prmt);
 8004d74:	79fb      	ldrb	r3, [r7, #7]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 fcde 	bl	8005738 <FndDispalyParameter>
			DataManager(CmdWriteEeprom,CurrentModel,prmt);
 8004d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8004dbc <ParamterSet+0x560>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	79fa      	ldrb	r2, [r7, #7]
 8004d84:	4619      	mov	r1, r3
 8004d86:	2000      	movs	r0, #0
 8004d88:	f7fe ff56 	bl	8003c38 <DataManager>
			IsEditStatus=EDIT_OFF;
 8004d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc0 <ParamterSet+0x564>)
 8004d8e:	2200      	movs	r2, #0
 8004d90:	701a      	strb	r2, [r3, #0]
			IsRunMode = EDIT;
 8004d92:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc4 <ParamterSet+0x568>)
 8004d94:	2201      	movs	r2, #1
 8004d96:	701a      	strb	r2, [r3, #0]
 8004d98:	e01c      	b.n	8004dd4 <ParamterSet+0x578>
				osDelay(200);
 8004d9a:	20c8      	movs	r0, #200	@ 0xc8
 8004d9c:	f005 f800 	bl	8009da0 <osDelay>
				FndAllOff();
 8004da0:	e75c      	b.n	8004c5c <ParamterSet+0x400>
 8004da2:	bf00      	nop
 8004da4:	2000053c 	.word	0x2000053c
 8004da8:	200005e8 	.word	0x200005e8
 8004dac:	200005e2 	.word	0x200005e2
 8004db0:	200005e4 	.word	0x200005e4
 8004db4:	200005e0 	.word	0x200005e0
 8004db8:	200005d2 	.word	0x200005d2
 8004dbc:	200005cc 	.word	0x200005cc
 8004dc0:	20000547 	.word	0x20000547
 8004dc4:	20000548 	.word	0x20000548
 8004dc8:	20000584 	.word	0x20000584
 8004dcc:	200005f8 	.word	0x200005f8
 8004dd0:	200005d4 	.word	0x200005d4
		}

		if(keyValue == KEY_SET) {
 8004dd4:	4b26      	ldr	r3, [pc, #152]	@ (8004e70 <ParamterSet+0x614>)
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	b25b      	sxtb	r3, r3
 8004dda:	2b04      	cmp	r3, #4
 8004ddc:	d130      	bne.n	8004e40 <ParamterSet+0x5e4>
			keyDelayCnt++;
 8004dde:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	3301      	adds	r3, #1
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	82fb      	strh	r3, [r7, #22]
			if(keyDelayCnt>SetSaveCnt){
 8004dea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004dee:	2b32      	cmp	r3, #50	@ 0x32
 8004df0:	dd35      	ble.n	8004e5e <ParamterSet+0x602>
				//printf(" Parameter%d Saved\n",prmt);
				FndAllOff();
 8004df2:	f000 fe7f 	bl	8005af4 <FndAllOff>
				osDelay(500);
 8004df6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004dfa:	f004 ffd1 	bl	8009da0 <osDelay>
				FndDispalyParameter(prmt);
 8004dfe:	79fb      	ldrb	r3, [r7, #7]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f000 fc99 	bl	8005738 <FndDispalyParameter>
				osDelay(500);
 8004e06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004e0a:	f004 ffc9 	bl	8009da0 <osDelay>
				FndAllOff();
 8004e0e:	f000 fe71 	bl	8005af4 <FndAllOff>
				osDelay(500);
 8004e12:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004e16:	f004 ffc3 	bl	8009da0 <osDelay>
				FndDispalyParameter(prmt);
 8004e1a:	79fb      	ldrb	r3, [r7, #7]
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 fc8b 	bl	8005738 <FndDispalyParameter>
				DataManager(CmdWriteEeprom,CurrentModel,prmt);
 8004e22:	4b14      	ldr	r3, [pc, #80]	@ (8004e74 <ParamterSet+0x618>)
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	79fa      	ldrb	r2, [r7, #7]
 8004e2a:	4619      	mov	r1, r3
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	f7fe ff03 	bl	8003c38 <DataManager>
				IsEditStatus=EDIT_OFF;
 8004e32:	4b11      	ldr	r3, [pc, #68]	@ (8004e78 <ParamterSet+0x61c>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	701a      	strb	r2, [r3, #0]
				IsRunMode = EDIT;
 8004e38:	4b10      	ldr	r3, [pc, #64]	@ (8004e7c <ParamterSet+0x620>)
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	701a      	strb	r2, [r3, #0]
				break;
 8004e3e:	e012      	b.n	8004e66 <ParamterSet+0x60a>
			}
		}else{
			if(keyDelayCnt>0){
 8004e40:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	dd0a      	ble.n	8004e5e <ParamterSet+0x602>
				//printf(" Parameter%d Not Saved\n",prmt);
				FndDispalyParameter(prmt);
 8004e48:	79fb      	ldrb	r3, [r7, #7]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fc74 	bl	8005738 <FndDispalyParameter>
				IsEditStatus=EDIT_OFF;
 8004e50:	4b09      	ldr	r3, [pc, #36]	@ (8004e78 <ParamterSet+0x61c>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	701a      	strb	r2, [r3, #0]
				IsRunMode = EDIT;
 8004e56:	4b09      	ldr	r3, [pc, #36]	@ (8004e7c <ParamterSet+0x620>)
 8004e58:	2201      	movs	r2, #1
 8004e5a:	701a      	strb	r2, [r3, #0]
				break;
 8004e5c:	e003      	b.n	8004e66 <ParamterSet+0x60a>
			}
		}
		osDelay(SaveTime);
 8004e5e:	200a      	movs	r0, #10
 8004e60:	f004 ff9e 	bl	8009da0 <osDelay>
	while(1){
 8004e64:	e516      	b.n	8004894 <ParamterSet+0x38>
	}
	return 1;
 8004e66:	2301      	movs	r3, #1
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3718      	adds	r7, #24
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	20000584 	.word	0x20000584
 8004e74:	200005cc 	.word	0x200005cc
 8004e78:	20000547 	.word	0x20000547
 8004e7c:	20000548 	.word	0x20000548

08004e80 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	4603      	mov	r3, r0
 8004e88:	80fb      	strh	r3, [r7, #6]
	UpDateEncoder();
 8004e8a:	f7fe f861 	bl	8002f50 <UpDateEncoder>
	IsRotaryEncoderStatus = ENCODER_RUN;
 8004e8e:	4b03      	ldr	r3, [pc, #12]	@ (8004e9c <HAL_GPIO_EXTI_Callback+0x1c>)
 8004e90:	2201      	movs	r2, #1
 8004e92:	701a      	strb	r2, [r3, #0]
}
 8004e94:	bf00      	nop
 8004e96:	3708      	adds	r7, #8
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	20000544 	.word	0x20000544

08004ea0 <Callback01>:




void Callback01(void *argument)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]


}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bc80      	pop	{r7}
 8004eb0:	4770      	bx	lr

08004eb2 <Delay_us>:
  * @brief Delay_us
  * @param uint16_t time_us
  * @retval	 None
  */
void Delay_us(uint16_t time_us)			/* time delay for us in 72MHz */
{
 8004eb2:	b490      	push	{r4, r7}
 8004eb4:	b082      	sub	sp, #8
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	4603      	mov	r3, r0
 8004eba:	80fb      	strh	r3, [r7, #6]
  register uint16_t i;
  for(i = 0; i < time_us; i++)
 8004ebc:	2400      	movs	r4, #0
 8004ebe:	e044      	b.n	8004f4a <Delay_us+0x98>
 { asm("NOP");
 8004ec0:	bf00      	nop
      asm("NOP");
 8004ec2:	bf00      	nop
      asm("NOP");
 8004ec4:	bf00      	nop
      asm("NOP");
 8004ec6:	bf00      	nop
      asm("NOP");				// 5
 8004ec8:	bf00      	nop
      asm("NOP");
 8004eca:	bf00      	nop
      asm("NOP");
 8004ecc:	bf00      	nop
      asm("NOP");
 8004ece:	bf00      	nop
      asm("NOP");
 8004ed0:	bf00      	nop
      asm("NOP");				// 10
 8004ed2:	bf00      	nop
      asm("NOP");
 8004ed4:	bf00      	nop
      asm("NOP");
 8004ed6:	bf00      	nop
      asm("NOP");
 8004ed8:	bf00      	nop
      asm("NOP");
 8004eda:	bf00      	nop
      asm("NOP");				// 15
 8004edc:	bf00      	nop
      asm("NOP");
 8004ede:	bf00      	nop
      asm("NOP");
 8004ee0:	bf00      	nop
      asm("NOP");
 8004ee2:	bf00      	nop
      asm("NOP");
 8004ee4:	bf00      	nop
      asm("NOP");				// 20
 8004ee6:	bf00      	nop
      asm("NOP");
 8004ee8:	bf00      	nop
      asm("NOP");
 8004eea:	bf00      	nop
      asm("NOP");
 8004eec:	bf00      	nop
      asm("NOP");
 8004eee:	bf00      	nop
      asm("NOP");				// 25
 8004ef0:	bf00      	nop
      asm("NOP");
 8004ef2:	bf00      	nop
      asm("NOP");
 8004ef4:	bf00      	nop
      asm("NOP");
 8004ef6:	bf00      	nop
      asm("NOP");
 8004ef8:	bf00      	nop
      asm("NOP");				// 30
 8004efa:	bf00      	nop
      asm("NOP");
 8004efc:	bf00      	nop
      asm("NOP");
 8004efe:	bf00      	nop
      asm("NOP");
 8004f00:	bf00      	nop
      asm("NOP");
 8004f02:	bf00      	nop
      asm("NOP");				// 35
 8004f04:	bf00      	nop
      asm("NOP");
 8004f06:	bf00      	nop
      asm("NOP");
 8004f08:	bf00      	nop
      asm("NOP");
 8004f0a:	bf00      	nop
      asm("NOP");
 8004f0c:	bf00      	nop
      asm("NOP");				// 40
 8004f0e:	bf00      	nop
      asm("NOP");
 8004f10:	bf00      	nop
      asm("NOP");
 8004f12:	bf00      	nop
      asm("NOP");
 8004f14:	bf00      	nop
      asm("NOP");
 8004f16:	bf00      	nop
      asm("NOP");				// 45
 8004f18:	bf00      	nop
      asm("NOP");
 8004f1a:	bf00      	nop
      asm("NOP");
 8004f1c:	bf00      	nop
      asm("NOP");
 8004f1e:	bf00      	nop
      asm("NOP");
 8004f20:	bf00      	nop
      asm("NOP");				// 50
 8004f22:	bf00      	nop
      asm("NOP");
 8004f24:	bf00      	nop
      asm("NOP");
 8004f26:	bf00      	nop
      asm("NOP");
 8004f28:	bf00      	nop
      asm("NOP");
 8004f2a:	bf00      	nop
      asm("NOP");				// 55
 8004f2c:	bf00      	nop
      asm("NOP");
 8004f2e:	bf00      	nop
      asm("NOP");
 8004f30:	bf00      	nop
      asm("NOP");
 8004f32:	bf00      	nop
      asm("NOP");
 8004f34:	bf00      	nop
      asm("NOP");				// 60
 8004f36:	bf00      	nop
      asm("NOP");
 8004f38:	bf00      	nop
      asm("NOP");
 8004f3a:	bf00      	nop
      asm("NOP");
 8004f3c:	bf00      	nop
      asm("NOP");
 8004f3e:	bf00      	nop
      asm("NOP");				// 65
 8004f40:	bf00      	nop
      asm("NOP");				// 66
 8004f42:	bf00      	nop
  for(i = 0; i < time_us; i++)
 8004f44:	4623      	mov	r3, r4
 8004f46:	3301      	adds	r3, #1
 8004f48:	b29c      	uxth	r4, r3
 8004f4a:	88fb      	ldrh	r3, [r7, #6]
 8004f4c:	42a3      	cmp	r3, r4
 8004f4e:	d8b7      	bhi.n	8004ec0 <Delay_us+0xe>
    }
}
 8004f50:	bf00      	nop
 8004f52:	bf00      	nop
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc90      	pop	{r4, r7}
 8004f5a:	4770      	bx	lr

08004f5c <Delay_ms>:
  * @brief Delay_ms
  * @param uint16_t time_ms
  * @retval	 None
  */
void Delay_ms(uint16_t time_ms)			/* time delay for ms in 72MHz */
{
 8004f5c:	b590      	push	{r4, r7, lr}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	4603      	mov	r3, r0
 8004f64:	80fb      	strh	r3, [r7, #6]
  register uint16_t i;
  for(i = 0; i < time_ms; i++)
 8004f66:	2400      	movs	r4, #0
 8004f68:	e006      	b.n	8004f78 <Delay_ms+0x1c>
    Delay_us(1000);
 8004f6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f6e:	f7ff ffa0 	bl	8004eb2 <Delay_us>
  for(i = 0; i < time_ms; i++)
 8004f72:	4623      	mov	r3, r4
 8004f74:	3301      	adds	r3, #1
 8004f76:	b29c      	uxth	r4, r3
 8004f78:	88fb      	ldrh	r3, [r7, #6]
 8004f7a:	42a3      	cmp	r3, r4
 8004f7c:	d8f5      	bhi.n	8004f6a <Delay_ms+0xe>
}
 8004f7e:	bf00      	nop
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd90      	pop	{r4, r7, pc}

08004f88 <FndDisplay>:
/**
  * @brief FndDisplay
  * @param float output_value
  * @retval	 None
  */
void FndDisplay(float output_value,uint8_t digit ){
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	460b      	mov	r3, r1
 8004f92:	70fb      	strb	r3, [r7, #3]
char source_buf[10];
char dest_buf[4];
uint8_t display_value=0;
 8004f94:	2300      	movs	r3, #0
 8004f96:	75fb      	strb	r3, [r7, #23]

	if(digit==0){
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f040 8139 	bne.w	8005212 <FndDisplay+0x28a>
		sprintf(source_buf,"%04.1f",output_value);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f7fb fab1 	bl	8000508 <__aeabi_f2d>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	f107 000c 	add.w	r0, r7, #12
 8004fae:	49ce      	ldr	r1, [pc, #824]	@ (80052e8 <FndDisplay+0x360>)
 8004fb0:	f008 fa8e 	bl	800d4d0 <siprintf>
		//printf("source_buf=%s\n",source_buf);
		if(output_value >100){
 8004fb4:	49cd      	ldr	r1, [pc, #820]	@ (80052ec <FndDisplay+0x364>)
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f7fc f910 	bl	80011dc <__aeabi_fcmpgt>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d05d      	beq.n	800507e <FndDisplay+0xf6>
			//  *1 ����
			memset(dest_buf,0,sizeof(dest_buf));
 8004fc2:	f107 0308 	add.w	r3, r7, #8
 8004fc6:	2204      	movs	r2, #4
 8004fc8:	2100      	movs	r1, #0
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f008 fb7a 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+2), 1);
 8004fd0:	f107 030c 	add.w	r3, r7, #12
 8004fd4:	3302      	adds	r3, #2
 8004fd6:	f107 0008 	add.w	r0, r7, #8
 8004fda:	2201      	movs	r2, #1
 8004fdc:	4619      	mov	r1, r3
 8004fde:	f008 fb79 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8004fe2:	f107 0308 	add.w	r3, r7, #8
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f007 fc5e 	bl	800c8a8 <atoi>
 8004fec:	4603      	mov	r3, r0
 8004fee:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND3_CLK ,FndTable[display_value] & FndTable[DOT]);
 8004ff0:	7dfb      	ldrb	r3, [r7, #23]
 8004ff2:	4abf      	ldr	r2, [pc, #764]	@ (80052f0 <FndDisplay+0x368>)
 8004ff4:	5cd2      	ldrb	r2, [r2, r3]
 8004ff6:	4bbe      	ldr	r3, [pc, #760]	@ (80052f0 <FndDisplay+0x368>)
 8004ff8:	7a9b      	ldrb	r3, [r3, #10]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	4619      	mov	r1, r3
 8005000:	2004      	movs	r0, #4
 8005002:	f000 fd15 	bl	8005a30 <FndShadowOutput>
			//printf("fnd digit 1=%d\n",display_value);

			//  *10 ����
			memset(dest_buf,0,sizeof(dest_buf));
 8005006:	f107 0308 	add.w	r3, r7, #8
 800500a:	2204      	movs	r2, #4
 800500c:	2100      	movs	r1, #0
 800500e:	4618      	mov	r0, r3
 8005010:	f008 fb58 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+1), 1);
 8005014:	f107 030c 	add.w	r3, r7, #12
 8005018:	3301      	adds	r3, #1
 800501a:	f107 0008 	add.w	r0, r7, #8
 800501e:	2201      	movs	r2, #1
 8005020:	4619      	mov	r1, r3
 8005022:	f008 fb57 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005026:	f107 0308 	add.w	r3, r7, #8
 800502a:	4618      	mov	r0, r3
 800502c:	f007 fc3c 	bl	800c8a8 <atoi>
 8005030:	4603      	mov	r3, r0
 8005032:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND2_CLK ,(FndTable[display_value]));
 8005034:	7dfb      	ldrb	r3, [r7, #23]
 8005036:	4aae      	ldr	r2, [pc, #696]	@ (80052f0 <FndDisplay+0x368>)
 8005038:	5cd3      	ldrb	r3, [r2, r3]
 800503a:	4619      	mov	r1, r3
 800503c:	2002      	movs	r0, #2
 800503e:	f000 fcf7 	bl	8005a30 <FndShadowOutput>
			//printf("fnd digit 10=%d\n",display_value);

			// *100 ����
			memset(dest_buf,0,sizeof(dest_buf));
 8005042:	f107 0308 	add.w	r3, r7, #8
 8005046:	2204      	movs	r2, #4
 8005048:	2100      	movs	r1, #0
 800504a:	4618      	mov	r0, r3
 800504c:	f008 fb3a 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+0), 1);
 8005050:	f107 010c 	add.w	r1, r7, #12
 8005054:	f107 0308 	add.w	r3, r7, #8
 8005058:	2201      	movs	r2, #1
 800505a:	4618      	mov	r0, r3
 800505c:	f008 fb3a 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005060:	f107 0308 	add.w	r3, r7, #8
 8005064:	4618      	mov	r0, r3
 8005066:	f007 fc1f 	bl	800c8a8 <atoi>
 800506a:	4603      	mov	r3, r0
 800506c:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND1_CLK ,FndTable[display_value]);
 800506e:	7dfb      	ldrb	r3, [r7, #23]
 8005070:	4a9f      	ldr	r2, [pc, #636]	@ (80052f0 <FndDisplay+0x368>)
 8005072:	5cd3      	ldrb	r3, [r2, r3]
 8005074:	4619      	mov	r1, r3
 8005076:	2001      	movs	r0, #1
 8005078:	f000 fcda 	bl	8005a30 <FndShadowOutput>
			display_value=atoi(dest_buf);
			FndShadowOutput(FND1_CLK ,(FndTable[display_value]));
		}
	}

}
 800507c:	e329      	b.n	80056d2 <FndDisplay+0x74a>
		}else if(output_value <100 && output_value >9){
 800507e:	499b      	ldr	r1, [pc, #620]	@ (80052ec <FndDisplay+0x364>)
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f7fc f88d 	bl	80011a0 <__aeabi_fcmplt>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d064      	beq.n	8005156 <FndDisplay+0x1ce>
 800508c:	4999      	ldr	r1, [pc, #612]	@ (80052f4 <FndDisplay+0x36c>)
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7fc f8a4 	bl	80011dc <__aeabi_fcmpgt>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d05d      	beq.n	8005156 <FndDisplay+0x1ce>
			memset(dest_buf,0,sizeof(dest_buf));
 800509a:	f107 0308 	add.w	r3, r7, #8
 800509e:	2204      	movs	r2, #4
 80050a0:	2100      	movs	r1, #0
 80050a2:	4618      	mov	r0, r3
 80050a4:	f008 fb0e 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+3), 1);
 80050a8:	f107 030c 	add.w	r3, r7, #12
 80050ac:	3303      	adds	r3, #3
 80050ae:	f107 0008 	add.w	r0, r7, #8
 80050b2:	2201      	movs	r2, #1
 80050b4:	4619      	mov	r1, r3
 80050b6:	f008 fb0d 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 80050ba:	f107 0308 	add.w	r3, r7, #8
 80050be:	4618      	mov	r0, r3
 80050c0:	f007 fbf2 	bl	800c8a8 <atoi>
 80050c4:	4603      	mov	r3, r0
 80050c6:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND3_CLK ,FndTable[display_value] );
 80050c8:	7dfb      	ldrb	r3, [r7, #23]
 80050ca:	4a89      	ldr	r2, [pc, #548]	@ (80052f0 <FndDisplay+0x368>)
 80050cc:	5cd3      	ldrb	r3, [r2, r3]
 80050ce:	4619      	mov	r1, r3
 80050d0:	2004      	movs	r0, #4
 80050d2:	f000 fcad 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 80050d6:	f107 0308 	add.w	r3, r7, #8
 80050da:	2204      	movs	r2, #4
 80050dc:	2100      	movs	r1, #0
 80050de:	4618      	mov	r0, r3
 80050e0:	f008 faf0 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+1), 1);
 80050e4:	f107 030c 	add.w	r3, r7, #12
 80050e8:	3301      	adds	r3, #1
 80050ea:	f107 0008 	add.w	r0, r7, #8
 80050ee:	2201      	movs	r2, #1
 80050f0:	4619      	mov	r1, r3
 80050f2:	f008 faef 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 80050f6:	f107 0308 	add.w	r3, r7, #8
 80050fa:	4618      	mov	r0, r3
 80050fc:	f007 fbd4 	bl	800c8a8 <atoi>
 8005100:	4603      	mov	r3, r0
 8005102:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND2_CLK ,FndTable[display_value] & FndTable[DOT]);
 8005104:	7dfb      	ldrb	r3, [r7, #23]
 8005106:	4a7a      	ldr	r2, [pc, #488]	@ (80052f0 <FndDisplay+0x368>)
 8005108:	5cd2      	ldrb	r2, [r2, r3]
 800510a:	4b79      	ldr	r3, [pc, #484]	@ (80052f0 <FndDisplay+0x368>)
 800510c:	7a9b      	ldrb	r3, [r3, #10]
 800510e:	4013      	ands	r3, r2
 8005110:	b2db      	uxtb	r3, r3
 8005112:	4619      	mov	r1, r3
 8005114:	2002      	movs	r0, #2
 8005116:	f000 fc8b 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 800511a:	f107 0308 	add.w	r3, r7, #8
 800511e:	2204      	movs	r2, #4
 8005120:	2100      	movs	r1, #0
 8005122:	4618      	mov	r0, r3
 8005124:	f008 face 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+0), 1);
 8005128:	f107 010c 	add.w	r1, r7, #12
 800512c:	f107 0308 	add.w	r3, r7, #8
 8005130:	2201      	movs	r2, #1
 8005132:	4618      	mov	r0, r3
 8005134:	f008 face 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005138:	f107 0308 	add.w	r3, r7, #8
 800513c:	4618      	mov	r0, r3
 800513e:	f007 fbb3 	bl	800c8a8 <atoi>
 8005142:	4603      	mov	r3, r0
 8005144:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND1_CLK ,FndTable[display_value]);
 8005146:	7dfb      	ldrb	r3, [r7, #23]
 8005148:	4a69      	ldr	r2, [pc, #420]	@ (80052f0 <FndDisplay+0x368>)
 800514a:	5cd3      	ldrb	r3, [r2, r3]
 800514c:	4619      	mov	r1, r3
 800514e:	2001      	movs	r0, #1
 8005150:	f000 fc6e 	bl	8005a30 <FndShadowOutput>
}
 8005154:	e2bd      	b.n	80056d2 <FndDisplay+0x74a>
			memset(dest_buf,0,sizeof(dest_buf));
 8005156:	f107 0308 	add.w	r3, r7, #8
 800515a:	2204      	movs	r2, #4
 800515c:	2100      	movs	r1, #0
 800515e:	4618      	mov	r0, r3
 8005160:	f008 fab0 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+4), 1);
 8005164:	f107 030c 	add.w	r3, r7, #12
 8005168:	3304      	adds	r3, #4
 800516a:	f107 0008 	add.w	r0, r7, #8
 800516e:	2201      	movs	r2, #1
 8005170:	4619      	mov	r1, r3
 8005172:	f008 faaf 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005176:	f107 0308 	add.w	r3, r7, #8
 800517a:	4618      	mov	r0, r3
 800517c:	f007 fb94 	bl	800c8a8 <atoi>
 8005180:	4603      	mov	r3, r0
 8005182:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND3_CLK ,FndTable[display_value] );
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	4a5a      	ldr	r2, [pc, #360]	@ (80052f0 <FndDisplay+0x368>)
 8005188:	5cd3      	ldrb	r3, [r2, r3]
 800518a:	4619      	mov	r1, r3
 800518c:	2004      	movs	r0, #4
 800518e:	f000 fc4f 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 8005192:	f107 0308 	add.w	r3, r7, #8
 8005196:	2204      	movs	r2, #4
 8005198:	2100      	movs	r1, #0
 800519a:	4618      	mov	r0, r3
 800519c:	f008 fa92 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+3), 1);
 80051a0:	f107 030c 	add.w	r3, r7, #12
 80051a4:	3303      	adds	r3, #3
 80051a6:	f107 0008 	add.w	r0, r7, #8
 80051aa:	2201      	movs	r2, #1
 80051ac:	4619      	mov	r1, r3
 80051ae:	f008 fa91 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 80051b2:	f107 0308 	add.w	r3, r7, #8
 80051b6:	4618      	mov	r0, r3
 80051b8:	f007 fb76 	bl	800c8a8 <atoi>
 80051bc:	4603      	mov	r3, r0
 80051be:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND2_CLK ,FndTable[display_value] );
 80051c0:	7dfb      	ldrb	r3, [r7, #23]
 80051c2:	4a4b      	ldr	r2, [pc, #300]	@ (80052f0 <FndDisplay+0x368>)
 80051c4:	5cd3      	ldrb	r3, [r2, r3]
 80051c6:	4619      	mov	r1, r3
 80051c8:	2002      	movs	r0, #2
 80051ca:	f000 fc31 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 80051ce:	f107 0308 	add.w	r3, r7, #8
 80051d2:	2204      	movs	r2, #4
 80051d4:	2100      	movs	r1, #0
 80051d6:	4618      	mov	r0, r3
 80051d8:	f008 fa74 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+0), 1);
 80051dc:	f107 010c 	add.w	r1, r7, #12
 80051e0:	f107 0308 	add.w	r3, r7, #8
 80051e4:	2201      	movs	r2, #1
 80051e6:	4618      	mov	r0, r3
 80051e8:	f008 fa74 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 80051ec:	f107 0308 	add.w	r3, r7, #8
 80051f0:	4618      	mov	r0, r3
 80051f2:	f007 fb59 	bl	800c8a8 <atoi>
 80051f6:	4603      	mov	r3, r0
 80051f8:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND1_CLK ,FndTable[display_value]& FndTable[DOT]);
 80051fa:	7dfb      	ldrb	r3, [r7, #23]
 80051fc:	4a3c      	ldr	r2, [pc, #240]	@ (80052f0 <FndDisplay+0x368>)
 80051fe:	5cd2      	ldrb	r2, [r2, r3]
 8005200:	4b3b      	ldr	r3, [pc, #236]	@ (80052f0 <FndDisplay+0x368>)
 8005202:	7a9b      	ldrb	r3, [r3, #10]
 8005204:	4013      	ands	r3, r2
 8005206:	b2db      	uxtb	r3, r3
 8005208:	4619      	mov	r1, r3
 800520a:	2001      	movs	r0, #1
 800520c:	f000 fc10 	bl	8005a30 <FndShadowOutput>
}
 8005210:	e25f      	b.n	80056d2 <FndDisplay+0x74a>
	}else if (digit==1){
 8005212:	78fb      	ldrb	r3, [r7, #3]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d16f      	bne.n	80052f8 <FndDisplay+0x370>
		sprintf(source_buf,"%04.1f",output_value);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f7fb f975 	bl	8000508 <__aeabi_f2d>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	f107 000c 	add.w	r0, r7, #12
 8005226:	4930      	ldr	r1, [pc, #192]	@ (80052e8 <FndDisplay+0x360>)
 8005228:	f008 f952 	bl	800d4d0 <siprintf>
		memset(dest_buf,0,sizeof(dest_buf));
 800522c:	f107 0308 	add.w	r3, r7, #8
 8005230:	2204      	movs	r2, #4
 8005232:	2100      	movs	r1, #0
 8005234:	4618      	mov	r0, r3
 8005236:	f008 fa45 	bl	800d6c4 <memset>
		strncpy(dest_buf, (source_buf+3), 1);
 800523a:	f107 030c 	add.w	r3, r7, #12
 800523e:	3303      	adds	r3, #3
 8005240:	f107 0008 	add.w	r0, r7, #8
 8005244:	2201      	movs	r2, #1
 8005246:	4619      	mov	r1, r3
 8005248:	f008 fa44 	bl	800d6d4 <strncpy>
		display_value=atoi(dest_buf);
 800524c:	f107 0308 	add.w	r3, r7, #8
 8005250:	4618      	mov	r0, r3
 8005252:	f007 fb29 	bl	800c8a8 <atoi>
 8005256:	4603      	mov	r3, r0
 8005258:	75fb      	strb	r3, [r7, #23]
		FndShadowOutput(FND3_CLK ,FndTable[display_value]);
 800525a:	7dfb      	ldrb	r3, [r7, #23]
 800525c:	4a24      	ldr	r2, [pc, #144]	@ (80052f0 <FndDisplay+0x368>)
 800525e:	5cd3      	ldrb	r3, [r2, r3]
 8005260:	4619      	mov	r1, r3
 8005262:	2004      	movs	r0, #4
 8005264:	f000 fbe4 	bl	8005a30 <FndShadowOutput>
		memset(dest_buf,0,sizeof(dest_buf));
 8005268:	f107 0308 	add.w	r3, r7, #8
 800526c:	2204      	movs	r2, #4
 800526e:	2100      	movs	r1, #0
 8005270:	4618      	mov	r0, r3
 8005272:	f008 fa27 	bl	800d6c4 <memset>
		strncpy(dest_buf, (source_buf+1), 1);
 8005276:	f107 030c 	add.w	r3, r7, #12
 800527a:	3301      	adds	r3, #1
 800527c:	f107 0008 	add.w	r0, r7, #8
 8005280:	2201      	movs	r2, #1
 8005282:	4619      	mov	r1, r3
 8005284:	f008 fa26 	bl	800d6d4 <strncpy>
		display_value=atoi(dest_buf);
 8005288:	f107 0308 	add.w	r3, r7, #8
 800528c:	4618      	mov	r0, r3
 800528e:	f007 fb0b 	bl	800c8a8 <atoi>
 8005292:	4603      	mov	r3, r0
 8005294:	75fb      	strb	r3, [r7, #23]
		FndShadowOutput(FND2_CLK ,(FndTable[display_value] & FndTable[DOT]));
 8005296:	7dfb      	ldrb	r3, [r7, #23]
 8005298:	4a15      	ldr	r2, [pc, #84]	@ (80052f0 <FndDisplay+0x368>)
 800529a:	5cd2      	ldrb	r2, [r2, r3]
 800529c:	4b14      	ldr	r3, [pc, #80]	@ (80052f0 <FndDisplay+0x368>)
 800529e:	7a9b      	ldrb	r3, [r3, #10]
 80052a0:	4013      	ands	r3, r2
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	4619      	mov	r1, r3
 80052a6:	2002      	movs	r0, #2
 80052a8:	f000 fbc2 	bl	8005a30 <FndShadowOutput>
		memset(dest_buf,0,sizeof(dest_buf));
 80052ac:	f107 0308 	add.w	r3, r7, #8
 80052b0:	2204      	movs	r2, #4
 80052b2:	2100      	movs	r1, #0
 80052b4:	4618      	mov	r0, r3
 80052b6:	f008 fa05 	bl	800d6c4 <memset>
		strncpy(dest_buf, (source_buf+0), 1);
 80052ba:	f107 010c 	add.w	r1, r7, #12
 80052be:	f107 0308 	add.w	r3, r7, #8
 80052c2:	2201      	movs	r2, #1
 80052c4:	4618      	mov	r0, r3
 80052c6:	f008 fa05 	bl	800d6d4 <strncpy>
		display_value=atoi(dest_buf);
 80052ca:	f107 0308 	add.w	r3, r7, #8
 80052ce:	4618      	mov	r0, r3
 80052d0:	f007 faea 	bl	800c8a8 <atoi>
 80052d4:	4603      	mov	r3, r0
 80052d6:	75fb      	strb	r3, [r7, #23]
		FndShadowOutput(FND1_CLK ,FndTable[display_value]);
 80052d8:	7dfb      	ldrb	r3, [r7, #23]
 80052da:	4a05      	ldr	r2, [pc, #20]	@ (80052f0 <FndDisplay+0x368>)
 80052dc:	5cd3      	ldrb	r3, [r2, r3]
 80052de:	4619      	mov	r1, r3
 80052e0:	2001      	movs	r0, #1
 80052e2:	f000 fba5 	bl	8005a30 <FndShadowOutput>
}
 80052e6:	e1f4      	b.n	80056d2 <FndDisplay+0x74a>
 80052e8:	0800f910 	.word	0x0800f910
 80052ec:	42c80000 	.word	0x42c80000
 80052f0:	2000001c 	.word	0x2000001c
 80052f4:	41100000 	.word	0x41100000
	}else if (digit==2){
 80052f8:	78fb      	ldrb	r3, [r7, #3]
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	f040 80d1 	bne.w	80054a2 <FndDisplay+0x51a>
		sprintf(source_buf,"%04.2f",output_value);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7fb f901 	bl	8000508 <__aeabi_f2d>
 8005306:	4602      	mov	r2, r0
 8005308:	460b      	mov	r3, r1
 800530a:	f107 000c 	add.w	r0, r7, #12
 800530e:	49be      	ldr	r1, [pc, #760]	@ (8005608 <FndDisplay+0x680>)
 8005310:	f008 f8de 	bl	800d4d0 <siprintf>
		 if(output_value >9.99){
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f7fb f8f7 	bl	8000508 <__aeabi_f2d>
 800531a:	a3b9      	add	r3, pc, #740	@ (adr r3, 8005600 <FndDisplay+0x678>)
 800531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005320:	f7fb fbda 	bl	8000ad8 <__aeabi_dcmpgt>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d05d      	beq.n	80053e6 <FndDisplay+0x45e>
			memset(dest_buf,0,sizeof(dest_buf));
 800532a:	f107 0308 	add.w	r3, r7, #8
 800532e:	2204      	movs	r2, #4
 8005330:	2100      	movs	r1, #0
 8005332:	4618      	mov	r0, r3
 8005334:	f008 f9c6 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+3), 1);
 8005338:	f107 030c 	add.w	r3, r7, #12
 800533c:	3303      	adds	r3, #3
 800533e:	f107 0008 	add.w	r0, r7, #8
 8005342:	2201      	movs	r2, #1
 8005344:	4619      	mov	r1, r3
 8005346:	f008 f9c5 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 800534a:	f107 0308 	add.w	r3, r7, #8
 800534e:	4618      	mov	r0, r3
 8005350:	f007 faaa 	bl	800c8a8 <atoi>
 8005354:	4603      	mov	r3, r0
 8005356:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND3_CLK ,FndTable[display_value] );
 8005358:	7dfb      	ldrb	r3, [r7, #23]
 800535a:	4aac      	ldr	r2, [pc, #688]	@ (800560c <FndDisplay+0x684>)
 800535c:	5cd3      	ldrb	r3, [r2, r3]
 800535e:	4619      	mov	r1, r3
 8005360:	2004      	movs	r0, #4
 8005362:	f000 fb65 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 8005366:	f107 0308 	add.w	r3, r7, #8
 800536a:	2204      	movs	r2, #4
 800536c:	2100      	movs	r1, #0
 800536e:	4618      	mov	r0, r3
 8005370:	f008 f9a8 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+1), 1);
 8005374:	f107 030c 	add.w	r3, r7, #12
 8005378:	3301      	adds	r3, #1
 800537a:	f107 0008 	add.w	r0, r7, #8
 800537e:	2201      	movs	r2, #1
 8005380:	4619      	mov	r1, r3
 8005382:	f008 f9a7 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005386:	f107 0308 	add.w	r3, r7, #8
 800538a:	4618      	mov	r0, r3
 800538c:	f007 fa8c 	bl	800c8a8 <atoi>
 8005390:	4603      	mov	r3, r0
 8005392:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND2_CLK ,(FndTable[display_value])& FndTable[DOT]);
 8005394:	7dfb      	ldrb	r3, [r7, #23]
 8005396:	4a9d      	ldr	r2, [pc, #628]	@ (800560c <FndDisplay+0x684>)
 8005398:	5cd2      	ldrb	r2, [r2, r3]
 800539a:	4b9c      	ldr	r3, [pc, #624]	@ (800560c <FndDisplay+0x684>)
 800539c:	7a9b      	ldrb	r3, [r3, #10]
 800539e:	4013      	ands	r3, r2
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	4619      	mov	r1, r3
 80053a4:	2002      	movs	r0, #2
 80053a6:	f000 fb43 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 80053aa:	f107 0308 	add.w	r3, r7, #8
 80053ae:	2204      	movs	r2, #4
 80053b0:	2100      	movs	r1, #0
 80053b2:	4618      	mov	r0, r3
 80053b4:	f008 f986 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+0), 1);
 80053b8:	f107 010c 	add.w	r1, r7, #12
 80053bc:	f107 0308 	add.w	r3, r7, #8
 80053c0:	2201      	movs	r2, #1
 80053c2:	4618      	mov	r0, r3
 80053c4:	f008 f986 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 80053c8:	f107 0308 	add.w	r3, r7, #8
 80053cc:	4618      	mov	r0, r3
 80053ce:	f007 fa6b 	bl	800c8a8 <atoi>
 80053d2:	4603      	mov	r3, r0
 80053d4:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND1_CLK ,FndTable[display_value]);
 80053d6:	7dfb      	ldrb	r3, [r7, #23]
 80053d8:	4a8c      	ldr	r2, [pc, #560]	@ (800560c <FndDisplay+0x684>)
 80053da:	5cd3      	ldrb	r3, [r2, r3]
 80053dc:	4619      	mov	r1, r3
 80053de:	2001      	movs	r0, #1
 80053e0:	f000 fb26 	bl	8005a30 <FndShadowOutput>
}
 80053e4:	e175      	b.n	80056d2 <FndDisplay+0x74a>
			memset(dest_buf,0,sizeof(dest_buf));
 80053e6:	f107 0308 	add.w	r3, r7, #8
 80053ea:	2204      	movs	r2, #4
 80053ec:	2100      	movs	r1, #0
 80053ee:	4618      	mov	r0, r3
 80053f0:	f008 f968 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+3), 1);
 80053f4:	f107 030c 	add.w	r3, r7, #12
 80053f8:	3303      	adds	r3, #3
 80053fa:	f107 0008 	add.w	r0, r7, #8
 80053fe:	2201      	movs	r2, #1
 8005400:	4619      	mov	r1, r3
 8005402:	f008 f967 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005406:	f107 0308 	add.w	r3, r7, #8
 800540a:	4618      	mov	r0, r3
 800540c:	f007 fa4c 	bl	800c8a8 <atoi>
 8005410:	4603      	mov	r3, r0
 8005412:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND3_CLK ,FndTable[display_value] );
 8005414:	7dfb      	ldrb	r3, [r7, #23]
 8005416:	4a7d      	ldr	r2, [pc, #500]	@ (800560c <FndDisplay+0x684>)
 8005418:	5cd3      	ldrb	r3, [r2, r3]
 800541a:	4619      	mov	r1, r3
 800541c:	2004      	movs	r0, #4
 800541e:	f000 fb07 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 8005422:	f107 0308 	add.w	r3, r7, #8
 8005426:	2204      	movs	r2, #4
 8005428:	2100      	movs	r1, #0
 800542a:	4618      	mov	r0, r3
 800542c:	f008 f94a 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+2), 1);
 8005430:	f107 030c 	add.w	r3, r7, #12
 8005434:	3302      	adds	r3, #2
 8005436:	f107 0008 	add.w	r0, r7, #8
 800543a:	2201      	movs	r2, #1
 800543c:	4619      	mov	r1, r3
 800543e:	f008 f949 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005442:	f107 0308 	add.w	r3, r7, #8
 8005446:	4618      	mov	r0, r3
 8005448:	f007 fa2e 	bl	800c8a8 <atoi>
 800544c:	4603      	mov	r3, r0
 800544e:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND2_CLK ,(FndTable[display_value]));
 8005450:	7dfb      	ldrb	r3, [r7, #23]
 8005452:	4a6e      	ldr	r2, [pc, #440]	@ (800560c <FndDisplay+0x684>)
 8005454:	5cd3      	ldrb	r3, [r2, r3]
 8005456:	4619      	mov	r1, r3
 8005458:	2002      	movs	r0, #2
 800545a:	f000 fae9 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 800545e:	f107 0308 	add.w	r3, r7, #8
 8005462:	2204      	movs	r2, #4
 8005464:	2100      	movs	r1, #0
 8005466:	4618      	mov	r0, r3
 8005468:	f008 f92c 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+0), 1);
 800546c:	f107 010c 	add.w	r1, r7, #12
 8005470:	f107 0308 	add.w	r3, r7, #8
 8005474:	2201      	movs	r2, #1
 8005476:	4618      	mov	r0, r3
 8005478:	f008 f92c 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 800547c:	f107 0308 	add.w	r3, r7, #8
 8005480:	4618      	mov	r0, r3
 8005482:	f007 fa11 	bl	800c8a8 <atoi>
 8005486:	4603      	mov	r3, r0
 8005488:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND1_CLK ,FndTable[display_value]& FndTable[DOT]);
 800548a:	7dfb      	ldrb	r3, [r7, #23]
 800548c:	4a5f      	ldr	r2, [pc, #380]	@ (800560c <FndDisplay+0x684>)
 800548e:	5cd2      	ldrb	r2, [r2, r3]
 8005490:	4b5e      	ldr	r3, [pc, #376]	@ (800560c <FndDisplay+0x684>)
 8005492:	7a9b      	ldrb	r3, [r3, #10]
 8005494:	4013      	ands	r3, r2
 8005496:	b2db      	uxtb	r3, r3
 8005498:	4619      	mov	r1, r3
 800549a:	2001      	movs	r0, #1
 800549c:	f000 fac8 	bl	8005a30 <FndShadowOutput>
}
 80054a0:	e117      	b.n	80056d2 <FndDisplay+0x74a>
	}else if(digit==10){
 80054a2:	78fb      	ldrb	r3, [r7, #3]
 80054a4:	2b0a      	cmp	r3, #10
 80054a6:	d14f      	bne.n	8005548 <FndDisplay+0x5c0>
		sprintf(source_buf,"%04.1f",output_value);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f7fb f82d 	bl	8000508 <__aeabi_f2d>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	f107 000c 	add.w	r0, r7, #12
 80054b6:	4956      	ldr	r1, [pc, #344]	@ (8005610 <FndDisplay+0x688>)
 80054b8:	f008 f80a 	bl	800d4d0 <siprintf>
		memset(dest_buf,0,sizeof(dest_buf));
 80054bc:	f107 0308 	add.w	r3, r7, #8
 80054c0:	2204      	movs	r2, #4
 80054c2:	2100      	movs	r1, #0
 80054c4:	4618      	mov	r0, r3
 80054c6:	f008 f8fd 	bl	800d6c4 <memset>
		strncpy(dest_buf, (source_buf+1), 1);
 80054ca:	f107 030c 	add.w	r3, r7, #12
 80054ce:	3301      	adds	r3, #1
 80054d0:	f107 0008 	add.w	r0, r7, #8
 80054d4:	2201      	movs	r2, #1
 80054d6:	4619      	mov	r1, r3
 80054d8:	f008 f8fc 	bl	800d6d4 <strncpy>
		display_value=atoi(dest_buf);
 80054dc:	f107 0308 	add.w	r3, r7, #8
 80054e0:	4618      	mov	r0, r3
 80054e2:	f007 f9e1 	bl	800c8a8 <atoi>
 80054e6:	4603      	mov	r3, r0
 80054e8:	75fb      	strb	r3, [r7, #23]
		FndShadowOutput(FND3_CLK ,FndTable[display_value] & FndTable[DOT]);
 80054ea:	7dfb      	ldrb	r3, [r7, #23]
 80054ec:	4a47      	ldr	r2, [pc, #284]	@ (800560c <FndDisplay+0x684>)
 80054ee:	5cd2      	ldrb	r2, [r2, r3]
 80054f0:	4b46      	ldr	r3, [pc, #280]	@ (800560c <FndDisplay+0x684>)
 80054f2:	7a9b      	ldrb	r3, [r3, #10]
 80054f4:	4013      	ands	r3, r2
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	4619      	mov	r1, r3
 80054fa:	2004      	movs	r0, #4
 80054fc:	f000 fa98 	bl	8005a30 <FndShadowOutput>
		memset(dest_buf,0,sizeof(dest_buf));
 8005500:	f107 0308 	add.w	r3, r7, #8
 8005504:	2204      	movs	r2, #4
 8005506:	2100      	movs	r1, #0
 8005508:	4618      	mov	r0, r3
 800550a:	f008 f8db 	bl	800d6c4 <memset>
		strncpy(dest_buf, (source_buf+0), 1);
 800550e:	f107 010c 	add.w	r1, r7, #12
 8005512:	f107 0308 	add.w	r3, r7, #8
 8005516:	2201      	movs	r2, #1
 8005518:	4618      	mov	r0, r3
 800551a:	f008 f8db 	bl	800d6d4 <strncpy>
		display_value=atoi(dest_buf);
 800551e:	f107 0308 	add.w	r3, r7, #8
 8005522:	4618      	mov	r0, r3
 8005524:	f007 f9c0 	bl	800c8a8 <atoi>
 8005528:	4603      	mov	r3, r0
 800552a:	75fb      	strb	r3, [r7, #23]
		FndShadowOutput(FND2_CLK ,(FndTable[display_value]));
 800552c:	7dfb      	ldrb	r3, [r7, #23]
 800552e:	4a37      	ldr	r2, [pc, #220]	@ (800560c <FndDisplay+0x684>)
 8005530:	5cd3      	ldrb	r3, [r2, r3]
 8005532:	4619      	mov	r1, r3
 8005534:	2002      	movs	r0, #2
 8005536:	f000 fa7b 	bl	8005a30 <FndShadowOutput>
		FndShadowOutput(FND1_CLK ,FndTable[0]);
 800553a:	4b34      	ldr	r3, [pc, #208]	@ (800560c <FndDisplay+0x684>)
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	4619      	mov	r1, r3
 8005540:	2001      	movs	r0, #1
 8005542:	f000 fa75 	bl	8005a30 <FndShadowOutput>
}
 8005546:	e0c4      	b.n	80056d2 <FndDisplay+0x74a>
	}else if(digit==100){
 8005548:	78fb      	ldrb	r3, [r7, #3]
 800554a:	2b64      	cmp	r3, #100	@ 0x64
 800554c:	f040 80c1 	bne.w	80056d2 <FndDisplay+0x74a>
		sprintf(source_buf,"%04.1f",output_value);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f7fa ffd9 	bl	8000508 <__aeabi_f2d>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	f107 000c 	add.w	r0, r7, #12
 800555e:	492c      	ldr	r1, [pc, #176]	@ (8005610 <FndDisplay+0x688>)
 8005560:	f007 ffb6 	bl	800d4d0 <siprintf>
		if(output_value <100.0){
 8005564:	492b      	ldr	r1, [pc, #172]	@ (8005614 <FndDisplay+0x68c>)
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f7fb fe1a 	bl	80011a0 <__aeabi_fcmplt>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d052      	beq.n	8005618 <FndDisplay+0x690>
			memset(dest_buf,0,sizeof(dest_buf));
 8005572:	f107 0308 	add.w	r3, r7, #8
 8005576:	2204      	movs	r2, #4
 8005578:	2100      	movs	r1, #0
 800557a:	4618      	mov	r0, r3
 800557c:	f008 f8a2 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+1), 1);
 8005580:	f107 030c 	add.w	r3, r7, #12
 8005584:	3301      	adds	r3, #1
 8005586:	f107 0008 	add.w	r0, r7, #8
 800558a:	2201      	movs	r2, #1
 800558c:	4619      	mov	r1, r3
 800558e:	f008 f8a1 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005592:	f107 0308 	add.w	r3, r7, #8
 8005596:	4618      	mov	r0, r3
 8005598:	f007 f986 	bl	800c8a8 <atoi>
 800559c:	4603      	mov	r3, r0
 800559e:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND3_CLK ,FndTable[display_value] & FndTable[DOT]);
 80055a0:	7dfb      	ldrb	r3, [r7, #23]
 80055a2:	4a1a      	ldr	r2, [pc, #104]	@ (800560c <FndDisplay+0x684>)
 80055a4:	5cd2      	ldrb	r2, [r2, r3]
 80055a6:	4b19      	ldr	r3, [pc, #100]	@ (800560c <FndDisplay+0x684>)
 80055a8:	7a9b      	ldrb	r3, [r3, #10]
 80055aa:	4013      	ands	r3, r2
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	4619      	mov	r1, r3
 80055b0:	2004      	movs	r0, #4
 80055b2:	f000 fa3d 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 80055b6:	f107 0308 	add.w	r3, r7, #8
 80055ba:	2204      	movs	r2, #4
 80055bc:	2100      	movs	r1, #0
 80055be:	4618      	mov	r0, r3
 80055c0:	f008 f880 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+0), 1);
 80055c4:	f107 010c 	add.w	r1, r7, #12
 80055c8:	f107 0308 	add.w	r3, r7, #8
 80055cc:	2201      	movs	r2, #1
 80055ce:	4618      	mov	r0, r3
 80055d0:	f008 f880 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 80055d4:	f107 0308 	add.w	r3, r7, #8
 80055d8:	4618      	mov	r0, r3
 80055da:	f007 f965 	bl	800c8a8 <atoi>
 80055de:	4603      	mov	r3, r0
 80055e0:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND2_CLK ,(FndTable[display_value]));
 80055e2:	7dfb      	ldrb	r3, [r7, #23]
 80055e4:	4a09      	ldr	r2, [pc, #36]	@ (800560c <FndDisplay+0x684>)
 80055e6:	5cd3      	ldrb	r3, [r2, r3]
 80055e8:	4619      	mov	r1, r3
 80055ea:	2002      	movs	r0, #2
 80055ec:	f000 fa20 	bl	8005a30 <FndShadowOutput>
			FndShadowOutput(FND1_CLK ,FndTable[0]);
 80055f0:	4b06      	ldr	r3, [pc, #24]	@ (800560c <FndDisplay+0x684>)
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	4619      	mov	r1, r3
 80055f6:	2001      	movs	r0, #1
 80055f8:	f000 fa1a 	bl	8005a30 <FndShadowOutput>
}
 80055fc:	e069      	b.n	80056d2 <FndDisplay+0x74a>
 80055fe:	bf00      	nop
 8005600:	47ae147b 	.word	0x47ae147b
 8005604:	4023fae1 	.word	0x4023fae1
 8005608:	0800f918 	.word	0x0800f918
 800560c:	2000001c 	.word	0x2000001c
 8005610:	0800f910 	.word	0x0800f910
 8005614:	42c80000 	.word	0x42c80000
			memset(dest_buf,0,sizeof(dest_buf));
 8005618:	f107 0308 	add.w	r3, r7, #8
 800561c:	2204      	movs	r2, #4
 800561e:	2100      	movs	r1, #0
 8005620:	4618      	mov	r0, r3
 8005622:	f008 f84f 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+2), 1);
 8005626:	f107 030c 	add.w	r3, r7, #12
 800562a:	3302      	adds	r3, #2
 800562c:	f107 0008 	add.w	r0, r7, #8
 8005630:	2201      	movs	r2, #1
 8005632:	4619      	mov	r1, r3
 8005634:	f008 f84e 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 8005638:	f107 0308 	add.w	r3, r7, #8
 800563c:	4618      	mov	r0, r3
 800563e:	f007 f933 	bl	800c8a8 <atoi>
 8005642:	4603      	mov	r3, r0
 8005644:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND3_CLK ,FndTable[display_value] & FndTable[DOT]);
 8005646:	7dfb      	ldrb	r3, [r7, #23]
 8005648:	4a24      	ldr	r2, [pc, #144]	@ (80056dc <FndDisplay+0x754>)
 800564a:	5cd2      	ldrb	r2, [r2, r3]
 800564c:	4b23      	ldr	r3, [pc, #140]	@ (80056dc <FndDisplay+0x754>)
 800564e:	7a9b      	ldrb	r3, [r3, #10]
 8005650:	4013      	ands	r3, r2
 8005652:	b2db      	uxtb	r3, r3
 8005654:	4619      	mov	r1, r3
 8005656:	2004      	movs	r0, #4
 8005658:	f000 f9ea 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 800565c:	f107 0308 	add.w	r3, r7, #8
 8005660:	2204      	movs	r2, #4
 8005662:	2100      	movs	r1, #0
 8005664:	4618      	mov	r0, r3
 8005666:	f008 f82d 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+1), 1);
 800566a:	f107 030c 	add.w	r3, r7, #12
 800566e:	3301      	adds	r3, #1
 8005670:	f107 0008 	add.w	r0, r7, #8
 8005674:	2201      	movs	r2, #1
 8005676:	4619      	mov	r1, r3
 8005678:	f008 f82c 	bl	800d6d4 <strncpy>
			display_value = atoi(dest_buf);
 800567c:	f107 0308 	add.w	r3, r7, #8
 8005680:	4618      	mov	r0, r3
 8005682:	f007 f911 	bl	800c8a8 <atoi>
 8005686:	4603      	mov	r3, r0
 8005688:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND2_CLK ,(FndTable[display_value]));
 800568a:	7dfb      	ldrb	r3, [r7, #23]
 800568c:	4a13      	ldr	r2, [pc, #76]	@ (80056dc <FndDisplay+0x754>)
 800568e:	5cd3      	ldrb	r3, [r2, r3]
 8005690:	4619      	mov	r1, r3
 8005692:	2002      	movs	r0, #2
 8005694:	f000 f9cc 	bl	8005a30 <FndShadowOutput>
			memset(dest_buf,0,sizeof(dest_buf));
 8005698:	f107 0308 	add.w	r3, r7, #8
 800569c:	2204      	movs	r2, #4
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f008 f80f 	bl	800d6c4 <memset>
			strncpy(dest_buf, (source_buf+0), 1);
 80056a6:	f107 010c 	add.w	r1, r7, #12
 80056aa:	f107 0308 	add.w	r3, r7, #8
 80056ae:	2201      	movs	r2, #1
 80056b0:	4618      	mov	r0, r3
 80056b2:	f008 f80f 	bl	800d6d4 <strncpy>
			display_value=atoi(dest_buf);
 80056b6:	f107 0308 	add.w	r3, r7, #8
 80056ba:	4618      	mov	r0, r3
 80056bc:	f007 f8f4 	bl	800c8a8 <atoi>
 80056c0:	4603      	mov	r3, r0
 80056c2:	75fb      	strb	r3, [r7, #23]
			FndShadowOutput(FND1_CLK ,(FndTable[display_value]));
 80056c4:	7dfb      	ldrb	r3, [r7, #23]
 80056c6:	4a05      	ldr	r2, [pc, #20]	@ (80056dc <FndDisplay+0x754>)
 80056c8:	5cd3      	ldrb	r3, [r2, r3]
 80056ca:	4619      	mov	r1, r3
 80056cc:	2001      	movs	r0, #1
 80056ce:	f000 f9af 	bl	8005a30 <FndShadowOutput>
}
 80056d2:	bf00      	nop
 80056d4:	3718      	adds	r7, #24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	2000001c 	.word	0x2000001c

080056e0 <FndDisplayString>:
  * @brief FndDisplayString
  * @param uint8_t *str
  * @retval	 None
  */
void FndDisplayString(uint8_t strValue)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	71fb      	strb	r3, [r7, #7]
	FndAllOff();
 80056ea:	f000 fa03 	bl	8005af4 <FndAllOff>
	switch (strValue)
 80056ee:	79fb      	ldrb	r3, [r7, #7]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00e      	beq.n	8005712 <FndDisplayString+0x32>
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d119      	bne.n	800572c <FndDisplayString+0x4c>
	{
	case EDIT:
		FndShadowOutput(FND1_CLK ,0x84); //e
 80056f8:	2184      	movs	r1, #132	@ 0x84
 80056fa:	2001      	movs	r0, #1
 80056fc:	f000 f998 	bl	8005a30 <FndShadowOutput>
		FndShadowOutput(FND2_CLK ,0xa1); //d
 8005700:	21a1      	movs	r1, #161	@ 0xa1
 8005702:	2002      	movs	r0, #2
 8005704:	f000 f994 	bl	8005a30 <FndShadowOutput>
		FndShadowOutput(FND3_CLK ,0x87); //t
 8005708:	2187      	movs	r1, #135	@ 0x87
 800570a:	2004      	movs	r0, #4
 800570c:	f000 f990 	bl	8005a30 <FndShadowOutput>

		break;
 8005710:	e00d      	b.n	800572e <FndDisplayString+0x4e>
	case RUN:
		FndShadowOutput(FND1_CLK ,0x88); //r
 8005712:	2188      	movs	r1, #136	@ 0x88
 8005714:	2001      	movs	r0, #1
 8005716:	f000 f98b 	bl	8005a30 <FndShadowOutput>
		FndShadowOutput(FND2_CLK ,0xc1); //u
 800571a:	21c1      	movs	r1, #193	@ 0xc1
 800571c:	2002      	movs	r0, #2
 800571e:	f000 f987 	bl	8005a30 <FndShadowOutput>
		FndShadowOutput(FND3_CLK ,0xc8); //n
 8005722:	21c8      	movs	r1, #200	@ 0xc8
 8005724:	2004      	movs	r0, #4
 8005726:	f000 f983 	bl	8005a30 <FndShadowOutput>

		break;
 800572a:	e000      	b.n	800572e <FndDisplayString+0x4e>

	default:
		break;
 800572c:	bf00      	nop

	}
}
 800572e:	bf00      	nop
 8005730:	3708      	adds	r7, #8
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
	...

08005738 <FndDispalyParameter>:
/**
  * @brief FndDispalyParameter
  * @param uint8_t Parameter
  * @retval	 None
  */
void FndDispalyParameter(uint8_t Parameter){
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	4603      	mov	r3, r0
 8005740:	71fb      	strb	r3, [r7, #7]
	FndAllOff();
 8005742:	f000 f9d7 	bl	8005af4 <FndAllOff>
	switch(Parameter){
 8005746:	79fb      	ldrb	r3, [r7, #7]
 8005748:	3b01      	subs	r3, #1
 800574a:	2b0f      	cmp	r3, #15
 800574c:	f200 8134 	bhi.w	80059b8 <FndDispalyParameter+0x280>
 8005750:	a201      	add	r2, pc, #4	@ (adr r2, 8005758 <FndDispalyParameter+0x20>)
 8005752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005756:	bf00      	nop
 8005758:	08005799 	.word	0x08005799
 800575c:	080057bb 	.word	0x080057bb
 8005760:	080057dd 	.word	0x080057dd
 8005764:	080057ff 	.word	0x080057ff
 8005768:	08005821 	.word	0x08005821
 800576c:	08005843 	.word	0x08005843
 8005770:	08005865 	.word	0x08005865
 8005774:	08005887 	.word	0x08005887
 8005778:	080058a9 	.word	0x080058a9
 800577c:	080058cb 	.word	0x080058cb
 8005780:	080058ed 	.word	0x080058ed
 8005784:	0800590f 	.word	0x0800590f
 8005788:	08005931 	.word	0x08005931
 800578c:	08005953 	.word	0x08005953
 8005790:	08005975 	.word	0x08005975
 8005794:	08005997 	.word	0x08005997
		case 1: //POS
			// *10 ����
			FndOutput(FND1_CLK ,0x8C); //P
 8005798:	218c      	movs	r1, #140	@ 0x8c
 800579a:	2001      	movs	r0, #1
 800579c:	f000 f98a 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 80057a0:	4b88      	ldr	r3, [pc, #544]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	4619      	mov	r1, r3
 80057a6:	2002      	movs	r0, #2
 80057a8:	f000 f984 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[1]);
 80057ac:	4b85      	ldr	r3, [pc, #532]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80057ae:	785b      	ldrb	r3, [r3, #1]
 80057b0:	4619      	mov	r1, r3
 80057b2:	2004      	movs	r0, #4
 80057b4:	f000 f97e 	bl	8005ab4 <FndOutput>
			break;
 80057b8:	e0ff      	b.n	80059ba <FndDispalyParameter+0x282>
		case 2 ://�˶�üũ ����
			FndOutput(FND1_CLK ,0x8C);
 80057ba:	218c      	movs	r1, #140	@ 0x8c
 80057bc:	2001      	movs	r0, #1
 80057be:	f000 f979 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 80057c2:	4b80      	ldr	r3, [pc, #512]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	4619      	mov	r1, r3
 80057c8:	2002      	movs	r0, #2
 80057ca:	f000 f973 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[2]);
 80057ce:	4b7d      	ldr	r3, [pc, #500]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80057d0:	789b      	ldrb	r3, [r3, #2]
 80057d2:	4619      	mov	r1, r3
 80057d4:	2004      	movs	r0, #4
 80057d6:	f000 f96d 	bl	8005ab4 <FndOutput>
			break;
 80057da:	e0ee      	b.n	80059ba <FndDispalyParameter+0x282>
		case 3 ://P
			FndOutput(FND1_CLK ,0x8C);
 80057dc:	218c      	movs	r1, #140	@ 0x8c
 80057de:	2001      	movs	r0, #1
 80057e0:	f000 f968 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 80057e4:	4b77      	ldr	r3, [pc, #476]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	4619      	mov	r1, r3
 80057ea:	2002      	movs	r0, #2
 80057ec:	f000 f962 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[3]);
 80057f0:	4b74      	ldr	r3, [pc, #464]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80057f2:	78db      	ldrb	r3, [r3, #3]
 80057f4:	4619      	mov	r1, r3
 80057f6:	2004      	movs	r0, #4
 80057f8:	f000 f95c 	bl	8005ab4 <FndOutput>
			break;
 80057fc:	e0dd      	b.n	80059ba <FndDispalyParameter+0x282>
		case 4 ://I
			FndOutput(FND1_CLK ,0x8C);
 80057fe:	218c      	movs	r1, #140	@ 0x8c
 8005800:	2001      	movs	r0, #1
 8005802:	f000 f957 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 8005806:	4b6f      	ldr	r3, [pc, #444]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	4619      	mov	r1, r3
 800580c:	2002      	movs	r0, #2
 800580e:	f000 f951 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[4]);
 8005812:	4b6c      	ldr	r3, [pc, #432]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005814:	791b      	ldrb	r3, [r3, #4]
 8005816:	4619      	mov	r1, r3
 8005818:	2004      	movs	r0, #4
 800581a:	f000 f94b 	bl	8005ab4 <FndOutput>
			break;
 800581e:	e0cc      	b.n	80059ba <FndDispalyParameter+0x282>
		case 5: //D
			FndOutput(FND1_CLK ,0x8C);
 8005820:	218c      	movs	r1, #140	@ 0x8c
 8005822:	2001      	movs	r0, #1
 8005824:	f000 f946 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 8005828:	4b66      	ldr	r3, [pc, #408]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	4619      	mov	r1, r3
 800582e:	2002      	movs	r0, #2
 8005830:	f000 f940 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[5]);
 8005834:	4b63      	ldr	r3, [pc, #396]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005836:	795b      	ldrb	r3, [r3, #5]
 8005838:	4619      	mov	r1, r3
 800583a:	2004      	movs	r0, #4
 800583c:	f000 f93a 	bl	8005ab4 <FndOutput>
			break;
 8005840:	e0bb      	b.n	80059ba <FndDispalyParameter+0x282>
		case 6: //Max
			FndOutput(FND1_CLK ,0x8C);
 8005842:	218c      	movs	r1, #140	@ 0x8c
 8005844:	2001      	movs	r0, #1
 8005846:	f000 f935 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 800584a:	4b5e      	ldr	r3, [pc, #376]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	4619      	mov	r1, r3
 8005850:	2002      	movs	r0, #2
 8005852:	f000 f92f 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[6]);
 8005856:	4b5b      	ldr	r3, [pc, #364]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005858:	799b      	ldrb	r3, [r3, #6]
 800585a:	4619      	mov	r1, r3
 800585c:	2004      	movs	r0, #4
 800585e:	f000 f929 	bl	8005ab4 <FndOutput>
			break;
 8005862:	e0aa      	b.n	80059ba <FndDispalyParameter+0x282>
		case 7: //Min
			FndOutput(FND1_CLK ,0x8C);
 8005864:	218c      	movs	r1, #140	@ 0x8c
 8005866:	2001      	movs	r0, #1
 8005868:	f000 f924 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 800586c:	4b55      	ldr	r3, [pc, #340]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	4619      	mov	r1, r3
 8005872:	2002      	movs	r0, #2
 8005874:	f000 f91e 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[7]);
 8005878:	4b52      	ldr	r3, [pc, #328]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800587a:	79db      	ldrb	r3, [r3, #7]
 800587c:	4619      	mov	r1, r3
 800587e:	2004      	movs	r0, #4
 8005880:	f000 f918 	bl	8005ab4 <FndOutput>
			break;
 8005884:	e099      	b.n	80059ba <FndDispalyParameter+0x282>
		case 8: //Control Mode
			FndOutput(FND1_CLK ,0x8C);
 8005886:	218c      	movs	r1, #140	@ 0x8c
 8005888:	2001      	movs	r0, #1
 800588a:	f000 f913 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 800588e:	4b4d      	ldr	r3, [pc, #308]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	4619      	mov	r1, r3
 8005894:	2002      	movs	r0, #2
 8005896:	f000 f90d 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[8]);
 800589a:	4b4a      	ldr	r3, [pc, #296]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800589c:	7a1b      	ldrb	r3, [r3, #8]
 800589e:	4619      	mov	r1, r3
 80058a0:	2004      	movs	r0, #4
 80058a2:	f000 f907 	bl	8005ab4 <FndOutput>
			break;
 80058a6:	e088      	b.n	80059ba <FndDispalyParameter+0x282>
		case 9: //Display Mode
			FndOutput(FND1_CLK ,0x8C);
 80058a8:	218c      	movs	r1, #140	@ 0x8c
 80058aa:	2001      	movs	r0, #1
 80058ac:	f000 f902 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[0]);
 80058b0:	4b44      	ldr	r3, [pc, #272]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	4619      	mov	r1, r3
 80058b6:	2002      	movs	r0, #2
 80058b8:	f000 f8fc 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[9]);
 80058bc:	4b41      	ldr	r3, [pc, #260]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80058be:	7a5b      	ldrb	r3, [r3, #9]
 80058c0:	4619      	mov	r1, r3
 80058c2:	2004      	movs	r0, #4
 80058c4:	f000 f8f6 	bl	8005ab4 <FndOutput>
			break;
 80058c8:	e077      	b.n	80059ba <FndDispalyParameter+0x282>
		case 10: //Multi Tension
			FndOutput(FND1_CLK ,0x8C);
 80058ca:	218c      	movs	r1, #140	@ 0x8c
 80058cc:	2001      	movs	r0, #1
 80058ce:	f000 f8f1 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[1]);
 80058d2:	4b3c      	ldr	r3, [pc, #240]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80058d4:	785b      	ldrb	r3, [r3, #1]
 80058d6:	4619      	mov	r1, r3
 80058d8:	2002      	movs	r0, #2
 80058da:	f000 f8eb 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[0]);
 80058de:	4b39      	ldr	r3, [pc, #228]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	4619      	mov	r1, r3
 80058e4:	2004      	movs	r0, #4
 80058e6:	f000 f8e5 	bl	8005ab4 <FndOutput>
			break;
 80058ea:	e066      	b.n	80059ba <FndDispalyParameter+0x282>
		case 11: //Load Cell
			FndOutput(FND1_CLK ,0x8C);
 80058ec:	218c      	movs	r1, #140	@ 0x8c
 80058ee:	2001      	movs	r0, #1
 80058f0:	f000 f8e0 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[1]);
 80058f4:	4b33      	ldr	r3, [pc, #204]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80058f6:	785b      	ldrb	r3, [r3, #1]
 80058f8:	4619      	mov	r1, r3
 80058fa:	2002      	movs	r0, #2
 80058fc:	f000 f8da 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[1]);
 8005900:	4b30      	ldr	r3, [pc, #192]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005902:	785b      	ldrb	r3, [r3, #1]
 8005904:	4619      	mov	r1, r3
 8005906:	2004      	movs	r0, #4
 8005908:	f000 f8d4 	bl	8005ab4 <FndOutput>
			break;
 800590c:	e055      	b.n	80059ba <FndDispalyParameter+0x282>
		case 12: //Gain
			FndOutput(FND1_CLK ,0x8C);
 800590e:	218c      	movs	r1, #140	@ 0x8c
 8005910:	2001      	movs	r0, #1
 8005912:	f000 f8cf 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[1]);
 8005916:	4b2b      	ldr	r3, [pc, #172]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005918:	785b      	ldrb	r3, [r3, #1]
 800591a:	4619      	mov	r1, r3
 800591c:	2002      	movs	r0, #2
 800591e:	f000 f8c9 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[2]);
 8005922:	4b28      	ldr	r3, [pc, #160]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005924:	789b      	ldrb	r3, [r3, #2]
 8005926:	4619      	mov	r1, r3
 8005928:	2004      	movs	r0, #4
 800592a:	f000 f8c3 	bl	8005ab4 <FndOutput>
			break;
 800592e:	e044      	b.n	80059ba <FndDispalyParameter+0x282>
		case 13:
			FndOutput(FND1_CLK ,0x8C);
 8005930:	218c      	movs	r1, #140	@ 0x8c
 8005932:	2001      	movs	r0, #1
 8005934:	f000 f8be 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[1]);
 8005938:	4b22      	ldr	r3, [pc, #136]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800593a:	785b      	ldrb	r3, [r3, #1]
 800593c:	4619      	mov	r1, r3
 800593e:	2002      	movs	r0, #2
 8005940:	f000 f8b8 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[3]);
 8005944:	4b1f      	ldr	r3, [pc, #124]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005946:	78db      	ldrb	r3, [r3, #3]
 8005948:	4619      	mov	r1, r3
 800594a:	2004      	movs	r0, #4
 800594c:	f000 f8b2 	bl	8005ab4 <FndOutput>
			break;
 8005950:	e033      	b.n	80059ba <FndDispalyParameter+0x282>
		case 14:
			FndOutput(FND1_CLK ,0x8C);
 8005952:	218c      	movs	r1, #140	@ 0x8c
 8005954:	2001      	movs	r0, #1
 8005956:	f000 f8ad 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[1]);
 800595a:	4b1a      	ldr	r3, [pc, #104]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800595c:	785b      	ldrb	r3, [r3, #1]
 800595e:	4619      	mov	r1, r3
 8005960:	2002      	movs	r0, #2
 8005962:	f000 f8a7 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[4]);
 8005966:	4b17      	ldr	r3, [pc, #92]	@ (80059c4 <FndDispalyParameter+0x28c>)
 8005968:	791b      	ldrb	r3, [r3, #4]
 800596a:	4619      	mov	r1, r3
 800596c:	2004      	movs	r0, #4
 800596e:	f000 f8a1 	bl	8005ab4 <FndOutput>
			break;
 8005972:	e022      	b.n	80059ba <FndDispalyParameter+0x282>
		case 15:
			FndOutput(FND1_CLK ,0x8C);
 8005974:	218c      	movs	r1, #140	@ 0x8c
 8005976:	2001      	movs	r0, #1
 8005978:	f000 f89c 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[1]);
 800597c:	4b11      	ldr	r3, [pc, #68]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800597e:	785b      	ldrb	r3, [r3, #1]
 8005980:	4619      	mov	r1, r3
 8005982:	2002      	movs	r0, #2
 8005984:	f000 f896 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[5]);
 8005988:	4b0e      	ldr	r3, [pc, #56]	@ (80059c4 <FndDispalyParameter+0x28c>)
 800598a:	795b      	ldrb	r3, [r3, #5]
 800598c:	4619      	mov	r1, r3
 800598e:	2004      	movs	r0, #4
 8005990:	f000 f890 	bl	8005ab4 <FndOutput>
			break;
 8005994:	e011      	b.n	80059ba <FndDispalyParameter+0x282>
		case 16:
			FndOutput(FND1_CLK ,0x8C);
 8005996:	218c      	movs	r1, #140	@ 0x8c
 8005998:	2001      	movs	r0, #1
 800599a:	f000 f88b 	bl	8005ab4 <FndOutput>
			FndOutput(FND2_CLK ,FndTable[1]);
 800599e:	4b09      	ldr	r3, [pc, #36]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80059a0:	785b      	ldrb	r3, [r3, #1]
 80059a2:	4619      	mov	r1, r3
 80059a4:	2002      	movs	r0, #2
 80059a6:	f000 f885 	bl	8005ab4 <FndOutput>
			FndOutput(FND3_CLK ,FndTable[6]);
 80059aa:	4b06      	ldr	r3, [pc, #24]	@ (80059c4 <FndDispalyParameter+0x28c>)
 80059ac:	799b      	ldrb	r3, [r3, #6]
 80059ae:	4619      	mov	r1, r3
 80059b0:	2004      	movs	r0, #4
 80059b2:	f000 f87f 	bl	8005ab4 <FndOutput>
			break;
 80059b6:	e000      	b.n	80059ba <FndDispalyParameter+0x282>
		default:
			break;
 80059b8:	bf00      	nop
	}

}
 80059ba:	bf00      	nop
 80059bc:	3708      	adds	r7, #8
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	2000001c 	.word	0x2000001c

080059c8 <FndIncrementBar>:

void FndIncrementBar(uint8_t fndPos){
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	4603      	mov	r3, r0
 80059d0:	71fb      	strb	r3, [r7, #7]
	if(fndPos == 1){
 80059d2:	79fb      	ldrb	r3, [r7, #7]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d10a      	bne.n	80059ee <FndIncrementBar+0x26>
		FndOutput(FND3_CLK ,FndTable[BAR] & FndTable[DOT]);
 80059d8:	4b14      	ldr	r3, [pc, #80]	@ (8005a2c <FndIncrementBar+0x64>)
 80059da:	7ada      	ldrb	r2, [r3, #11]
 80059dc:	4b13      	ldr	r3, [pc, #76]	@ (8005a2c <FndIncrementBar+0x64>)
 80059de:	7a9b      	ldrb	r3, [r3, #10]
 80059e0:	4013      	ands	r3, r2
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	4619      	mov	r1, r3
 80059e6:	2004      	movs	r0, #4
 80059e8:	f000 f864 	bl	8005ab4 <FndOutput>
	}else if(fndPos == 2){
		FndOutput(FND2_CLK ,FndTable[BAR] & FndTable[DOT]);
	}else if(fndPos == 3){
		FndOutput(FND1_CLK ,FndTable[BAR] & FndTable[DOT]);
	}
}
 80059ec:	e01a      	b.n	8005a24 <FndIncrementBar+0x5c>
	}else if(fndPos == 2){
 80059ee:	79fb      	ldrb	r3, [r7, #7]
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d10a      	bne.n	8005a0a <FndIncrementBar+0x42>
		FndOutput(FND2_CLK ,FndTable[BAR] & FndTable[DOT]);
 80059f4:	4b0d      	ldr	r3, [pc, #52]	@ (8005a2c <FndIncrementBar+0x64>)
 80059f6:	7ada      	ldrb	r2, [r3, #11]
 80059f8:	4b0c      	ldr	r3, [pc, #48]	@ (8005a2c <FndIncrementBar+0x64>)
 80059fa:	7a9b      	ldrb	r3, [r3, #10]
 80059fc:	4013      	ands	r3, r2
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	4619      	mov	r1, r3
 8005a02:	2002      	movs	r0, #2
 8005a04:	f000 f856 	bl	8005ab4 <FndOutput>
}
 8005a08:	e00c      	b.n	8005a24 <FndIncrementBar+0x5c>
	}else if(fndPos == 3){
 8005a0a:	79fb      	ldrb	r3, [r7, #7]
 8005a0c:	2b03      	cmp	r3, #3
 8005a0e:	d109      	bne.n	8005a24 <FndIncrementBar+0x5c>
		FndOutput(FND1_CLK ,FndTable[BAR] & FndTable[DOT]);
 8005a10:	4b06      	ldr	r3, [pc, #24]	@ (8005a2c <FndIncrementBar+0x64>)
 8005a12:	7ada      	ldrb	r2, [r3, #11]
 8005a14:	4b05      	ldr	r3, [pc, #20]	@ (8005a2c <FndIncrementBar+0x64>)
 8005a16:	7a9b      	ldrb	r3, [r3, #10]
 8005a18:	4013      	ands	r3, r2
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	2001      	movs	r0, #1
 8005a20:	f000 f848 	bl	8005ab4 <FndOutput>
}
 8005a24:	bf00      	nop
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	2000001c 	.word	0x2000001c

08005a30 <FndShadowOutput>:
  * @brief FndOutput
  * @param uint8_t fnd_pos ,uint8_t fnd_vlaue
  * @retval	 None
  */
void FndShadowOutput(uint8_t fndPos ,uint8_t fndVlaue)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	4603      	mov	r3, r0
 8005a38:	460a      	mov	r2, r1
 8005a3a:	71fb      	strb	r3, [r7, #7]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	71bb      	strb	r3, [r7, #6]
	if(fndPos == FND1_CLK) ShadowFnd1=fndVlaue;
 8005a40:	79fb      	ldrb	r3, [r7, #7]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d103      	bne.n	8005a4e <FndShadowOutput+0x1e>
 8005a46:	4a15      	ldr	r2, [pc, #84]	@ (8005a9c <FndShadowOutput+0x6c>)
 8005a48:	79bb      	ldrb	r3, [r7, #6]
 8005a4a:	7013      	strb	r3, [r2, #0]
 8005a4c:	e010      	b.n	8005a70 <FndShadowOutput+0x40>
	else if(fndPos == FND2_CLK)ShadowFnd2=fndVlaue;
 8005a4e:	79fb      	ldrb	r3, [r7, #7]
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d103      	bne.n	8005a5c <FndShadowOutput+0x2c>
 8005a54:	4a12      	ldr	r2, [pc, #72]	@ (8005aa0 <FndShadowOutput+0x70>)
 8005a56:	79bb      	ldrb	r3, [r7, #6]
 8005a58:	7013      	strb	r3, [r2, #0]
 8005a5a:	e009      	b.n	8005a70 <FndShadowOutput+0x40>
	else if(fndPos == FND3_CLK) ShadowFnd3=fndVlaue;
 8005a5c:	79fb      	ldrb	r3, [r7, #7]
 8005a5e:	2b04      	cmp	r3, #4
 8005a60:	d103      	bne.n	8005a6a <FndShadowOutput+0x3a>
 8005a62:	4a10      	ldr	r2, [pc, #64]	@ (8005aa4 <FndShadowOutput+0x74>)
 8005a64:	79bb      	ldrb	r3, [r7, #6]
 8005a66:	7013      	strb	r3, [r2, #0]
 8005a68:	e002      	b.n	8005a70 <FndShadowOutput+0x40>
	else ShadowLed =fndVlaue;
 8005a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8005aa8 <FndShadowOutput+0x78>)
 8005a6c:	79bb      	ldrb	r3, [r7, #6]
 8005a6e:	7013      	strb	r3, [r2, #0]
	Delay_ms(2);
 8005a70:	2002      	movs	r0, #2
 8005a72:	f7ff fa73 	bl	8004f5c <Delay_ms>
	GPIOD->ODR  = (uint32_t)fndVlaue;  	//Fnd Display Value
 8005a76:	4a0d      	ldr	r2, [pc, #52]	@ (8005aac <FndShadowOutput+0x7c>)
 8005a78:	79bb      	ldrb	r3, [r7, #6]
 8005a7a:	60d3      	str	r3, [r2, #12]
	Delay_ms(2);
 8005a7c:	2002      	movs	r0, #2
 8005a7e:	f7ff fa6d 	bl	8004f5c <Delay_ms>
	GPIOE->BSRR = (uint32_t)fndPos;		//Fnd Contrl Signal
 8005a82:	4a0b      	ldr	r2, [pc, #44]	@ (8005ab0 <FndShadowOutput+0x80>)
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	6113      	str	r3, [r2, #16]
	Delay_ms(2);
 8005a88:	2002      	movs	r0, #2
 8005a8a:	f7ff fa67 	bl	8004f5c <Delay_ms>
	GPIOE->BRR = (uint32_t)fndPos;
 8005a8e:	4a08      	ldr	r2, [pc, #32]	@ (8005ab0 <FndShadowOutput+0x80>)
 8005a90:	79fb      	ldrb	r3, [r7, #7]
 8005a92:	6153      	str	r3, [r2, #20]
}
 8005a94:	bf00      	nop
 8005a96:	3708      	adds	r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	200005fa 	.word	0x200005fa
 8005aa0:	200005fb 	.word	0x200005fb
 8005aa4:	200005fc 	.word	0x200005fc
 8005aa8:	200005fd 	.word	0x200005fd
 8005aac:	40011400 	.word	0x40011400
 8005ab0:	40011800 	.word	0x40011800

08005ab4 <FndOutput>:

void FndOutput(uint8_t fndPos ,uint8_t fndVlaue)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b082      	sub	sp, #8
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	4603      	mov	r3, r0
 8005abc:	460a      	mov	r2, r1
 8005abe:	71fb      	strb	r3, [r7, #7]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	71bb      	strb	r3, [r7, #6]
	GPIOD->ODR  = (uint32_t)fndVlaue;  	//Fnd Display Value
 8005ac4:	4a09      	ldr	r2, [pc, #36]	@ (8005aec <FndOutput+0x38>)
 8005ac6:	79bb      	ldrb	r3, [r7, #6]
 8005ac8:	60d3      	str	r3, [r2, #12]
	Delay_ms(2);
 8005aca:	2002      	movs	r0, #2
 8005acc:	f7ff fa46 	bl	8004f5c <Delay_ms>
	GPIOE->BSRR = (uint32_t)fndPos;		//Fnd Contrl Signal
 8005ad0:	4a07      	ldr	r2, [pc, #28]	@ (8005af0 <FndOutput+0x3c>)
 8005ad2:	79fb      	ldrb	r3, [r7, #7]
 8005ad4:	6113      	str	r3, [r2, #16]
	Delay_ms(2);
 8005ad6:	2002      	movs	r0, #2
 8005ad8:	f7ff fa40 	bl	8004f5c <Delay_ms>
	GPIOE->BRR = (uint32_t)fndPos;
 8005adc:	4a04      	ldr	r2, [pc, #16]	@ (8005af0 <FndOutput+0x3c>)
 8005ade:	79fb      	ldrb	r3, [r7, #7]
 8005ae0:	6153      	str	r3, [r2, #20]
}
 8005ae2:	bf00      	nop
 8005ae4:	3708      	adds	r7, #8
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	40011400 	.word	0x40011400
 8005af0:	40011800 	.word	0x40011800

08005af4 <FndAllOff>:

void FndAllOff(void)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	af00      	add	r7, sp, #0
	FndOutput(FND1_CLK ,0xFF);
 8005af8:	21ff      	movs	r1, #255	@ 0xff
 8005afa:	2001      	movs	r0, #1
 8005afc:	f7ff ffda 	bl	8005ab4 <FndOutput>
	FndOutput(FND2_CLK ,0xFF);
 8005b00:	21ff      	movs	r1, #255	@ 0xff
 8005b02:	2002      	movs	r0, #2
 8005b04:	f7ff ffd6 	bl	8005ab4 <FndOutput>
	FndOutput(FND3_CLK ,0xFF);
 8005b08:	21ff      	movs	r1, #255	@ 0xff
 8005b0a:	2004      	movs	r0, #4
 8005b0c:	f7ff ffd2 	bl	8005ab4 <FndOutput>
	ShadowFnd1=0xFF;
 8005b10:	4b06      	ldr	r3, [pc, #24]	@ (8005b2c <FndAllOff+0x38>)
 8005b12:	22ff      	movs	r2, #255	@ 0xff
 8005b14:	701a      	strb	r2, [r3, #0]
	ShadowFnd2=0xFF;
 8005b16:	4b06      	ldr	r3, [pc, #24]	@ (8005b30 <FndAllOff+0x3c>)
 8005b18:	22ff      	movs	r2, #255	@ 0xff
 8005b1a:	701a      	strb	r2, [r3, #0]
	ShadowFnd3=0xFF;
 8005b1c:	4b05      	ldr	r3, [pc, #20]	@ (8005b34 <FndAllOff+0x40>)
 8005b1e:	22ff      	movs	r2, #255	@ 0xff
 8005b20:	701a      	strb	r2, [r3, #0]
	FndDisplayShadow();
 8005b22:	f000 f809 	bl	8005b38 <FndDisplayShadow>
}
 8005b26:	bf00      	nop
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	200005fa 	.word	0x200005fa
 8005b30:	200005fb 	.word	0x200005fb
 8005b34:	200005fc 	.word	0x200005fc

08005b38 <FndDisplayShadow>:
	ShadowFnd3=0x00;
	FndDisplayShadow();
}

void FndDisplayShadow(void)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	af00      	add	r7, sp, #0
	FndShadowOutput(FND1_CLK ,ShadowFnd1);
 8005b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8005b78 <FndDisplayShadow+0x40>)
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	4619      	mov	r1, r3
 8005b44:	2001      	movs	r0, #1
 8005b46:	f7ff ff73 	bl	8005a30 <FndShadowOutput>
	FndShadowOutput(FND2_CLK ,ShadowFnd2);
 8005b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b7c <FndDisplayShadow+0x44>)
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	4619      	mov	r1, r3
 8005b52:	2002      	movs	r0, #2
 8005b54:	f7ff ff6c 	bl	8005a30 <FndShadowOutput>
	FndShadowOutput(FND3_CLK ,ShadowFnd3);
 8005b58:	4b09      	ldr	r3, [pc, #36]	@ (8005b80 <FndDisplayShadow+0x48>)
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	4619      	mov	r1, r3
 8005b60:	2004      	movs	r0, #4
 8005b62:	f7ff ff65 	bl	8005a30 <FndShadowOutput>
	FndShadowOutput(LED_CLK ,ShadowLed);
 8005b66:	4b07      	ldr	r3, [pc, #28]	@ (8005b84 <FndDisplayShadow+0x4c>)
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	2008      	movs	r0, #8
 8005b70:	f7ff ff5e 	bl	8005a30 <FndShadowOutput>
}
 8005b74:	bf00      	nop
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	200005fa 	.word	0x200005fa
 8005b7c:	200005fb 	.word	0x200005fb
 8005b80:	200005fc 	.word	0x200005fc
 8005b84:	200005fd 	.word	0x200005fd

08005b88 <FndFlicker>:
  * @brief FndFlicker
  * @param uint8_t onOff
  * @retval	 None
  */
void FndFlicker(uint8_t onOff)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	4603      	mov	r3, r0
 8005b90:	71fb      	strb	r3, [r7, #7]
static uint8_t status=OFF;

	if(onOff == ON){
 8005b92:	79fb      	ldrb	r3, [r7, #7]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d10f      	bne.n	8005bb8 <FndFlicker+0x30>
		if(status==ON){
 8005b98:	4b0c      	ldr	r3, [pc, #48]	@ (8005bcc <FndFlicker+0x44>)
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d105      	bne.n	8005bac <FndFlicker+0x24>
			FndDisplayShadow();
 8005ba0:	f7ff ffca 	bl	8005b38 <FndDisplayShadow>
			status=OFF;
 8005ba4:	4b09      	ldr	r3, [pc, #36]	@ (8005bcc <FndFlicker+0x44>)
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	701a      	strb	r2, [r3, #0]
		}
	}else{
		status=ON;
		FndDisplayShadow();
	}
}
 8005baa:	e00a      	b.n	8005bc2 <FndFlicker+0x3a>
			FndAllOff();
 8005bac:	f7ff ffa2 	bl	8005af4 <FndAllOff>
			status=ON;
 8005bb0:	4b06      	ldr	r3, [pc, #24]	@ (8005bcc <FndFlicker+0x44>)
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	701a      	strb	r2, [r3, #0]
}
 8005bb6:	e004      	b.n	8005bc2 <FndFlicker+0x3a>
		status=ON;
 8005bb8:	4b04      	ldr	r3, [pc, #16]	@ (8005bcc <FndFlicker+0x44>)
 8005bba:	2201      	movs	r2, #1
 8005bbc:	701a      	strb	r2, [r3, #0]
		FndDisplayShadow();
 8005bbe:	f7ff ffbb 	bl	8005b38 <FndDisplayShadow>
}
 8005bc2:	bf00      	nop
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	200005fe 	.word	0x200005fe

08005bd0 <PannelLEdFlicker>:


void PannelLEdFlicker(uint8_t ledPos,uint8_t onOff)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	460a      	mov	r2, r1
 8005bda:	71fb      	strb	r3, [r7, #7]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	71bb      	strb	r3, [r7, #6]
static uint16_t DownDelayCount=0,UpDelayCount=0,RunningDelayCount=0;
static uint8_t inverse1=OFF,inverse2=OFF,inverse3=OFF;

if(ledPos==DOWN)
 8005be0:	79fb      	ldrb	r3, [r7, #7]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d127      	bne.n	8005c36 <PannelLEdFlicker+0x66>
{
	if (onOff == ON){
 8005be6:	79bb      	ldrb	r3, [r7, #6]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d121      	bne.n	8005c30 <PannelLEdFlicker+0x60>
		if(DownDelayCount >10){
 8005bec:	4b3f      	ldr	r3, [pc, #252]	@ (8005cec <PannelLEdFlicker+0x11c>)
 8005bee:	881b      	ldrh	r3, [r3, #0]
 8005bf0:	2b0a      	cmp	r3, #10
 8005bf2:	d916      	bls.n	8005c22 <PannelLEdFlicker+0x52>
			if(inverse1 == ON){
 8005bf4:	4b3e      	ldr	r3, [pc, #248]	@ (8005cf0 <PannelLEdFlicker+0x120>)
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d107      	bne.n	8005c0c <PannelLEdFlicker+0x3c>
				PannelLed(DOWN,OFF);  //low
 8005bfc:	2100      	movs	r1, #0
 8005bfe:	2000      	movs	r0, #0
 8005c00:	f000 f880 	bl	8005d04 <PannelLed>
				inverse1=OFF;
 8005c04:	4b3a      	ldr	r3, [pc, #232]	@ (8005cf0 <PannelLEdFlicker+0x120>)
 8005c06:	2200      	movs	r2, #0
 8005c08:	701a      	strb	r2, [r3, #0]
 8005c0a:	e006      	b.n	8005c1a <PannelLEdFlicker+0x4a>
			}else{
				PannelLed(DOWN,ON);
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	2000      	movs	r0, #0
 8005c10:	f000 f878 	bl	8005d04 <PannelLed>
				inverse1=ON;
 8005c14:	4b36      	ldr	r3, [pc, #216]	@ (8005cf0 <PannelLEdFlicker+0x120>)
 8005c16:	2201      	movs	r2, #1
 8005c18:	701a      	strb	r2, [r3, #0]
			}
			DownDelayCount=0;
 8005c1a:	4b34      	ldr	r3, [pc, #208]	@ (8005cec <PannelLEdFlicker+0x11c>)
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	801a      	strh	r2, [r3, #0]
 8005c20:	e009      	b.n	8005c36 <PannelLEdFlicker+0x66>
		}else{
			DownDelayCount++;
 8005c22:	4b32      	ldr	r3, [pc, #200]	@ (8005cec <PannelLEdFlicker+0x11c>)
 8005c24:	881b      	ldrh	r3, [r3, #0]
 8005c26:	3301      	adds	r3, #1
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	4b30      	ldr	r3, [pc, #192]	@ (8005cec <PannelLEdFlicker+0x11c>)
 8005c2c:	801a      	strh	r2, [r3, #0]
 8005c2e:	e002      	b.n	8005c36 <PannelLEdFlicker+0x66>
		}
	}else{
		DownDelayCount=0;
 8005c30:	4b2e      	ldr	r3, [pc, #184]	@ (8005cec <PannelLEdFlicker+0x11c>)
 8005c32:	2200      	movs	r2, #0
 8005c34:	801a      	strh	r2, [r3, #0]
	}
}

if(ledPos==UP)
 8005c36:	79fb      	ldrb	r3, [r7, #7]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d127      	bne.n	8005c8c <PannelLEdFlicker+0xbc>
{
	if (onOff == ON){
 8005c3c:	79bb      	ldrb	r3, [r7, #6]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d121      	bne.n	8005c86 <PannelLEdFlicker+0xb6>
		if(UpDelayCount >10){
 8005c42:	4b2c      	ldr	r3, [pc, #176]	@ (8005cf4 <PannelLEdFlicker+0x124>)
 8005c44:	881b      	ldrh	r3, [r3, #0]
 8005c46:	2b0a      	cmp	r3, #10
 8005c48:	d916      	bls.n	8005c78 <PannelLEdFlicker+0xa8>
			if(inverse2 == ON){
 8005c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8005cf8 <PannelLEdFlicker+0x128>)
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d107      	bne.n	8005c62 <PannelLEdFlicker+0x92>
				PannelLed(UP,OFF);  //low
 8005c52:	2100      	movs	r1, #0
 8005c54:	2001      	movs	r0, #1
 8005c56:	f000 f855 	bl	8005d04 <PannelLed>
				inverse2=OFF;
 8005c5a:	4b27      	ldr	r3, [pc, #156]	@ (8005cf8 <PannelLEdFlicker+0x128>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	701a      	strb	r2, [r3, #0]
 8005c60:	e006      	b.n	8005c70 <PannelLEdFlicker+0xa0>
			}else{
				PannelLed(UP,ON);
 8005c62:	2101      	movs	r1, #1
 8005c64:	2001      	movs	r0, #1
 8005c66:	f000 f84d 	bl	8005d04 <PannelLed>
				inverse2=ON;
 8005c6a:	4b23      	ldr	r3, [pc, #140]	@ (8005cf8 <PannelLEdFlicker+0x128>)
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	701a      	strb	r2, [r3, #0]
			}
			UpDelayCount=0;
 8005c70:	4b20      	ldr	r3, [pc, #128]	@ (8005cf4 <PannelLEdFlicker+0x124>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	801a      	strh	r2, [r3, #0]
 8005c76:	e009      	b.n	8005c8c <PannelLEdFlicker+0xbc>
		}else{
			UpDelayCount++;
 8005c78:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf4 <PannelLEdFlicker+0x124>)
 8005c7a:	881b      	ldrh	r3, [r3, #0]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	4b1c      	ldr	r3, [pc, #112]	@ (8005cf4 <PannelLEdFlicker+0x124>)
 8005c82:	801a      	strh	r2, [r3, #0]
 8005c84:	e002      	b.n	8005c8c <PannelLEdFlicker+0xbc>
		}
	}else{
		UpDelayCount=0;
 8005c86:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf4 <PannelLEdFlicker+0x124>)
 8005c88:	2200      	movs	r2, #0
 8005c8a:	801a      	strh	r2, [r3, #0]
	}
}

if(ledPos==RUNNING)
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d127      	bne.n	8005ce2 <PannelLEdFlicker+0x112>
{
	if (onOff == ON){
 8005c92:	79bb      	ldrb	r3, [r7, #6]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d121      	bne.n	8005cdc <PannelLEdFlicker+0x10c>
		if(RunningDelayCount >10){
 8005c98:	4b18      	ldr	r3, [pc, #96]	@ (8005cfc <PannelLEdFlicker+0x12c>)
 8005c9a:	881b      	ldrh	r3, [r3, #0]
 8005c9c:	2b0a      	cmp	r3, #10
 8005c9e:	d916      	bls.n	8005cce <PannelLEdFlicker+0xfe>
			if(inverse3 == ON){
 8005ca0:	4b17      	ldr	r3, [pc, #92]	@ (8005d00 <PannelLEdFlicker+0x130>)
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d107      	bne.n	8005cb8 <PannelLEdFlicker+0xe8>
				PannelLed(RUNNING,OFF);  //low
 8005ca8:	2100      	movs	r1, #0
 8005caa:	2002      	movs	r0, #2
 8005cac:	f000 f82a 	bl	8005d04 <PannelLed>
				inverse3=OFF;
 8005cb0:	4b13      	ldr	r3, [pc, #76]	@ (8005d00 <PannelLEdFlicker+0x130>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	701a      	strb	r2, [r3, #0]
 8005cb6:	e006      	b.n	8005cc6 <PannelLEdFlicker+0xf6>
			}else{
				PannelLed(RUNNING,ON);
 8005cb8:	2101      	movs	r1, #1
 8005cba:	2002      	movs	r0, #2
 8005cbc:	f000 f822 	bl	8005d04 <PannelLed>
				inverse3=ON;
 8005cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8005d00 <PannelLEdFlicker+0x130>)
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	701a      	strb	r2, [r3, #0]
			}
			RunningDelayCount=0;
 8005cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cfc <PannelLEdFlicker+0x12c>)
 8005cc8:	2200      	movs	r2, #0
 8005cca:	801a      	strh	r2, [r3, #0]
		RunningDelayCount=0;
	}
}


}
 8005ccc:	e009      	b.n	8005ce2 <PannelLEdFlicker+0x112>
			RunningDelayCount++;
 8005cce:	4b0b      	ldr	r3, [pc, #44]	@ (8005cfc <PannelLEdFlicker+0x12c>)
 8005cd0:	881b      	ldrh	r3, [r3, #0]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	4b09      	ldr	r3, [pc, #36]	@ (8005cfc <PannelLEdFlicker+0x12c>)
 8005cd8:	801a      	strh	r2, [r3, #0]
}
 8005cda:	e002      	b.n	8005ce2 <PannelLEdFlicker+0x112>
		RunningDelayCount=0;
 8005cdc:	4b07      	ldr	r3, [pc, #28]	@ (8005cfc <PannelLEdFlicker+0x12c>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	801a      	strh	r2, [r3, #0]
}
 8005ce2:	bf00      	nop
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	20000600 	.word	0x20000600
 8005cf0:	20000602 	.word	0x20000602
 8005cf4:	20000604 	.word	0x20000604
 8005cf8:	20000606 	.word	0x20000606
 8005cfc:	20000608 	.word	0x20000608
 8005d00:	2000060a 	.word	0x2000060a

08005d04 <PannelLed>:
  * @brief PannelLed
  * @param uint8_t ledPos,uint8_t onOff
  * @retval	 None
  */
void PannelLed(uint8_t ledPos,uint8_t onOff)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	460a      	mov	r2, r1
 8005d0e:	71fb      	strb	r3, [r7, #7]
 8005d10:	4613      	mov	r3, r2
 8005d12:	71bb      	strb	r3, [r7, #6]
	if(onOff==ON){
 8005d14:	79bb      	ldrb	r3, [r7, #6]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d110      	bne.n	8005d3c <PannelLed+0x38>
		ShadowLed = ShadowLed & ~(1<<ledPos);
 8005d1a:	79fb      	ldrb	r3, [r7, #7]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d22:	b25b      	sxtb	r3, r3
 8005d24:	43db      	mvns	r3, r3
 8005d26:	b25a      	sxtb	r2, r3
 8005d28:	4b0e      	ldr	r3, [pc, #56]	@ (8005d64 <PannelLed+0x60>)
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	b25b      	sxtb	r3, r3
 8005d30:	4013      	ands	r3, r2
 8005d32:	b25b      	sxtb	r3, r3
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	4b0b      	ldr	r3, [pc, #44]	@ (8005d64 <PannelLed+0x60>)
 8005d38:	701a      	strb	r2, [r3, #0]
 8005d3a:	e00d      	b.n	8005d58 <PannelLed+0x54>
	}else{
		ShadowLed = ShadowLed | (1<<ledPos);
 8005d3c:	79fb      	ldrb	r3, [r7, #7]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	fa02 f303 	lsl.w	r3, r2, r3
 8005d44:	b25a      	sxtb	r2, r3
 8005d46:	4b07      	ldr	r3, [pc, #28]	@ (8005d64 <PannelLed+0x60>)
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	b25b      	sxtb	r3, r3
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	b25b      	sxtb	r3, r3
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	4b03      	ldr	r3, [pc, #12]	@ (8005d64 <PannelLed+0x60>)
 8005d56:	701a      	strb	r2, [r3, #0]
	}
	FndDisplayShadow();
 8005d58:	f7ff feee 	bl	8005b38 <FndDisplayShadow>
}
 8005d5c:	bf00      	nop
 8005d5e:	3708      	adds	r7, #8
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	200005fd 	.word	0x200005fd

08005d68 <GetButtonStatus>:
  * @param Nothing
  * @retval	 uint8_t
  */

uint8_t GetButtonStatus(void)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
volatile uint8_t keyValue=0;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	71fb      	strb	r3, [r7, #7]
	keyValue=(uint8_t)GPIOC->IDR;
 8005d72:	4b0a      	ldr	r3, [pc, #40]	@ (8005d9c <GetButtonStatus+0x34>)
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	71fb      	strb	r3, [r7, #7]
	return keyValue= ~(keyValue >> 2) & 0X07;
 8005d7a:	79fb      	ldrb	r3, [r7, #7]
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	089b      	lsrs	r3, r3, #2
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	43db      	mvns	r3, r3
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	f003 0307 	and.w	r3, r3, #7
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	71fa      	strb	r2, [r7, #7]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bc80      	pop	{r7}
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	40011000 	.word	0x40011000

08005da0 <GetInput>:

GPIO_PinState GetInput(uint16_t input)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	4603      	mov	r3, r0
 8005da8:	80fb      	strh	r3, [r7, #6]
	return HAL_GPIO_ReadPin(GPIOB,input);
 8005daa:	88fb      	ldrh	r3, [r7, #6]
 8005dac:	4619      	mov	r1, r3
 8005dae:	4804      	ldr	r0, [pc, #16]	@ (8005dc0 <GetInput+0x20>)
 8005db0:	f001 fd34 	bl	800781c <HAL_GPIO_ReadPin>
 8005db4:	4603      	mov	r3, r0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3708      	adds	r7, #8
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40010c00 	.word	0x40010c00

08005dc4 <SetOutput>:


void SetOutput(uint16_t output,uint8_t status)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	460a      	mov	r2, r1
 8005dce:	80fb      	strh	r3, [r7, #6]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	717b      	strb	r3, [r7, #5]
	if(status==ON){
 8005dd4:	797b      	ldrb	r3, [r7, #5]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d106      	bne.n	8005de8 <SetOutput+0x24>
		HAL_GPIO_WritePin(GPIOE,output,GPIO_PIN_SET);
 8005dda:	88fb      	ldrh	r3, [r7, #6]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	4619      	mov	r1, r3
 8005de0:	4806      	ldr	r0, [pc, #24]	@ (8005dfc <SetOutput+0x38>)
 8005de2:	f001 fd32 	bl	800784a <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(GPIOE,output,GPIO_PIN_RESET);
	}
}
 8005de6:	e005      	b.n	8005df4 <SetOutput+0x30>
		HAL_GPIO_WritePin(GPIOE,output,GPIO_PIN_RESET);
 8005de8:	88fb      	ldrh	r3, [r7, #6]
 8005dea:	2200      	movs	r2, #0
 8005dec:	4619      	mov	r1, r3
 8005dee:	4803      	ldr	r0, [pc, #12]	@ (8005dfc <SetOutput+0x38>)
 8005df0:	f001 fd2b 	bl	800784a <HAL_GPIO_WritePin>
}
 8005df4:	bf00      	nop
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	40011800 	.word	0x40011800

08005e00 <CheckWireAlram>:

 return output;
}


void CheckWireAlram(uint8_t op){
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	4603      	mov	r3, r0
 8005e08:	71fb      	strb	r3, [r7, #7]
	if(op ==ON){
 8005e0a:	79fb      	ldrb	r3, [r7, #7]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d106      	bne.n	8005e1e <CheckWireAlram+0x1e>
		HAL_GPIO_WritePin(OUT0_GPIO_Port, OUT0_Pin,GPIO_PIN_SET);
 8005e10:	2201      	movs	r2, #1
 8005e12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005e16:	4807      	ldr	r0, [pc, #28]	@ (8005e34 <CheckWireAlram+0x34>)
 8005e18:	f001 fd17 	bl	800784a <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(OUT0_GPIO_Port, OUT0_Pin,GPIO_PIN_RESET);
	}
}
 8005e1c:	e005      	b.n	8005e2a <CheckWireAlram+0x2a>
		HAL_GPIO_WritePin(OUT0_GPIO_Port, OUT0_Pin,GPIO_PIN_RESET);
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005e24:	4803      	ldr	r0, [pc, #12]	@ (8005e34 <CheckWireAlram+0x34>)
 8005e26:	f001 fd10 	bl	800784a <HAL_GPIO_WritePin>
}
 8005e2a:	bf00      	nop
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	40011800 	.word	0x40011800

08005e38 <at24_HAL_WriteBytes>:
  * @param	pData	     : Pointer to data buffer
  * @param  TxBufferSize : Amount of data you wanna Write
  * @retval
  */
int at24_HAL_WriteBytes(I2C_HandleTypeDef *hi2c,uint16_t DevAddress,uint16_t MemAddress, uint8_t *pData,uint16_t TxBufferSize)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b088      	sub	sp, #32
 8005e3c:	af04      	add	r7, sp, #16
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	607b      	str	r3, [r7, #4]
 8005e42:	460b      	mov	r3, r1
 8005e44:	817b      	strh	r3, [r7, #10]
 8005e46:	4613      	mov	r3, r2
 8005e48:	813b      	strh	r3, [r7, #8]
	 * give MemAddress for the location you want to write to
	 * give Data buffer so it can write Data on this location
	 */
	//Note that this function works properly to 31 bytes

	while( (TxBufferSize-16)>0 )
 8005e4a:	e019      	b.n	8005e80 <at24_HAL_WriteBytes+0x48>
	{
		//if your data is more than 16 bytes,you are here
		 while(HAL_I2C_Mem_Write(hi2c,(uint16_t)DevAddress,(uint16_t)MemAddress,MemAddressSize,pData,(uint16_t)16,TIME_OUT)!= HAL_OK);//I2C_MEMADD_SIZE_8BIT
 8005e4c:	bf00      	nop
 8005e4e:	893a      	ldrh	r2, [r7, #8]
 8005e50:	8979      	ldrh	r1, [r7, #10]
 8005e52:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005e56:	9302      	str	r3, [sp, #8]
 8005e58:	2310      	movs	r3, #16
 8005e5a:	9301      	str	r3, [sp, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	2310      	movs	r3, #16
 8005e62:	68f8      	ldr	r0, [r7, #12]
 8005e64:	f001 fe66 	bl	8007b34 <HAL_I2C_Mem_Write>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1ef      	bne.n	8005e4e <at24_HAL_WriteBytes+0x16>
		 TxBufferSize-=16;
 8005e6e:	8b3b      	ldrh	r3, [r7, #24]
 8005e70:	3b10      	subs	r3, #16
 8005e72:	833b      	strh	r3, [r7, #24]
		 pData+=16;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	3310      	adds	r3, #16
 8005e78:	607b      	str	r3, [r7, #4]
		 MemAddress+=16;
 8005e7a:	893b      	ldrh	r3, [r7, #8]
 8005e7c:	3310      	adds	r3, #16
 8005e7e:	813b      	strh	r3, [r7, #8]
	while( (TxBufferSize-16)>0 )
 8005e80:	8b3b      	ldrh	r3, [r7, #24]
 8005e82:	2b10      	cmp	r3, #16
 8005e84:	d8e2      	bhi.n	8005e4c <at24_HAL_WriteBytes+0x14>
	}
	//remaining data
	while(HAL_I2C_Mem_Write(hi2c,(uint16_t)DevAddress,(uint16_t)MemAddress,MemAddressSize,pData,(uint16_t)TxBufferSize,TIME_OUT)!= HAL_OK);
 8005e86:	bf00      	nop
 8005e88:	893a      	ldrh	r2, [r7, #8]
 8005e8a:	8979      	ldrh	r1, [r7, #10]
 8005e8c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005e90:	9302      	str	r3, [sp, #8]
 8005e92:	8b3b      	ldrh	r3, [r7, #24]
 8005e94:	9301      	str	r3, [sp, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	2310      	movs	r3, #16
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f001 fe49 	bl	8007b34 <HAL_I2C_Mem_Write>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1ef      	bne.n	8005e88 <at24_HAL_WriteBytes+0x50>

	return 1;
 8005ea8:	2301      	movs	r3, #1
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <at24_HAL_ReadBytes>:


int at24_HAL_ReadBytes(I2C_HandleTypeDef *hi2c,uint16_t DevAddress,uint16_t MemAddress, uint8_t *pData,uint16_t RxBufferSize)
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b08a      	sub	sp, #40	@ 0x28
 8005eb6:	af04      	add	r7, sp, #16
 8005eb8:	60f8      	str	r0, [r7, #12]
 8005eba:	607b      	str	r3, [r7, #4]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	817b      	strh	r3, [r7, #10]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	813b      	strh	r3, [r7, #8]
	 * get the MemAddress for the location you want to write data on it
	 * get the Data buffer so it can write Data on this location
	 */
	//Note that this function works properly to 31bytes

	while( (RxBufferSize-16)>0 )
 8005ec4:	e022      	b.n	8005f0c <at24_HAL_ReadBytes+0x5a>
	{
		//if your data is more than 16 bytes,you are here
		errCnt = 0;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
		while(HAL_I2C_Mem_Read(hi2c,(uint16_t)DevAddress,(uint16_t)MemAddress,MemAddressSize,pData,(uint16_t)16,TIME_OUT)!= HAL_OK && errCnt < ERR_CNT){
 8005eca:	e002      	b.n	8005ed2 <at24_HAL_ReadBytes+0x20>
			errCnt++;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	617b      	str	r3, [r7, #20]
		while(HAL_I2C_Mem_Read(hi2c,(uint16_t)DevAddress,(uint16_t)MemAddress,MemAddressSize,pData,(uint16_t)16,TIME_OUT)!= HAL_OK && errCnt < ERR_CNT){
 8005ed2:	893a      	ldrh	r2, [r7, #8]
 8005ed4:	8979      	ldrh	r1, [r7, #10]
 8005ed6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005eda:	9302      	str	r3, [sp, #8]
 8005edc:	2310      	movs	r3, #16
 8005ede:	9301      	str	r3, [sp, #4]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	9300      	str	r3, [sp, #0]
 8005ee4:	2310      	movs	r3, #16
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f001 ff1e 	bl	8007d28 <HAL_I2C_Mem_Read>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d003      	beq.n	8005efa <at24_HAL_ReadBytes+0x48>
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ef8:	dbe8      	blt.n	8005ecc <at24_HAL_ReadBytes+0x1a>
		}
		RxBufferSize-=16;
 8005efa:	8c3b      	ldrh	r3, [r7, #32]
 8005efc:	3b10      	subs	r3, #16
 8005efe:	843b      	strh	r3, [r7, #32]
		pData+=16;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	3310      	adds	r3, #16
 8005f04:	607b      	str	r3, [r7, #4]
		MemAddress+=16;
 8005f06:	893b      	ldrh	r3, [r7, #8]
 8005f08:	3310      	adds	r3, #16
 8005f0a:	813b      	strh	r3, [r7, #8]
	while( (RxBufferSize-16)>0 )
 8005f0c:	8c3b      	ldrh	r3, [r7, #32]
 8005f0e:	2b10      	cmp	r3, #16
 8005f10:	d8d9      	bhi.n	8005ec6 <at24_HAL_ReadBytes+0x14>
	}
	//remaining data
	errCnt = 0;
 8005f12:	2300      	movs	r3, #0
 8005f14:	617b      	str	r3, [r7, #20]
	while(HAL_I2C_Mem_Read(hi2c,(uint16_t)DevAddress,(uint16_t)MemAddress,MemAddressSize,pData,(uint16_t)RxBufferSize,TIME_OUT)!= HAL_OK && errCnt < ERR_CNT){
 8005f16:	e002      	b.n	8005f1e <at24_HAL_ReadBytes+0x6c>
		errCnt++;
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	617b      	str	r3, [r7, #20]
	while(HAL_I2C_Mem_Read(hi2c,(uint16_t)DevAddress,(uint16_t)MemAddress,MemAddressSize,pData,(uint16_t)RxBufferSize,TIME_OUT)!= HAL_OK && errCnt < ERR_CNT){
 8005f1e:	893a      	ldrh	r2, [r7, #8]
 8005f20:	8979      	ldrh	r1, [r7, #10]
 8005f22:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005f26:	9302      	str	r3, [sp, #8]
 8005f28:	8c3b      	ldrh	r3, [r7, #32]
 8005f2a:	9301      	str	r3, [sp, #4]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	2310      	movs	r3, #16
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f001 fef8 	bl	8007d28 <HAL_I2C_Mem_Read>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <at24_HAL_ReadBytes+0x94>
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f44:	dbe8      	blt.n	8005f18 <at24_HAL_ReadBytes+0x66>
	}

	return 1;
 8005f46:	2301      	movs	r3, #1
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3718      	adds	r7, #24
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <at24_HAL_WriteWords>:
	return 1;
}

/*word Write */
int at24_HAL_WriteWords(I2C_HandleTypeDef *hi2c,uint16_t *pidata ,uint16_t MemAddress,uint8_t length)
{
 8005f50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005f54:	b08b      	sub	sp, #44	@ 0x2c
 8005f56:	af02      	add	r7, sp, #8
 8005f58:	60f8      	str	r0, [r7, #12]
 8005f5a:	60b9      	str	r1, [r7, #8]
 8005f5c:	4611      	mov	r1, r2
 8005f5e:	461a      	mov	r2, r3
 8005f60:	460b      	mov	r3, r1
 8005f62:	80fb      	strh	r3, [r7, #6]
 8005f64:	4613      	mov	r3, r2
 8005f66:	717b      	strb	r3, [r7, #5]
 8005f68:	466b      	mov	r3, sp
 8005f6a:	461e      	mov	r6, r3
	uint8_t pData[length*2];
 8005f6c:	797b      	ldrb	r3, [r7, #5]
 8005f6e:	0059      	lsls	r1, r3, #1
 8005f70:	1e4b      	subs	r3, r1, #1
 8005f72:	61bb      	str	r3, [r7, #24]
 8005f74:	460a      	mov	r2, r1
 8005f76:	2300      	movs	r3, #0
 8005f78:	4690      	mov	r8, r2
 8005f7a:	4699      	mov	r9, r3
 8005f7c:	f04f 0200 	mov.w	r2, #0
 8005f80:	f04f 0300 	mov.w	r3, #0
 8005f84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f90:	460a      	mov	r2, r1
 8005f92:	2300      	movs	r3, #0
 8005f94:	4614      	mov	r4, r2
 8005f96:	461d      	mov	r5, r3
 8005f98:	f04f 0200 	mov.w	r2, #0
 8005f9c:	f04f 0300 	mov.w	r3, #0
 8005fa0:	00eb      	lsls	r3, r5, #3
 8005fa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fa6:	00e2      	lsls	r2, r4, #3
 8005fa8:	460b      	mov	r3, r1
 8005faa:	3307      	adds	r3, #7
 8005fac:	08db      	lsrs	r3, r3, #3
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	ebad 0d03 	sub.w	sp, sp, r3
 8005fb4:	ab02      	add	r3, sp, #8
 8005fb6:	3300      	adds	r3, #0
 8005fb8:	617b      	str	r3, [r7, #20]
	uint8_t upperData,lowerData;
	uint8_t i=0;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	77fb      	strb	r3, [r7, #31]
	while(i<(length*2))
 8005fbe:	e018      	b.n	8005ff2 <at24_HAL_WriteWords+0xa2>
	{
		upperData=(*pidata & 0xff00)>>8;
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	881b      	ldrh	r3, [r3, #0]
 8005fc4:	0a1b      	lsrs	r3, r3, #8
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	74fb      	strb	r3, [r7, #19]
		lowerData=(*pidata & 0x00ff);
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	881b      	ldrh	r3, [r3, #0]
 8005fce:	74bb      	strb	r3, [r7, #18]
		pidata++;
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	3302      	adds	r3, #2
 8005fd4:	60bb      	str	r3, [r7, #8]
		(pData[i++])= upperData;
 8005fd6:	7ffb      	ldrb	r3, [r7, #31]
 8005fd8:	1c5a      	adds	r2, r3, #1
 8005fda:	77fa      	strb	r2, [r7, #31]
 8005fdc:	4619      	mov	r1, r3
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	7cfa      	ldrb	r2, [r7, #19]
 8005fe2:	545a      	strb	r2, [r3, r1]
		(pData[i++])= lowerData;
 8005fe4:	7ffb      	ldrb	r3, [r7, #31]
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	77fa      	strb	r2, [r7, #31]
 8005fea:	4619      	mov	r1, r3
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	7cba      	ldrb	r2, [r7, #18]
 8005ff0:	545a      	strb	r2, [r3, r1]
	while(i<(length*2))
 8005ff2:	7ffa      	ldrb	r2, [r7, #31]
 8005ff4:	797b      	ldrb	r3, [r7, #5]
 8005ff6:	005b      	lsls	r3, r3, #1
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	dbe1      	blt.n	8005fc0 <at24_HAL_WriteWords+0x70>
	}
	at24_HAL_WriteBytes(hi2c,0xA0,MemAddress*2,pData,length*2);
 8005ffc:	88fb      	ldrh	r3, [r7, #6]
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	b29a      	uxth	r2, r3
 8006002:	797b      	ldrb	r3, [r7, #5]
 8006004:	b29b      	uxth	r3, r3
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	b29b      	uxth	r3, r3
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	21a0      	movs	r1, #160	@ 0xa0
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f7ff ff11 	bl	8005e38 <at24_HAL_WriteBytes>
	return 1;
 8006016:	2301      	movs	r3, #1
 8006018:	46b5      	mov	sp, r6
}
 800601a:	4618      	mov	r0, r3
 800601c:	3724      	adds	r7, #36	@ 0x24
 800601e:	46bd      	mov	sp, r7
 8006020:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006024 <at24_HAL_ReadWords>:
  * @param	MemAddress   : Internal memory address (WHERE YOU WANNA READ)
  * @param  length       : Amount of buffer you wanna Read from
  * @retval
  */
int at24_HAL_ReadWords(I2C_HandleTypeDef *hi2c, uint16_t *psdata, uint16_t MemAddress, uint8_t length)
{
 8006024:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006028:	b08b      	sub	sp, #44	@ 0x2c
 800602a:	af02      	add	r7, sp, #8
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	4611      	mov	r1, r2
 8006032:	461a      	mov	r2, r3
 8006034:	460b      	mov	r3, r1
 8006036:	80fb      	strh	r3, [r7, #6]
 8006038:	4613      	mov	r3, r2
 800603a:	717b      	strb	r3, [r7, #5]
 800603c:	466b      	mov	r3, sp
 800603e:	461e      	mov	r6, r3
	uint8_t pData[length*2];
 8006040:	797b      	ldrb	r3, [r7, #5]
 8006042:	0059      	lsls	r1, r3, #1
 8006044:	1e4b      	subs	r3, r1, #1
 8006046:	61bb      	str	r3, [r7, #24]
 8006048:	460a      	mov	r2, r1
 800604a:	2300      	movs	r3, #0
 800604c:	4690      	mov	r8, r2
 800604e:	4699      	mov	r9, r3
 8006050:	f04f 0200 	mov.w	r2, #0
 8006054:	f04f 0300 	mov.w	r3, #0
 8006058:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800605c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006060:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006064:	460a      	mov	r2, r1
 8006066:	2300      	movs	r3, #0
 8006068:	4614      	mov	r4, r2
 800606a:	461d      	mov	r5, r3
 800606c:	f04f 0200 	mov.w	r2, #0
 8006070:	f04f 0300 	mov.w	r3, #0
 8006074:	00eb      	lsls	r3, r5, #3
 8006076:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800607a:	00e2      	lsls	r2, r4, #3
 800607c:	460b      	mov	r3, r1
 800607e:	3307      	adds	r3, #7
 8006080:	08db      	lsrs	r3, r3, #3
 8006082:	00db      	lsls	r3, r3, #3
 8006084:	ebad 0d03 	sub.w	sp, sp, r3
 8006088:	ab02      	add	r3, sp, #8
 800608a:	3300      	adds	r3, #0
 800608c:	617b      	str	r3, [r7, #20]
	uint8_t upperData,lowerData;
	uint8_t i=0;
 800608e:	2300      	movs	r3, #0
 8006090:	77fb      	strb	r3, [r7, #31]
	at24_HAL_ReadBytes(hi2c,0xA0,MemAddress*2,pData,length*2);
 8006092:	88fb      	ldrh	r3, [r7, #6]
 8006094:	005b      	lsls	r3, r3, #1
 8006096:	b29a      	uxth	r2, r3
 8006098:	797b      	ldrb	r3, [r7, #5]
 800609a:	b29b      	uxth	r3, r3
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	b29b      	uxth	r3, r3
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	21a0      	movs	r1, #160	@ 0xa0
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f7ff ff03 	bl	8005eb2 <at24_HAL_ReadBytes>
	while(i<(length*2))
 80060ac:	e01a      	b.n	80060e4 <at24_HAL_ReadWords+0xc0>
	{
		upperData = pData[i++];
 80060ae:	7ffb      	ldrb	r3, [r7, #31]
 80060b0:	1c5a      	adds	r2, r3, #1
 80060b2:	77fa      	strb	r2, [r7, #31]
 80060b4:	461a      	mov	r2, r3
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	5c9b      	ldrb	r3, [r3, r2]
 80060ba:	74fb      	strb	r3, [r7, #19]
		lowerData = pData[i++];
 80060bc:	7ffb      	ldrb	r3, [r7, #31]
 80060be:	1c5a      	adds	r2, r3, #1
 80060c0:	77fa      	strb	r2, [r7, #31]
 80060c2:	461a      	mov	r2, r3
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	5c9b      	ldrb	r3, [r3, r2]
 80060c8:	74bb      	strb	r3, [r7, #18]
	 	(*psdata++)=(upperData<<8)|lowerData;
 80060ca:	7cfb      	ldrb	r3, [r7, #19]
 80060cc:	b21b      	sxth	r3, r3
 80060ce:	021b      	lsls	r3, r3, #8
 80060d0:	b21a      	sxth	r2, r3
 80060d2:	7cbb      	ldrb	r3, [r7, #18]
 80060d4:	b21b      	sxth	r3, r3
 80060d6:	4313      	orrs	r3, r2
 80060d8:	b219      	sxth	r1, r3
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	1c9a      	adds	r2, r3, #2
 80060de:	60ba      	str	r2, [r7, #8]
 80060e0:	b28a      	uxth	r2, r1
 80060e2:	801a      	strh	r2, [r3, #0]
	while(i<(length*2))
 80060e4:	7ffa      	ldrb	r2, [r7, #31]
 80060e6:	797b      	ldrb	r3, [r7, #5]
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	429a      	cmp	r2, r3
 80060ec:	dbdf      	blt.n	80060ae <at24_HAL_ReadWords+0x8a>
	}
	return 1;
 80060ee:	2301      	movs	r3, #1
 80060f0:	46b5      	mov	sp, r6
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3724      	adds	r7, #36	@ 0x24
 80060f6:	46bd      	mov	sp, r7
 80060f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080060fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006100:	4b08      	ldr	r3, [pc, #32]	@ (8006124 <HAL_Init+0x28>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a07      	ldr	r2, [pc, #28]	@ (8006124 <HAL_Init+0x28>)
 8006106:	f043 0310 	orr.w	r3, r3, #16
 800610a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800610c:	2003      	movs	r0, #3
 800610e:	f000 fcaf 	bl	8006a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006112:	200f      	movs	r0, #15
 8006114:	f7fb fcf8 	bl	8001b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006118:	f7fb fcbe 	bl	8001a98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	40022000 	.word	0x40022000

08006128 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800612c:	4b05      	ldr	r3, [pc, #20]	@ (8006144 <HAL_IncTick+0x1c>)
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	461a      	mov	r2, r3
 8006132:	4b05      	ldr	r3, [pc, #20]	@ (8006148 <HAL_IncTick+0x20>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4413      	add	r3, r2
 8006138:	4a03      	ldr	r2, [pc, #12]	@ (8006148 <HAL_IncTick+0x20>)
 800613a:	6013      	str	r3, [r2, #0]
}
 800613c:	bf00      	nop
 800613e:	46bd      	mov	sp, r7
 8006140:	bc80      	pop	{r7}
 8006142:	4770      	bx	lr
 8006144:	2000002c 	.word	0x2000002c
 8006148:	2000060c 	.word	0x2000060c

0800614c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800614c:	b480      	push	{r7}
 800614e:	af00      	add	r7, sp, #0
  return uwTick;
 8006150:	4b02      	ldr	r3, [pc, #8]	@ (800615c <HAL_GetTick+0x10>)
 8006152:	681b      	ldr	r3, [r3, #0]
}
 8006154:	4618      	mov	r0, r3
 8006156:	46bd      	mov	sp, r7
 8006158:	bc80      	pop	{r7}
 800615a:	4770      	bx	lr
 800615c:	2000060c 	.word	0x2000060c

08006160 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006168:	2300      	movs	r3, #0
 800616a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8006170:	2300      	movs	r3, #0
 8006172:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006174:	2300      	movs	r3, #0
 8006176:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e0ce      	b.n	8006320 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618c:	2b00      	cmp	r3, #0
 800618e:	d109      	bne.n	80061a4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7fb f8b0 	bl	8001304 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fb11 	bl	80067cc <ADC_ConversionStop_Disable>
 80061aa:	4603      	mov	r3, r0
 80061ac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b2:	f003 0310 	and.w	r3, r3, #16
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f040 80a9 	bne.w	800630e <HAL_ADC_Init+0x1ae>
 80061bc:	7dfb      	ldrb	r3, [r7, #23]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	f040 80a5 	bne.w	800630e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80061cc:	f023 0302 	bic.w	r3, r3, #2
 80061d0:	f043 0202 	orr.w	r2, r3, #2
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4951      	ldr	r1, [pc, #324]	@ (8006328 <HAL_ADC_Init+0x1c8>)
 80061e2:	428b      	cmp	r3, r1
 80061e4:	d10a      	bne.n	80061fc <HAL_ADC_Init+0x9c>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80061ee:	d002      	beq.n	80061f6 <HAL_ADC_Init+0x96>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	69db      	ldr	r3, [r3, #28]
 80061f4:	e004      	b.n	8006200 <HAL_ADC_Init+0xa0>
 80061f6:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80061fa:	e001      	b.n	8006200 <HAL_ADC_Init+0xa0>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006200:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	7b1b      	ldrb	r3, [r3, #12]
 8006206:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006208:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	4313      	orrs	r3, r2
 800620e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006218:	d003      	beq.n	8006222 <HAL_ADC_Init+0xc2>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	2b01      	cmp	r3, #1
 8006220:	d102      	bne.n	8006228 <HAL_ADC_Init+0xc8>
 8006222:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006226:	e000      	b.n	800622a <HAL_ADC_Init+0xca>
 8006228:	2300      	movs	r3, #0
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	4313      	orrs	r3, r2
 800622e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	7d1b      	ldrb	r3, [r3, #20]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d119      	bne.n	800626c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	7b1b      	ldrb	r3, [r3, #12]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d109      	bne.n	8006254 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	3b01      	subs	r3, #1
 8006246:	035a      	lsls	r2, r3, #13
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	4313      	orrs	r3, r2
 800624c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006250:	613b      	str	r3, [r7, #16]
 8006252:	e00b      	b.n	800626c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006258:	f043 0220 	orr.w	r2, r3, #32
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006264:	f043 0201 	orr.w	r2, r3, #1
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	430a      	orrs	r2, r1
 800627e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	689a      	ldr	r2, [r3, #8]
 8006286:	4b29      	ldr	r3, [pc, #164]	@ (800632c <HAL_ADC_Init+0x1cc>)
 8006288:	4013      	ands	r3, r2
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	6812      	ldr	r2, [r2, #0]
 800628e:	68b9      	ldr	r1, [r7, #8]
 8006290:	430b      	orrs	r3, r1
 8006292:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800629c:	d003      	beq.n	80062a6 <HAL_ADC_Init+0x146>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d104      	bne.n	80062b0 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	3b01      	subs	r3, #1
 80062ac:	051b      	lsls	r3, r3, #20
 80062ae:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	430a      	orrs	r2, r1
 80062c2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	4b19      	ldr	r3, [pc, #100]	@ (8006330 <HAL_ADC_Init+0x1d0>)
 80062cc:	4013      	ands	r3, r2
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d10b      	bne.n	80062ec <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062de:	f023 0303 	bic.w	r3, r3, #3
 80062e2:	f043 0201 	orr.w	r2, r3, #1
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80062ea:	e018      	b.n	800631e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f0:	f023 0312 	bic.w	r3, r3, #18
 80062f4:	f043 0210 	orr.w	r2, r3, #16
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006300:	f043 0201 	orr.w	r2, r3, #1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800630c:	e007      	b.n	800631e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006312:	f043 0210 	orr.w	r2, r3, #16
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800631e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006320:	4618      	mov	r0, r3
 8006322:	3718      	adds	r7, #24
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	40013c00 	.word	0x40013c00
 800632c:	ffe1f7fd 	.word	0xffe1f7fd
 8006330:	ff1f0efe 	.word	0xff1f0efe

08006334 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006340:	2300      	movs	r3, #0
 8006342:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a64      	ldr	r2, [pc, #400]	@ (80064dc <HAL_ADC_Start_DMA+0x1a8>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d004      	beq.n	8006358 <HAL_ADC_Start_DMA+0x24>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a63      	ldr	r2, [pc, #396]	@ (80064e0 <HAL_ADC_Start_DMA+0x1ac>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d106      	bne.n	8006366 <HAL_ADC_Start_DMA+0x32>
 8006358:	4b60      	ldr	r3, [pc, #384]	@ (80064dc <HAL_ADC_Start_DMA+0x1a8>)
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8006360:	2b00      	cmp	r3, #0
 8006362:	f040 80b3 	bne.w	80064cc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800636c:	2b01      	cmp	r3, #1
 800636e:	d101      	bne.n	8006374 <HAL_ADC_Start_DMA+0x40>
 8006370:	2302      	movs	r3, #2
 8006372:	e0ae      	b.n	80064d2 <HAL_ADC_Start_DMA+0x19e>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 f9cb 	bl	8006718 <ADC_Enable>
 8006382:	4603      	mov	r3, r0
 8006384:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006386:	7dfb      	ldrb	r3, [r7, #23]
 8006388:	2b00      	cmp	r3, #0
 800638a:	f040 809a 	bne.w	80064c2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006392:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006396:	f023 0301 	bic.w	r3, r3, #1
 800639a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a4e      	ldr	r2, [pc, #312]	@ (80064e0 <HAL_ADC_Start_DMA+0x1ac>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d105      	bne.n	80063b8 <HAL_ADC_Start_DMA+0x84>
 80063ac:	4b4b      	ldr	r3, [pc, #300]	@ (80064dc <HAL_ADC_Start_DMA+0x1a8>)
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d115      	bne.n	80063e4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063bc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d026      	beq.n	8006420 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80063da:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80063e2:	e01d      	b.n	8006420 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a39      	ldr	r2, [pc, #228]	@ (80064dc <HAL_ADC_Start_DMA+0x1a8>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d004      	beq.n	8006404 <HAL_ADC_Start_DMA+0xd0>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a38      	ldr	r2, [pc, #224]	@ (80064e0 <HAL_ADC_Start_DMA+0x1ac>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d10d      	bne.n	8006420 <HAL_ADC_Start_DMA+0xec>
 8006404:	4b35      	ldr	r3, [pc, #212]	@ (80064dc <HAL_ADC_Start_DMA+0x1a8>)
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800640c:	2b00      	cmp	r3, #0
 800640e:	d007      	beq.n	8006420 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006414:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006418:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006424:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d006      	beq.n	800643a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006430:	f023 0206 	bic.w	r2, r3, #6
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006438:	e002      	b.n	8006440 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6a1b      	ldr	r3, [r3, #32]
 800644c:	4a25      	ldr	r2, [pc, #148]	@ (80064e4 <HAL_ADC_Start_DMA+0x1b0>)
 800644e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	4a24      	ldr	r2, [pc, #144]	@ (80064e8 <HAL_ADC_Start_DMA+0x1b4>)
 8006456:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	4a23      	ldr	r2, [pc, #140]	@ (80064ec <HAL_ADC_Start_DMA+0x1b8>)
 800645e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f06f 0202 	mvn.w	r2, #2
 8006468:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	689a      	ldr	r2, [r3, #8]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006478:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6a18      	ldr	r0, [r3, #32]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	334c      	adds	r3, #76	@ 0x4c
 8006484:	4619      	mov	r1, r3
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f000 fd69 	bl	8006f60 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006498:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800649c:	d108      	bne.n	80064b0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80064ac:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80064ae:	e00f      	b.n	80064d0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689a      	ldr	r2, [r3, #8]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80064be:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80064c0:	e006      	b.n	80064d0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80064ca:	e001      	b.n	80064d0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80064d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3718      	adds	r7, #24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	40012400 	.word	0x40012400
 80064e0:	40012800 	.word	0x40012800
 80064e4:	0800684f 	.word	0x0800684f
 80064e8:	080068cb 	.word	0x080068cb
 80064ec:	080068e7 	.word	0x080068e7

080064f0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bc80      	pop	{r7}
 8006500:	4770      	bx	lr

08006502 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006502:	b480      	push	{r7}
 8006504:	b083      	sub	sp, #12
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800650a:	bf00      	nop
 800650c:	370c      	adds	r7, #12
 800650e:	46bd      	mov	sp, r7
 8006510:	bc80      	pop	{r7}
 8006512:	4770      	bx	lr

08006514 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800651c:	bf00      	nop
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	bc80      	pop	{r7}
 8006524:	4770      	bx	lr
	...

08006528 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006532:	2300      	movs	r3, #0
 8006534:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006536:	2300      	movs	r3, #0
 8006538:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_ADC_ConfigChannel+0x20>
 8006544:	2302      	movs	r3, #2
 8006546:	e0dc      	b.n	8006702 <HAL_ADC_ConfigChannel+0x1da>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	2b06      	cmp	r3, #6
 8006556:	d81c      	bhi.n	8006592 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685a      	ldr	r2, [r3, #4]
 8006562:	4613      	mov	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	3b05      	subs	r3, #5
 800656a:	221f      	movs	r2, #31
 800656c:	fa02 f303 	lsl.w	r3, r2, r3
 8006570:	43db      	mvns	r3, r3
 8006572:	4019      	ands	r1, r3
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	6818      	ldr	r0, [r3, #0]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	685a      	ldr	r2, [r3, #4]
 800657c:	4613      	mov	r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4413      	add	r3, r2
 8006582:	3b05      	subs	r3, #5
 8006584:	fa00 f203 	lsl.w	r2, r0, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	430a      	orrs	r2, r1
 800658e:	635a      	str	r2, [r3, #52]	@ 0x34
 8006590:	e03c      	b.n	800660c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	2b0c      	cmp	r3, #12
 8006598:	d81c      	bhi.n	80065d4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	685a      	ldr	r2, [r3, #4]
 80065a4:	4613      	mov	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	3b23      	subs	r3, #35	@ 0x23
 80065ac:	221f      	movs	r2, #31
 80065ae:	fa02 f303 	lsl.w	r3, r2, r3
 80065b2:	43db      	mvns	r3, r3
 80065b4:	4019      	ands	r1, r3
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	4613      	mov	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4413      	add	r3, r2
 80065c4:	3b23      	subs	r3, #35	@ 0x23
 80065c6:	fa00 f203 	lsl.w	r2, r0, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80065d2:	e01b      	b.n	800660c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	4613      	mov	r3, r2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	4413      	add	r3, r2
 80065e4:	3b41      	subs	r3, #65	@ 0x41
 80065e6:	221f      	movs	r2, #31
 80065e8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ec:	43db      	mvns	r3, r3
 80065ee:	4019      	ands	r1, r3
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	6818      	ldr	r0, [r3, #0]
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	685a      	ldr	r2, [r3, #4]
 80065f8:	4613      	mov	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	4413      	add	r3, r2
 80065fe:	3b41      	subs	r3, #65	@ 0x41
 8006600:	fa00 f203 	lsl.w	r2, r0, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	430a      	orrs	r2, r1
 800660a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2b09      	cmp	r3, #9
 8006612:	d91c      	bls.n	800664e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68d9      	ldr	r1, [r3, #12]
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	4613      	mov	r3, r2
 8006620:	005b      	lsls	r3, r3, #1
 8006622:	4413      	add	r3, r2
 8006624:	3b1e      	subs	r3, #30
 8006626:	2207      	movs	r2, #7
 8006628:	fa02 f303 	lsl.w	r3, r2, r3
 800662c:	43db      	mvns	r3, r3
 800662e:	4019      	ands	r1, r3
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	6898      	ldr	r0, [r3, #8]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	4613      	mov	r3, r2
 800663a:	005b      	lsls	r3, r3, #1
 800663c:	4413      	add	r3, r2
 800663e:	3b1e      	subs	r3, #30
 8006640:	fa00 f203 	lsl.w	r2, r0, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	60da      	str	r2, [r3, #12]
 800664c:	e019      	b.n	8006682 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6919      	ldr	r1, [r3, #16]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	4613      	mov	r3, r2
 800665a:	005b      	lsls	r3, r3, #1
 800665c:	4413      	add	r3, r2
 800665e:	2207      	movs	r2, #7
 8006660:	fa02 f303 	lsl.w	r3, r2, r3
 8006664:	43db      	mvns	r3, r3
 8006666:	4019      	ands	r1, r3
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	6898      	ldr	r0, [r3, #8]
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	4613      	mov	r3, r2
 8006672:	005b      	lsls	r3, r3, #1
 8006674:	4413      	add	r3, r2
 8006676:	fa00 f203 	lsl.w	r2, r0, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	430a      	orrs	r2, r1
 8006680:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b10      	cmp	r3, #16
 8006688:	d003      	beq.n	8006692 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800668e:	2b11      	cmp	r3, #17
 8006690:	d132      	bne.n	80066f8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a1d      	ldr	r2, [pc, #116]	@ (800670c <HAL_ADC_ConfigChannel+0x1e4>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d125      	bne.n	80066e8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d126      	bne.n	80066f8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	689a      	ldr	r2, [r3, #8]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80066b8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	2b10      	cmp	r3, #16
 80066c0:	d11a      	bne.n	80066f8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80066c2:	4b13      	ldr	r3, [pc, #76]	@ (8006710 <HAL_ADC_ConfigChannel+0x1e8>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a13      	ldr	r2, [pc, #76]	@ (8006714 <HAL_ADC_ConfigChannel+0x1ec>)
 80066c8:	fba2 2303 	umull	r2, r3, r2, r3
 80066cc:	0c9a      	lsrs	r2, r3, #18
 80066ce:	4613      	mov	r3, r2
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	4413      	add	r3, r2
 80066d4:	005b      	lsls	r3, r3, #1
 80066d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80066d8:	e002      	b.n	80066e0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	3b01      	subs	r3, #1
 80066de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1f9      	bne.n	80066da <HAL_ADC_ConfigChannel+0x1b2>
 80066e6:	e007      	b.n	80066f8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ec:	f043 0220 	orr.w	r2, r3, #32
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006700:	7bfb      	ldrb	r3, [r7, #15]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	bc80      	pop	{r7}
 800670a:	4770      	bx	lr
 800670c:	40012400 	.word	0x40012400
 8006710:	20000000 	.word	0x20000000
 8006714:	431bde83 	.word	0x431bde83

08006718 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006724:	2300      	movs	r3, #0
 8006726:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b01      	cmp	r3, #1
 8006734:	d040      	beq.n	80067b8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689a      	ldr	r2, [r3, #8]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f042 0201 	orr.w	r2, r2, #1
 8006744:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006746:	4b1f      	ldr	r3, [pc, #124]	@ (80067c4 <ADC_Enable+0xac>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a1f      	ldr	r2, [pc, #124]	@ (80067c8 <ADC_Enable+0xb0>)
 800674c:	fba2 2303 	umull	r2, r3, r2, r3
 8006750:	0c9b      	lsrs	r3, r3, #18
 8006752:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006754:	e002      	b.n	800675c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	3b01      	subs	r3, #1
 800675a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1f9      	bne.n	8006756 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006762:	f7ff fcf3 	bl	800614c <HAL_GetTick>
 8006766:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006768:	e01f      	b.n	80067aa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800676a:	f7ff fcef 	bl	800614c <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	2b02      	cmp	r3, #2
 8006776:	d918      	bls.n	80067aa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f003 0301 	and.w	r3, r3, #1
 8006782:	2b01      	cmp	r3, #1
 8006784:	d011      	beq.n	80067aa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800678a:	f043 0210 	orr.w	r2, r3, #16
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006796:	f043 0201 	orr.w	r2, r3, #1
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e007      	b.n	80067ba <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d1d8      	bne.n	800676a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20000000 	.word	0x20000000
 80067c8:	431bde83 	.word	0x431bde83

080067cc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067d4:	2300      	movs	r3, #0
 80067d6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 0301 	and.w	r3, r3, #1
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d12e      	bne.n	8006844 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	689a      	ldr	r2, [r3, #8]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f022 0201 	bic.w	r2, r2, #1
 80067f4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80067f6:	f7ff fca9 	bl	800614c <HAL_GetTick>
 80067fa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80067fc:	e01b      	b.n	8006836 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80067fe:	f7ff fca5 	bl	800614c <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	2b02      	cmp	r3, #2
 800680a:	d914      	bls.n	8006836 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	2b01      	cmp	r3, #1
 8006818:	d10d      	bne.n	8006836 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681e:	f043 0210 	orr.w	r2, r3, #16
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682a:	f043 0201 	orr.w	r2, r3, #1
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e007      	b.n	8006846 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b01      	cmp	r3, #1
 8006842:	d0dc      	beq.n	80067fe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006844:	2300      	movs	r3, #0
}
 8006846:	4618      	mov	r0, r3
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b084      	sub	sp, #16
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006860:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006864:	2b00      	cmp	r3, #0
 8006866:	d127      	bne.n	80068b8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800686c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800687e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006882:	d115      	bne.n	80068b0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006888:	2b00      	cmp	r3, #0
 800688a:	d111      	bne.n	80068b0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006890:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800689c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d105      	bne.n	80068b0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a8:	f043 0201 	orr.w	r2, r3, #1
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f7ff fe1d 	bl	80064f0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80068b6:	e004      	b.n	80068c2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6a1b      	ldr	r3, [r3, #32]
 80068bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4798      	blx	r3
}
 80068c2:	bf00      	nop
 80068c4:	3710      	adds	r7, #16
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b084      	sub	sp, #16
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f7ff fe12 	bl	8006502 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068de:	bf00      	nop
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b084      	sub	sp, #16
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006904:	f043 0204 	orr.w	r2, r3, #4
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f7ff fe01 	bl	8006514 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006912:	bf00      	nop
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
	...

0800691c <__NVIC_SetPriorityGrouping>:
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f003 0307 	and.w	r3, r3, #7
 800692a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800692c:	4b0c      	ldr	r3, [pc, #48]	@ (8006960 <__NVIC_SetPriorityGrouping+0x44>)
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006938:	4013      	ands	r3, r2
 800693a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006944:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800694c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800694e:	4a04      	ldr	r2, [pc, #16]	@ (8006960 <__NVIC_SetPriorityGrouping+0x44>)
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	60d3      	str	r3, [r2, #12]
}
 8006954:	bf00      	nop
 8006956:	3714      	adds	r7, #20
 8006958:	46bd      	mov	sp, r7
 800695a:	bc80      	pop	{r7}
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	e000ed00 	.word	0xe000ed00

08006964 <__NVIC_GetPriorityGrouping>:
{
 8006964:	b480      	push	{r7}
 8006966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006968:	4b04      	ldr	r3, [pc, #16]	@ (800697c <__NVIC_GetPriorityGrouping+0x18>)
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	0a1b      	lsrs	r3, r3, #8
 800696e:	f003 0307 	and.w	r3, r3, #7
}
 8006972:	4618      	mov	r0, r3
 8006974:	46bd      	mov	sp, r7
 8006976:	bc80      	pop	{r7}
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	e000ed00 	.word	0xe000ed00

08006980 <__NVIC_EnableIRQ>:
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	4603      	mov	r3, r0
 8006988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800698a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800698e:	2b00      	cmp	r3, #0
 8006990:	db0b      	blt.n	80069aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006992:	79fb      	ldrb	r3, [r7, #7]
 8006994:	f003 021f 	and.w	r2, r3, #31
 8006998:	4906      	ldr	r1, [pc, #24]	@ (80069b4 <__NVIC_EnableIRQ+0x34>)
 800699a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800699e:	095b      	lsrs	r3, r3, #5
 80069a0:	2001      	movs	r0, #1
 80069a2:	fa00 f202 	lsl.w	r2, r0, r2
 80069a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80069aa:	bf00      	nop
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bc80      	pop	{r7}
 80069b2:	4770      	bx	lr
 80069b4:	e000e100 	.word	0xe000e100

080069b8 <__NVIC_SetPriority>:
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	4603      	mov	r3, r0
 80069c0:	6039      	str	r1, [r7, #0]
 80069c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	db0a      	blt.n	80069e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	b2da      	uxtb	r2, r3
 80069d0:	490c      	ldr	r1, [pc, #48]	@ (8006a04 <__NVIC_SetPriority+0x4c>)
 80069d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069d6:	0112      	lsls	r2, r2, #4
 80069d8:	b2d2      	uxtb	r2, r2
 80069da:	440b      	add	r3, r1
 80069dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80069e0:	e00a      	b.n	80069f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	4908      	ldr	r1, [pc, #32]	@ (8006a08 <__NVIC_SetPriority+0x50>)
 80069e8:	79fb      	ldrb	r3, [r7, #7]
 80069ea:	f003 030f 	and.w	r3, r3, #15
 80069ee:	3b04      	subs	r3, #4
 80069f0:	0112      	lsls	r2, r2, #4
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	440b      	add	r3, r1
 80069f6:	761a      	strb	r2, [r3, #24]
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bc80      	pop	{r7}
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	e000e100 	.word	0xe000e100
 8006a08:	e000ed00 	.word	0xe000ed00

08006a0c <NVIC_EncodePriority>:
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b089      	sub	sp, #36	@ 0x24
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	60f8      	str	r0, [r7, #12]
 8006a14:	60b9      	str	r1, [r7, #8]
 8006a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f003 0307 	and.w	r3, r3, #7
 8006a1e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	f1c3 0307 	rsb	r3, r3, #7
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	bf28      	it	cs
 8006a2a:	2304      	movcs	r3, #4
 8006a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	3304      	adds	r3, #4
 8006a32:	2b06      	cmp	r3, #6
 8006a34:	d902      	bls.n	8006a3c <NVIC_EncodePriority+0x30>
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	3b03      	subs	r3, #3
 8006a3a:	e000      	b.n	8006a3e <NVIC_EncodePriority+0x32>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a40:	f04f 32ff 	mov.w	r2, #4294967295
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4a:	43da      	mvns	r2, r3
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	401a      	ands	r2, r3
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a54:	f04f 31ff 	mov.w	r1, #4294967295
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a5e:	43d9      	mvns	r1, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a64:	4313      	orrs	r3, r2
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3724      	adds	r7, #36	@ 0x24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bc80      	pop	{r7}
 8006a6e:	4770      	bx	lr

08006a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f7ff ff4f 	bl	800691c <__NVIC_SetPriorityGrouping>
}
 8006a7e:	bf00      	nop
 8006a80:	3708      	adds	r7, #8
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}

08006a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006a86:	b580      	push	{r7, lr}
 8006a88:	b086      	sub	sp, #24
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	60b9      	str	r1, [r7, #8]
 8006a90:	607a      	str	r2, [r7, #4]
 8006a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006a94:	2300      	movs	r3, #0
 8006a96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006a98:	f7ff ff64 	bl	8006964 <__NVIC_GetPriorityGrouping>
 8006a9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	68b9      	ldr	r1, [r7, #8]
 8006aa2:	6978      	ldr	r0, [r7, #20]
 8006aa4:	f7ff ffb2 	bl	8006a0c <NVIC_EncodePriority>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006aae:	4611      	mov	r1, r2
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7ff ff81 	bl	80069b8 <__NVIC_SetPriority>
}
 8006ab6:	bf00      	nop
 8006ab8:	3718      	adds	r7, #24
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	b082      	sub	sp, #8
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f7ff ff57 	bl	8006980 <__NVIC_EnableIRQ>
}
 8006ad2:	bf00      	nop
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b082      	sub	sp, #8
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d101      	bne.n	8006aec <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e014      	b.n	8006b16 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	791b      	ldrb	r3, [r3, #4]
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d105      	bne.n	8006b02 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7fa fc9f 	bl	8001440 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2202      	movs	r2, #2
 8006b06:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3708      	adds	r7, #8
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
	...

08006b20 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
 8006b2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e092      	b.n	8006c5e <HAL_DAC_Start_DMA+0x13e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	795b      	ldrb	r3, [r3, #5]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d101      	bne.n	8006b44 <HAL_DAC_Start_DMA+0x24>
 8006b40:	2302      	movs	r3, #2
 8006b42:	e08c      	b.n	8006c5e <HAL_DAC_Start_DMA+0x13e>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2201      	movs	r2, #1
 8006b48:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d129      	bne.n	8006baa <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	4a43      	ldr	r2, [pc, #268]	@ (8006c68 <HAL_DAC_Start_DMA+0x148>)
 8006b5c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	4a42      	ldr	r2, [pc, #264]	@ (8006c6c <HAL_DAC_Start_DMA+0x14c>)
 8006b64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	4a41      	ldr	r2, [pc, #260]	@ (8006c70 <HAL_DAC_Start_DMA+0x150>)
 8006b6c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b7c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8006b7e:	6a3b      	ldr	r3, [r7, #32]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d003      	beq.n	8006b8c <HAL_DAC_Start_DMA+0x6c>
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	2b04      	cmp	r3, #4
 8006b88:	d005      	beq.n	8006b96 <HAL_DAC_Start_DMA+0x76>
 8006b8a:	e009      	b.n	8006ba0 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	3308      	adds	r3, #8
 8006b92:	613b      	str	r3, [r7, #16]
        break;
 8006b94:	e033      	b.n	8006bfe <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	613b      	str	r3, [r7, #16]
        break;
 8006b9e:	e02e      	b.n	8006bfe <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	3310      	adds	r3, #16
 8006ba6:	613b      	str	r3, [r7, #16]
        break;
 8006ba8:	e029      	b.n	8006bfe <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	4a31      	ldr	r2, [pc, #196]	@ (8006c74 <HAL_DAC_Start_DMA+0x154>)
 8006bb0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	4a30      	ldr	r2, [pc, #192]	@ (8006c78 <HAL_DAC_Start_DMA+0x158>)
 8006bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8006c7c <HAL_DAC_Start_DMA+0x15c>)
 8006bc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006bd0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8006bd2:	6a3b      	ldr	r3, [r7, #32]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d003      	beq.n	8006be0 <HAL_DAC_Start_DMA+0xc0>
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	2b04      	cmp	r3, #4
 8006bdc:	d005      	beq.n	8006bea <HAL_DAC_Start_DMA+0xca>
 8006bde:	e009      	b.n	8006bf4 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	3314      	adds	r3, #20
 8006be6:	613b      	str	r3, [r7, #16]
        break;
 8006be8:	e009      	b.n	8006bfe <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	3318      	adds	r3, #24
 8006bf0:	613b      	str	r3, [r7, #16]
        break;
 8006bf2:	e004      	b.n	8006bfe <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	331c      	adds	r3, #28
 8006bfa:	613b      	str	r3, [r7, #16]
        break;
 8006bfc:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d109      	bne.n	8006c18 <HAL_DAC_Start_DMA+0xf8>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* DAC_CR_DMAUDRIE1 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6898      	ldr	r0, [r3, #8]
 8006c08:	6879      	ldr	r1, [r7, #4]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	f000 f9a7 	bl	8006f60 <HAL_DMA_Start_IT>
 8006c12:	4603      	mov	r3, r0
 8006c14:	75fb      	strb	r3, [r7, #23]
 8006c16:	e008      	b.n	8006c2a <HAL_DAC_Start_DMA+0x10a>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
#endif /* DAC_CR_DMAUDRIE2 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	68d8      	ldr	r0, [r3, #12]
 8006c1c:	6879      	ldr	r1, [r7, #4]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	f000 f99d 	bl	8006f60 <HAL_DMA_Start_IT>
 8006c26:	4603      	mov	r3, r0
 8006c28:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8006c30:	7dfb      	ldrb	r3, [r7, #23]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d10c      	bne.n	8006c50 <HAL_DAC_Start_DMA+0x130>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6819      	ldr	r1, [r3, #0]
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	f003 0310 	and.w	r3, r3, #16
 8006c42:	2201      	movs	r2, #1
 8006c44:	409a      	lsls	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	601a      	str	r2, [r3, #0]
 8006c4e:	e005      	b.n	8006c5c <HAL_DAC_Start_DMA+0x13c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	f043 0204 	orr.w	r2, r3, #4
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8006c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3718      	adds	r7, #24
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	08006d67 	.word	0x08006d67
 8006c6c:	08006d89 	.word	0x08006d89
 8006c70:	08006da5 	.word	0x08006da5
 8006c74:	08006e09 	.word	0x08006e09
 8006c78:	08006e2b 	.word	0x08006e2b
 8006c7c:	08006e47 	.word	0x08006e47

08006c80 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bc80      	pop	{r7}
 8006c90:	4770      	bx	lr

08006c92 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8006c9a:	bf00      	nop
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bc80      	pop	{r7}
 8006ca2:	4770      	bx	lr

08006ca4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bc80      	pop	{r7}
 8006cb4:	4770      	bx	lr

08006cb6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b089      	sub	sp, #36	@ 0x24
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	60f8      	str	r0, [r7, #12]
 8006cbe:	60b9      	str	r1, [r7, #8]
 8006cc0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d002      	beq.n	8006cd2 <HAL_DAC_ConfigChannel+0x1c>
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e042      	b.n	8006d5c <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	795b      	ldrb	r3, [r3, #5]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d101      	bne.n	8006ce2 <HAL_DAC_ConfigChannel+0x2c>
 8006cde:	2302      	movs	r3, #2
 8006ce0:	e03c      	b.n	8006d5c <HAL_DAC_ConfigChannel+0xa6>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2202      	movs	r2, #2
 8006cec:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f003 0310 	and.w	r3, r3, #16
 8006cfc:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006d00:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8006d04:	43db      	mvns	r3, r3
 8006d06:	69ba      	ldr	r2, [r7, #24]
 8006d08:	4013      	ands	r3, r2
 8006d0a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f003 0310 	and.w	r3, r3, #16
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	fa02 f303 	lsl.w	r3, r2, r3
 8006d24:	69ba      	ldr	r2, [r7, #24]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	6819      	ldr	r1, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f003 0310 	and.w	r3, r3, #16
 8006d3e:	22c0      	movs	r2, #192	@ 0xc0
 8006d40:	fa02 f303 	lsl.w	r3, r2, r3
 8006d44:	43da      	mvns	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	400a      	ands	r2, r1
 8006d4c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006d5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3724      	adds	r7, #36	@ 0x24
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bc80      	pop	{r7}
 8006d64:	4770      	bx	lr

08006d66 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b084      	sub	sp, #16
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d72:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f7ff ff83 	bl	8006c80 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	711a      	strb	r2, [r3, #4]
}
 8006d80:	bf00      	nop
 8006d82:	3710      	adds	r7, #16
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d94:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff ff7b 	bl	8006c92 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8006d9c:	bf00      	nop
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	f043 0204 	orr.w	r2, r3, #4
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f7ff ff70 	bl	8006ca4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	711a      	strb	r2, [r3, #4]
}
 8006dca:	bf00      	nop
 8006dcc:	3710      	adds	r7, #16
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b083      	sub	sp, #12
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8006dda:	bf00      	nop
 8006ddc:	370c      	adds	r7, #12
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bc80      	pop	{r7}
 8006de2:	4770      	bx	lr

08006de4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bc80      	pop	{r7}
 8006df4:	4770      	bx	lr

08006df6 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b083      	sub	sp, #12
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8006dfe:	bf00      	nop
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bc80      	pop	{r7}
 8006e06:	4770      	bx	lr

08006e08 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b084      	sub	sp, #16
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e14:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8006e16:	68f8      	ldr	r0, [r7, #12]
 8006e18:	f7ff ffdb 	bl	8006dd2 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	711a      	strb	r2, [r3, #4]
}
 8006e22:	bf00      	nop
 8006e24:	3710      	adds	r7, #16
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}

08006e2a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8006e2a:	b580      	push	{r7, lr}
 8006e2c:	b084      	sub	sp, #16
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e36:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f7ff ffd3 	bl	8006de4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8006e3e:	bf00      	nop
 8006e40:	3710      	adds	r7, #16
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}

08006e46 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b084      	sub	sp, #16
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	f043 0204 	orr.w	r2, r3, #4
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f7ff ffc8 	bl	8006df6 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	711a      	strb	r2, [r3, #4]
}
 8006e6c:	bf00      	nop
 8006e6e:	3710      	adds	r7, #16
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d101      	bne.n	8006e8a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e059      	b.n	8006f3e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	4b2d      	ldr	r3, [pc, #180]	@ (8006f48 <HAL_DMA_Init+0xd4>)
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d80f      	bhi.n	8006eb6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	4b2b      	ldr	r3, [pc, #172]	@ (8006f4c <HAL_DMA_Init+0xd8>)
 8006e9e:	4413      	add	r3, r2
 8006ea0:	4a2b      	ldr	r2, [pc, #172]	@ (8006f50 <HAL_DMA_Init+0xdc>)
 8006ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea6:	091b      	lsrs	r3, r3, #4
 8006ea8:	009a      	lsls	r2, r3, #2
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a28      	ldr	r2, [pc, #160]	@ (8006f54 <HAL_DMA_Init+0xe0>)
 8006eb2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006eb4:	e00e      	b.n	8006ed4 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	4b26      	ldr	r3, [pc, #152]	@ (8006f58 <HAL_DMA_Init+0xe4>)
 8006ebe:	4413      	add	r3, r2
 8006ec0:	4a23      	ldr	r2, [pc, #140]	@ (8006f50 <HAL_DMA_Init+0xdc>)
 8006ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec6:	091b      	lsrs	r3, r3, #4
 8006ec8:	009a      	lsls	r2, r3, #2
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a22      	ldr	r2, [pc, #136]	@ (8006f5c <HAL_DMA_Init+0xe8>)
 8006ed2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006eea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006eee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006ef8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3714      	adds	r7, #20
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bc80      	pop	{r7}
 8006f46:	4770      	bx	lr
 8006f48:	40020407 	.word	0x40020407
 8006f4c:	bffdfff8 	.word	0xbffdfff8
 8006f50:	cccccccd 	.word	0xcccccccd
 8006f54:	40020000 	.word	0x40020000
 8006f58:	bffdfbf8 	.word	0xbffdfbf8
 8006f5c:	40020400 	.word	0x40020400

08006f60 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
 8006f6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d101      	bne.n	8006f80 <HAL_DMA_Start_IT+0x20>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	e04b      	b.n	8007018 <HAL_DMA_Start_IT+0xb8>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d13a      	bne.n	800700a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f022 0201 	bic.w	r2, r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	68b9      	ldr	r1, [r7, #8]
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 fa6d 	bl	8007498 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d008      	beq.n	8006fd8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 020e 	orr.w	r2, r2, #14
 8006fd4:	601a      	str	r2, [r3, #0]
 8006fd6:	e00f      	b.n	8006ff8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0204 	bic.w	r2, r2, #4
 8006fe6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f042 020a 	orr.w	r2, r2, #10
 8006ff6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f042 0201 	orr.w	r2, r2, #1
 8007006:	601a      	str	r2, [r3, #0]
 8007008:	e005      	b.n	8007016 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8007012:	2302      	movs	r3, #2
 8007014:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8007016:	7dfb      	ldrb	r3, [r7, #23]
}
 8007018:	4618      	mov	r0, r3
 800701a:	3718      	adds	r7, #24
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703c:	2204      	movs	r2, #4
 800703e:	409a      	lsls	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	4013      	ands	r3, r2
 8007044:	2b00      	cmp	r3, #0
 8007046:	f000 80f1 	beq.w	800722c <HAL_DMA_IRQHandler+0x20c>
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	f003 0304 	and.w	r3, r3, #4
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 80eb 	beq.w	800722c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 0320 	and.w	r3, r3, #32
 8007060:	2b00      	cmp	r3, #0
 8007062:	d107      	bne.n	8007074 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 0204 	bic.w	r2, r2, #4
 8007072:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	4b5f      	ldr	r3, [pc, #380]	@ (80071f8 <HAL_DMA_IRQHandler+0x1d8>)
 800707c:	429a      	cmp	r2, r3
 800707e:	d958      	bls.n	8007132 <HAL_DMA_IRQHandler+0x112>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a5d      	ldr	r2, [pc, #372]	@ (80071fc <HAL_DMA_IRQHandler+0x1dc>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d04f      	beq.n	800712a <HAL_DMA_IRQHandler+0x10a>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a5c      	ldr	r2, [pc, #368]	@ (8007200 <HAL_DMA_IRQHandler+0x1e0>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d048      	beq.n	8007126 <HAL_DMA_IRQHandler+0x106>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a5a      	ldr	r2, [pc, #360]	@ (8007204 <HAL_DMA_IRQHandler+0x1e4>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d040      	beq.n	8007120 <HAL_DMA_IRQHandler+0x100>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a59      	ldr	r2, [pc, #356]	@ (8007208 <HAL_DMA_IRQHandler+0x1e8>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d038      	beq.n	800711a <HAL_DMA_IRQHandler+0xfa>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a57      	ldr	r2, [pc, #348]	@ (800720c <HAL_DMA_IRQHandler+0x1ec>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d030      	beq.n	8007114 <HAL_DMA_IRQHandler+0xf4>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a56      	ldr	r2, [pc, #344]	@ (8007210 <HAL_DMA_IRQHandler+0x1f0>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d028      	beq.n	800710e <HAL_DMA_IRQHandler+0xee>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a4d      	ldr	r2, [pc, #308]	@ (80071f8 <HAL_DMA_IRQHandler+0x1d8>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d020      	beq.n	8007108 <HAL_DMA_IRQHandler+0xe8>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a52      	ldr	r2, [pc, #328]	@ (8007214 <HAL_DMA_IRQHandler+0x1f4>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d019      	beq.n	8007104 <HAL_DMA_IRQHandler+0xe4>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a50      	ldr	r2, [pc, #320]	@ (8007218 <HAL_DMA_IRQHandler+0x1f8>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d012      	beq.n	8007100 <HAL_DMA_IRQHandler+0xe0>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a4f      	ldr	r2, [pc, #316]	@ (800721c <HAL_DMA_IRQHandler+0x1fc>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d00a      	beq.n	80070fa <HAL_DMA_IRQHandler+0xda>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a4d      	ldr	r2, [pc, #308]	@ (8007220 <HAL_DMA_IRQHandler+0x200>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d102      	bne.n	80070f4 <HAL_DMA_IRQHandler+0xd4>
 80070ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80070f2:	e01b      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 80070f4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80070f8:	e018      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 80070fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070fe:	e015      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 8007100:	2340      	movs	r3, #64	@ 0x40
 8007102:	e013      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 8007104:	2304      	movs	r3, #4
 8007106:	e011      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 8007108:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800710c:	e00e      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 800710e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007112:	e00b      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 8007114:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8007118:	e008      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 800711a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800711e:	e005      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 8007120:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007124:	e002      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 8007126:	2340      	movs	r3, #64	@ 0x40
 8007128:	e000      	b.n	800712c <HAL_DMA_IRQHandler+0x10c>
 800712a:	2304      	movs	r3, #4
 800712c:	4a3d      	ldr	r2, [pc, #244]	@ (8007224 <HAL_DMA_IRQHandler+0x204>)
 800712e:	6053      	str	r3, [r2, #4]
 8007130:	e057      	b.n	80071e2 <HAL_DMA_IRQHandler+0x1c2>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a31      	ldr	r2, [pc, #196]	@ (80071fc <HAL_DMA_IRQHandler+0x1dc>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d04f      	beq.n	80071dc <HAL_DMA_IRQHandler+0x1bc>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a2f      	ldr	r2, [pc, #188]	@ (8007200 <HAL_DMA_IRQHandler+0x1e0>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d048      	beq.n	80071d8 <HAL_DMA_IRQHandler+0x1b8>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a2e      	ldr	r2, [pc, #184]	@ (8007204 <HAL_DMA_IRQHandler+0x1e4>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d040      	beq.n	80071d2 <HAL_DMA_IRQHandler+0x1b2>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a2c      	ldr	r2, [pc, #176]	@ (8007208 <HAL_DMA_IRQHandler+0x1e8>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d038      	beq.n	80071cc <HAL_DMA_IRQHandler+0x1ac>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a2b      	ldr	r2, [pc, #172]	@ (800720c <HAL_DMA_IRQHandler+0x1ec>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d030      	beq.n	80071c6 <HAL_DMA_IRQHandler+0x1a6>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a29      	ldr	r2, [pc, #164]	@ (8007210 <HAL_DMA_IRQHandler+0x1f0>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d028      	beq.n	80071c0 <HAL_DMA_IRQHandler+0x1a0>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a21      	ldr	r2, [pc, #132]	@ (80071f8 <HAL_DMA_IRQHandler+0x1d8>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d020      	beq.n	80071ba <HAL_DMA_IRQHandler+0x19a>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a25      	ldr	r2, [pc, #148]	@ (8007214 <HAL_DMA_IRQHandler+0x1f4>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d019      	beq.n	80071b6 <HAL_DMA_IRQHandler+0x196>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a24      	ldr	r2, [pc, #144]	@ (8007218 <HAL_DMA_IRQHandler+0x1f8>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d012      	beq.n	80071b2 <HAL_DMA_IRQHandler+0x192>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a22      	ldr	r2, [pc, #136]	@ (800721c <HAL_DMA_IRQHandler+0x1fc>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d00a      	beq.n	80071ac <HAL_DMA_IRQHandler+0x18c>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a21      	ldr	r2, [pc, #132]	@ (8007220 <HAL_DMA_IRQHandler+0x200>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d102      	bne.n	80071a6 <HAL_DMA_IRQHandler+0x186>
 80071a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80071a4:	e01b      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071a6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80071aa:	e018      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071b0:	e015      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071b2:	2340      	movs	r3, #64	@ 0x40
 80071b4:	e013      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071b6:	2304      	movs	r3, #4
 80071b8:	e011      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80071be:	e00e      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071c0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80071c4:	e00b      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071c6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80071ca:	e008      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80071d0:	e005      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071d6:	e002      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071d8:	2340      	movs	r3, #64	@ 0x40
 80071da:	e000      	b.n	80071de <HAL_DMA_IRQHandler+0x1be>
 80071dc:	2304      	movs	r3, #4
 80071de:	4a12      	ldr	r2, [pc, #72]	@ (8007228 <HAL_DMA_IRQHandler+0x208>)
 80071e0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 8136 	beq.w	8007458 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80071f4:	e130      	b.n	8007458 <HAL_DMA_IRQHandler+0x438>
 80071f6:	bf00      	nop
 80071f8:	40020080 	.word	0x40020080
 80071fc:	40020008 	.word	0x40020008
 8007200:	4002001c 	.word	0x4002001c
 8007204:	40020030 	.word	0x40020030
 8007208:	40020044 	.word	0x40020044
 800720c:	40020058 	.word	0x40020058
 8007210:	4002006c 	.word	0x4002006c
 8007214:	40020408 	.word	0x40020408
 8007218:	4002041c 	.word	0x4002041c
 800721c:	40020430 	.word	0x40020430
 8007220:	40020444 	.word	0x40020444
 8007224:	40020400 	.word	0x40020400
 8007228:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007230:	2202      	movs	r2, #2
 8007232:	409a      	lsls	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	4013      	ands	r3, r2
 8007238:	2b00      	cmp	r3, #0
 800723a:	f000 80dd 	beq.w	80073f8 <HAL_DMA_IRQHandler+0x3d8>
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 80d7 	beq.w	80073f8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0320 	and.w	r3, r3, #32
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10b      	bne.n	8007270 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f022 020a 	bic.w	r2, r2, #10
 8007266:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	461a      	mov	r2, r3
 8007276:	4b7b      	ldr	r3, [pc, #492]	@ (8007464 <HAL_DMA_IRQHandler+0x444>)
 8007278:	429a      	cmp	r2, r3
 800727a:	d958      	bls.n	800732e <HAL_DMA_IRQHandler+0x30e>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a79      	ldr	r2, [pc, #484]	@ (8007468 <HAL_DMA_IRQHandler+0x448>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d04f      	beq.n	8007326 <HAL_DMA_IRQHandler+0x306>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a78      	ldr	r2, [pc, #480]	@ (800746c <HAL_DMA_IRQHandler+0x44c>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d048      	beq.n	8007322 <HAL_DMA_IRQHandler+0x302>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a76      	ldr	r2, [pc, #472]	@ (8007470 <HAL_DMA_IRQHandler+0x450>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d040      	beq.n	800731c <HAL_DMA_IRQHandler+0x2fc>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a75      	ldr	r2, [pc, #468]	@ (8007474 <HAL_DMA_IRQHandler+0x454>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d038      	beq.n	8007316 <HAL_DMA_IRQHandler+0x2f6>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a73      	ldr	r2, [pc, #460]	@ (8007478 <HAL_DMA_IRQHandler+0x458>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d030      	beq.n	8007310 <HAL_DMA_IRQHandler+0x2f0>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a72      	ldr	r2, [pc, #456]	@ (800747c <HAL_DMA_IRQHandler+0x45c>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d028      	beq.n	800730a <HAL_DMA_IRQHandler+0x2ea>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a69      	ldr	r2, [pc, #420]	@ (8007464 <HAL_DMA_IRQHandler+0x444>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d020      	beq.n	8007304 <HAL_DMA_IRQHandler+0x2e4>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a6e      	ldr	r2, [pc, #440]	@ (8007480 <HAL_DMA_IRQHandler+0x460>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d019      	beq.n	8007300 <HAL_DMA_IRQHandler+0x2e0>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a6c      	ldr	r2, [pc, #432]	@ (8007484 <HAL_DMA_IRQHandler+0x464>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d012      	beq.n	80072fc <HAL_DMA_IRQHandler+0x2dc>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a6b      	ldr	r2, [pc, #428]	@ (8007488 <HAL_DMA_IRQHandler+0x468>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d00a      	beq.n	80072f6 <HAL_DMA_IRQHandler+0x2d6>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a69      	ldr	r2, [pc, #420]	@ (800748c <HAL_DMA_IRQHandler+0x46c>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d102      	bne.n	80072f0 <HAL_DMA_IRQHandler+0x2d0>
 80072ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80072ee:	e01b      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 80072f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80072f4:	e018      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 80072f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80072fa:	e015      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 80072fc:	2320      	movs	r3, #32
 80072fe:	e013      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 8007300:	2302      	movs	r3, #2
 8007302:	e011      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 8007304:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007308:	e00e      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 800730a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800730e:	e00b      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 8007310:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007314:	e008      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 8007316:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800731a:	e005      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 800731c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007320:	e002      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 8007322:	2320      	movs	r3, #32
 8007324:	e000      	b.n	8007328 <HAL_DMA_IRQHandler+0x308>
 8007326:	2302      	movs	r3, #2
 8007328:	4a59      	ldr	r2, [pc, #356]	@ (8007490 <HAL_DMA_IRQHandler+0x470>)
 800732a:	6053      	str	r3, [r2, #4]
 800732c:	e057      	b.n	80073de <HAL_DMA_IRQHandler+0x3be>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a4d      	ldr	r2, [pc, #308]	@ (8007468 <HAL_DMA_IRQHandler+0x448>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d04f      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x3b8>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a4b      	ldr	r2, [pc, #300]	@ (800746c <HAL_DMA_IRQHandler+0x44c>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d048      	beq.n	80073d4 <HAL_DMA_IRQHandler+0x3b4>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a4a      	ldr	r2, [pc, #296]	@ (8007470 <HAL_DMA_IRQHandler+0x450>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d040      	beq.n	80073ce <HAL_DMA_IRQHandler+0x3ae>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a48      	ldr	r2, [pc, #288]	@ (8007474 <HAL_DMA_IRQHandler+0x454>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d038      	beq.n	80073c8 <HAL_DMA_IRQHandler+0x3a8>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a47      	ldr	r2, [pc, #284]	@ (8007478 <HAL_DMA_IRQHandler+0x458>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d030      	beq.n	80073c2 <HAL_DMA_IRQHandler+0x3a2>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a45      	ldr	r2, [pc, #276]	@ (800747c <HAL_DMA_IRQHandler+0x45c>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d028      	beq.n	80073bc <HAL_DMA_IRQHandler+0x39c>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a3d      	ldr	r2, [pc, #244]	@ (8007464 <HAL_DMA_IRQHandler+0x444>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d020      	beq.n	80073b6 <HAL_DMA_IRQHandler+0x396>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a41      	ldr	r2, [pc, #260]	@ (8007480 <HAL_DMA_IRQHandler+0x460>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d019      	beq.n	80073b2 <HAL_DMA_IRQHandler+0x392>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a40      	ldr	r2, [pc, #256]	@ (8007484 <HAL_DMA_IRQHandler+0x464>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d012      	beq.n	80073ae <HAL_DMA_IRQHandler+0x38e>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a3e      	ldr	r2, [pc, #248]	@ (8007488 <HAL_DMA_IRQHandler+0x468>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d00a      	beq.n	80073a8 <HAL_DMA_IRQHandler+0x388>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a3d      	ldr	r2, [pc, #244]	@ (800748c <HAL_DMA_IRQHandler+0x46c>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d102      	bne.n	80073a2 <HAL_DMA_IRQHandler+0x382>
 800739c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80073a0:	e01b      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80073a6:	e018      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073ac:	e015      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073ae:	2320      	movs	r3, #32
 80073b0:	e013      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073b2:	2302      	movs	r3, #2
 80073b4:	e011      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073ba:	e00e      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80073c0:	e00b      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80073c6:	e008      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80073cc:	e005      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073d2:	e002      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073d4:	2320      	movs	r3, #32
 80073d6:	e000      	b.n	80073da <HAL_DMA_IRQHandler+0x3ba>
 80073d8:	2302      	movs	r3, #2
 80073da:	4a2e      	ldr	r2, [pc, #184]	@ (8007494 <HAL_DMA_IRQHandler+0x474>)
 80073dc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d034      	beq.n	8007458 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80073f6:	e02f      	b.n	8007458 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073fc:	2208      	movs	r2, #8
 80073fe:	409a      	lsls	r2, r3
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	4013      	ands	r3, r2
 8007404:	2b00      	cmp	r3, #0
 8007406:	d028      	beq.n	800745a <HAL_DMA_IRQHandler+0x43a>
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	f003 0308 	and.w	r3, r3, #8
 800740e:	2b00      	cmp	r3, #0
 8007410:	d023      	beq.n	800745a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 020e 	bic.w	r2, r2, #14
 8007420:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800742a:	2101      	movs	r1, #1
 800742c:	fa01 f202 	lsl.w	r2, r1, r2
 8007430:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744c:	2b00      	cmp	r3, #0
 800744e:	d004      	beq.n	800745a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	4798      	blx	r3
    }
  }
  return;
 8007458:	bf00      	nop
 800745a:	bf00      	nop
}
 800745c:	3710      	adds	r7, #16
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	40020080 	.word	0x40020080
 8007468:	40020008 	.word	0x40020008
 800746c:	4002001c 	.word	0x4002001c
 8007470:	40020030 	.word	0x40020030
 8007474:	40020044 	.word	0x40020044
 8007478:	40020058 	.word	0x40020058
 800747c:	4002006c 	.word	0x4002006c
 8007480:	40020408 	.word	0x40020408
 8007484:	4002041c 	.word	0x4002041c
 8007488:	40020430 	.word	0x40020430
 800748c:	40020444 	.word	0x40020444
 8007490:	40020400 	.word	0x40020400
 8007494:	40020000 	.word	0x40020000

08007498 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	607a      	str	r2, [r7, #4]
 80074a4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ae:	2101      	movs	r1, #1
 80074b0:	fa01 f202 	lsl.w	r2, r1, r2
 80074b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	2b10      	cmp	r3, #16
 80074c4:	d108      	bne.n	80074d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80074d6:	e007      	b.n	80074e8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	60da      	str	r2, [r3, #12]
}
 80074e8:	bf00      	nop
 80074ea:	3714      	adds	r7, #20
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bc80      	pop	{r7}
 80074f0:	4770      	bx	lr
	...

080074f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b08b      	sub	sp, #44	@ 0x2c
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
 80074fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80074fe:	2300      	movs	r3, #0
 8007500:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007502:	2300      	movs	r3, #0
 8007504:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007506:	e179      	b.n	80077fc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007508:	2201      	movs	r2, #1
 800750a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800750c:	fa02 f303 	lsl.w	r3, r2, r3
 8007510:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	69fa      	ldr	r2, [r7, #28]
 8007518:	4013      	ands	r3, r2
 800751a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800751c:	69ba      	ldr	r2, [r7, #24]
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	429a      	cmp	r2, r3
 8007522:	f040 8168 	bne.w	80077f6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	4a96      	ldr	r2, [pc, #600]	@ (8007784 <HAL_GPIO_Init+0x290>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d05e      	beq.n	80075ee <HAL_GPIO_Init+0xfa>
 8007530:	4a94      	ldr	r2, [pc, #592]	@ (8007784 <HAL_GPIO_Init+0x290>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d875      	bhi.n	8007622 <HAL_GPIO_Init+0x12e>
 8007536:	4a94      	ldr	r2, [pc, #592]	@ (8007788 <HAL_GPIO_Init+0x294>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d058      	beq.n	80075ee <HAL_GPIO_Init+0xfa>
 800753c:	4a92      	ldr	r2, [pc, #584]	@ (8007788 <HAL_GPIO_Init+0x294>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d86f      	bhi.n	8007622 <HAL_GPIO_Init+0x12e>
 8007542:	4a92      	ldr	r2, [pc, #584]	@ (800778c <HAL_GPIO_Init+0x298>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d052      	beq.n	80075ee <HAL_GPIO_Init+0xfa>
 8007548:	4a90      	ldr	r2, [pc, #576]	@ (800778c <HAL_GPIO_Init+0x298>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d869      	bhi.n	8007622 <HAL_GPIO_Init+0x12e>
 800754e:	4a90      	ldr	r2, [pc, #576]	@ (8007790 <HAL_GPIO_Init+0x29c>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d04c      	beq.n	80075ee <HAL_GPIO_Init+0xfa>
 8007554:	4a8e      	ldr	r2, [pc, #568]	@ (8007790 <HAL_GPIO_Init+0x29c>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d863      	bhi.n	8007622 <HAL_GPIO_Init+0x12e>
 800755a:	4a8e      	ldr	r2, [pc, #568]	@ (8007794 <HAL_GPIO_Init+0x2a0>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d046      	beq.n	80075ee <HAL_GPIO_Init+0xfa>
 8007560:	4a8c      	ldr	r2, [pc, #560]	@ (8007794 <HAL_GPIO_Init+0x2a0>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d85d      	bhi.n	8007622 <HAL_GPIO_Init+0x12e>
 8007566:	2b12      	cmp	r3, #18
 8007568:	d82a      	bhi.n	80075c0 <HAL_GPIO_Init+0xcc>
 800756a:	2b12      	cmp	r3, #18
 800756c:	d859      	bhi.n	8007622 <HAL_GPIO_Init+0x12e>
 800756e:	a201      	add	r2, pc, #4	@ (adr r2, 8007574 <HAL_GPIO_Init+0x80>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	080075ef 	.word	0x080075ef
 8007578:	080075c9 	.word	0x080075c9
 800757c:	080075db 	.word	0x080075db
 8007580:	0800761d 	.word	0x0800761d
 8007584:	08007623 	.word	0x08007623
 8007588:	08007623 	.word	0x08007623
 800758c:	08007623 	.word	0x08007623
 8007590:	08007623 	.word	0x08007623
 8007594:	08007623 	.word	0x08007623
 8007598:	08007623 	.word	0x08007623
 800759c:	08007623 	.word	0x08007623
 80075a0:	08007623 	.word	0x08007623
 80075a4:	08007623 	.word	0x08007623
 80075a8:	08007623 	.word	0x08007623
 80075ac:	08007623 	.word	0x08007623
 80075b0:	08007623 	.word	0x08007623
 80075b4:	08007623 	.word	0x08007623
 80075b8:	080075d1 	.word	0x080075d1
 80075bc:	080075e5 	.word	0x080075e5
 80075c0:	4a75      	ldr	r2, [pc, #468]	@ (8007798 <HAL_GPIO_Init+0x2a4>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d013      	beq.n	80075ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80075c6:	e02c      	b.n	8007622 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	623b      	str	r3, [r7, #32]
          break;
 80075ce:	e029      	b.n	8007624 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	3304      	adds	r3, #4
 80075d6:	623b      	str	r3, [r7, #32]
          break;
 80075d8:	e024      	b.n	8007624 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	3308      	adds	r3, #8
 80075e0:	623b      	str	r3, [r7, #32]
          break;
 80075e2:	e01f      	b.n	8007624 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	330c      	adds	r3, #12
 80075ea:	623b      	str	r3, [r7, #32]
          break;
 80075ec:	e01a      	b.n	8007624 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d102      	bne.n	80075fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80075f6:	2304      	movs	r3, #4
 80075f8:	623b      	str	r3, [r7, #32]
          break;
 80075fa:	e013      	b.n	8007624 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d105      	bne.n	8007610 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007604:	2308      	movs	r3, #8
 8007606:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	69fa      	ldr	r2, [r7, #28]
 800760c:	611a      	str	r2, [r3, #16]
          break;
 800760e:	e009      	b.n	8007624 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007610:	2308      	movs	r3, #8
 8007612:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	69fa      	ldr	r2, [r7, #28]
 8007618:	615a      	str	r2, [r3, #20]
          break;
 800761a:	e003      	b.n	8007624 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800761c:	2300      	movs	r3, #0
 800761e:	623b      	str	r3, [r7, #32]
          break;
 8007620:	e000      	b.n	8007624 <HAL_GPIO_Init+0x130>
          break;
 8007622:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	2bff      	cmp	r3, #255	@ 0xff
 8007628:	d801      	bhi.n	800762e <HAL_GPIO_Init+0x13a>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	e001      	b.n	8007632 <HAL_GPIO_Init+0x13e>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	3304      	adds	r3, #4
 8007632:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	2bff      	cmp	r3, #255	@ 0xff
 8007638:	d802      	bhi.n	8007640 <HAL_GPIO_Init+0x14c>
 800763a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	e002      	b.n	8007646 <HAL_GPIO_Init+0x152>
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007642:	3b08      	subs	r3, #8
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	210f      	movs	r1, #15
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	fa01 f303 	lsl.w	r3, r1, r3
 8007654:	43db      	mvns	r3, r3
 8007656:	401a      	ands	r2, r3
 8007658:	6a39      	ldr	r1, [r7, #32]
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	fa01 f303 	lsl.w	r3, r1, r3
 8007660:	431a      	orrs	r2, r3
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800766e:	2b00      	cmp	r3, #0
 8007670:	f000 80c1 	beq.w	80077f6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007674:	4b49      	ldr	r3, [pc, #292]	@ (800779c <HAL_GPIO_Init+0x2a8>)
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	4a48      	ldr	r2, [pc, #288]	@ (800779c <HAL_GPIO_Init+0x2a8>)
 800767a:	f043 0301 	orr.w	r3, r3, #1
 800767e:	6193      	str	r3, [r2, #24]
 8007680:	4b46      	ldr	r3, [pc, #280]	@ (800779c <HAL_GPIO_Init+0x2a8>)
 8007682:	699b      	ldr	r3, [r3, #24]
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	60bb      	str	r3, [r7, #8]
 800768a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800768c:	4a44      	ldr	r2, [pc, #272]	@ (80077a0 <HAL_GPIO_Init+0x2ac>)
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	089b      	lsrs	r3, r3, #2
 8007692:	3302      	adds	r3, #2
 8007694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007698:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800769a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769c:	f003 0303 	and.w	r3, r3, #3
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	220f      	movs	r2, #15
 80076a4:	fa02 f303 	lsl.w	r3, r2, r3
 80076a8:	43db      	mvns	r3, r3
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	4013      	ands	r3, r2
 80076ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a3c      	ldr	r2, [pc, #240]	@ (80077a4 <HAL_GPIO_Init+0x2b0>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d01f      	beq.n	80076f8 <HAL_GPIO_Init+0x204>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a3b      	ldr	r2, [pc, #236]	@ (80077a8 <HAL_GPIO_Init+0x2b4>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d019      	beq.n	80076f4 <HAL_GPIO_Init+0x200>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a3a      	ldr	r2, [pc, #232]	@ (80077ac <HAL_GPIO_Init+0x2b8>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d013      	beq.n	80076f0 <HAL_GPIO_Init+0x1fc>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a39      	ldr	r2, [pc, #228]	@ (80077b0 <HAL_GPIO_Init+0x2bc>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d00d      	beq.n	80076ec <HAL_GPIO_Init+0x1f8>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a38      	ldr	r2, [pc, #224]	@ (80077b4 <HAL_GPIO_Init+0x2c0>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d007      	beq.n	80076e8 <HAL_GPIO_Init+0x1f4>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a37      	ldr	r2, [pc, #220]	@ (80077b8 <HAL_GPIO_Init+0x2c4>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d101      	bne.n	80076e4 <HAL_GPIO_Init+0x1f0>
 80076e0:	2305      	movs	r3, #5
 80076e2:	e00a      	b.n	80076fa <HAL_GPIO_Init+0x206>
 80076e4:	2306      	movs	r3, #6
 80076e6:	e008      	b.n	80076fa <HAL_GPIO_Init+0x206>
 80076e8:	2304      	movs	r3, #4
 80076ea:	e006      	b.n	80076fa <HAL_GPIO_Init+0x206>
 80076ec:	2303      	movs	r3, #3
 80076ee:	e004      	b.n	80076fa <HAL_GPIO_Init+0x206>
 80076f0:	2302      	movs	r3, #2
 80076f2:	e002      	b.n	80076fa <HAL_GPIO_Init+0x206>
 80076f4:	2301      	movs	r3, #1
 80076f6:	e000      	b.n	80076fa <HAL_GPIO_Init+0x206>
 80076f8:	2300      	movs	r3, #0
 80076fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076fc:	f002 0203 	and.w	r2, r2, #3
 8007700:	0092      	lsls	r2, r2, #2
 8007702:	4093      	lsls	r3, r2
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	4313      	orrs	r3, r2
 8007708:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800770a:	4925      	ldr	r1, [pc, #148]	@ (80077a0 <HAL_GPIO_Init+0x2ac>)
 800770c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770e:	089b      	lsrs	r3, r3, #2
 8007710:	3302      	adds	r3, #2
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d006      	beq.n	8007732 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007724:	4b25      	ldr	r3, [pc, #148]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 8007726:	689a      	ldr	r2, [r3, #8]
 8007728:	4924      	ldr	r1, [pc, #144]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	4313      	orrs	r3, r2
 800772e:	608b      	str	r3, [r1, #8]
 8007730:	e006      	b.n	8007740 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007732:	4b22      	ldr	r3, [pc, #136]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 8007734:	689a      	ldr	r2, [r3, #8]
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	43db      	mvns	r3, r3
 800773a:	4920      	ldr	r1, [pc, #128]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 800773c:	4013      	ands	r3, r2
 800773e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007748:	2b00      	cmp	r3, #0
 800774a:	d006      	beq.n	800775a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800774c:	4b1b      	ldr	r3, [pc, #108]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	491a      	ldr	r1, [pc, #104]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	4313      	orrs	r3, r2
 8007756:	60cb      	str	r3, [r1, #12]
 8007758:	e006      	b.n	8007768 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800775a:	4b18      	ldr	r3, [pc, #96]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 800775c:	68da      	ldr	r2, [r3, #12]
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	43db      	mvns	r3, r3
 8007762:	4916      	ldr	r1, [pc, #88]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 8007764:	4013      	ands	r3, r2
 8007766:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007770:	2b00      	cmp	r3, #0
 8007772:	d025      	beq.n	80077c0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007774:	4b11      	ldr	r3, [pc, #68]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 8007776:	685a      	ldr	r2, [r3, #4]
 8007778:	4910      	ldr	r1, [pc, #64]	@ (80077bc <HAL_GPIO_Init+0x2c8>)
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	4313      	orrs	r3, r2
 800777e:	604b      	str	r3, [r1, #4]
 8007780:	e025      	b.n	80077ce <HAL_GPIO_Init+0x2da>
 8007782:	bf00      	nop
 8007784:	10320000 	.word	0x10320000
 8007788:	10310000 	.word	0x10310000
 800778c:	10220000 	.word	0x10220000
 8007790:	10210000 	.word	0x10210000
 8007794:	10120000 	.word	0x10120000
 8007798:	10110000 	.word	0x10110000
 800779c:	40021000 	.word	0x40021000
 80077a0:	40010000 	.word	0x40010000
 80077a4:	40010800 	.word	0x40010800
 80077a8:	40010c00 	.word	0x40010c00
 80077ac:	40011000 	.word	0x40011000
 80077b0:	40011400 	.word	0x40011400
 80077b4:	40011800 	.word	0x40011800
 80077b8:	40011c00 	.word	0x40011c00
 80077bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80077c0:	4b15      	ldr	r3, [pc, #84]	@ (8007818 <HAL_GPIO_Init+0x324>)
 80077c2:	685a      	ldr	r2, [r3, #4]
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	43db      	mvns	r3, r3
 80077c8:	4913      	ldr	r1, [pc, #76]	@ (8007818 <HAL_GPIO_Init+0x324>)
 80077ca:	4013      	ands	r3, r2
 80077cc:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d006      	beq.n	80077e8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80077da:	4b0f      	ldr	r3, [pc, #60]	@ (8007818 <HAL_GPIO_Init+0x324>)
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	490e      	ldr	r1, [pc, #56]	@ (8007818 <HAL_GPIO_Init+0x324>)
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	600b      	str	r3, [r1, #0]
 80077e6:	e006      	b.n	80077f6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80077e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007818 <HAL_GPIO_Init+0x324>)
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	43db      	mvns	r3, r3
 80077f0:	4909      	ldr	r1, [pc, #36]	@ (8007818 <HAL_GPIO_Init+0x324>)
 80077f2:	4013      	ands	r3, r2
 80077f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80077f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f8:	3301      	adds	r3, #1
 80077fa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007802:	fa22 f303 	lsr.w	r3, r2, r3
 8007806:	2b00      	cmp	r3, #0
 8007808:	f47f ae7e 	bne.w	8007508 <HAL_GPIO_Init+0x14>
  }
}
 800780c:	bf00      	nop
 800780e:	bf00      	nop
 8007810:	372c      	adds	r7, #44	@ 0x2c
 8007812:	46bd      	mov	sp, r7
 8007814:	bc80      	pop	{r7}
 8007816:	4770      	bx	lr
 8007818:	40010400 	.word	0x40010400

0800781c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800781c:	b480      	push	{r7}
 800781e:	b085      	sub	sp, #20
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	460b      	mov	r3, r1
 8007826:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	689a      	ldr	r2, [r3, #8]
 800782c:	887b      	ldrh	r3, [r7, #2]
 800782e:	4013      	ands	r3, r2
 8007830:	2b00      	cmp	r3, #0
 8007832:	d002      	beq.n	800783a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007834:	2301      	movs	r3, #1
 8007836:	73fb      	strb	r3, [r7, #15]
 8007838:	e001      	b.n	800783e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800783a:	2300      	movs	r3, #0
 800783c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800783e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007840:	4618      	mov	r0, r3
 8007842:	3714      	adds	r7, #20
 8007844:	46bd      	mov	sp, r7
 8007846:	bc80      	pop	{r7}
 8007848:	4770      	bx	lr

0800784a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800784a:	b480      	push	{r7}
 800784c:	b083      	sub	sp, #12
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	460b      	mov	r3, r1
 8007854:	807b      	strh	r3, [r7, #2]
 8007856:	4613      	mov	r3, r2
 8007858:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800785a:	787b      	ldrb	r3, [r7, #1]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d003      	beq.n	8007868 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007860:	887a      	ldrh	r2, [r7, #2]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8007866:	e003      	b.n	8007870 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007868:	887b      	ldrh	r3, [r7, #2]
 800786a:	041a      	lsls	r2, r3, #16
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	611a      	str	r2, [r3, #16]
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	bc80      	pop	{r7}
 8007878:	4770      	bx	lr
	...

0800787c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	4603      	mov	r3, r0
 8007884:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007886:	4b08      	ldr	r3, [pc, #32]	@ (80078a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007888:	695a      	ldr	r2, [r3, #20]
 800788a:	88fb      	ldrh	r3, [r7, #6]
 800788c:	4013      	ands	r3, r2
 800788e:	2b00      	cmp	r3, #0
 8007890:	d006      	beq.n	80078a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007892:	4a05      	ldr	r2, [pc, #20]	@ (80078a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007894:	88fb      	ldrh	r3, [r7, #6]
 8007896:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007898:	88fb      	ldrh	r3, [r7, #6]
 800789a:	4618      	mov	r0, r3
 800789c:	f7fd faf0 	bl	8004e80 <HAL_GPIO_EXTI_Callback>
  }
}
 80078a0:	bf00      	nop
 80078a2:	3708      	adds	r7, #8
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	40010400 	.word	0x40010400

080078ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e12b      	b.n	8007b16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d106      	bne.n	80078d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f7f9 ffba 	bl	800184c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2224      	movs	r2, #36	@ 0x24
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 0201 	bic.w	r2, r2, #1
 80078ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80078fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800790e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007910:	f001 fbfe 	bl	8009110 <HAL_RCC_GetPCLK1Freq>
 8007914:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	4a81      	ldr	r2, [pc, #516]	@ (8007b20 <HAL_I2C_Init+0x274>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d807      	bhi.n	8007930 <HAL_I2C_Init+0x84>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	4a80      	ldr	r2, [pc, #512]	@ (8007b24 <HAL_I2C_Init+0x278>)
 8007924:	4293      	cmp	r3, r2
 8007926:	bf94      	ite	ls
 8007928:	2301      	movls	r3, #1
 800792a:	2300      	movhi	r3, #0
 800792c:	b2db      	uxtb	r3, r3
 800792e:	e006      	b.n	800793e <HAL_I2C_Init+0x92>
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	4a7d      	ldr	r2, [pc, #500]	@ (8007b28 <HAL_I2C_Init+0x27c>)
 8007934:	4293      	cmp	r3, r2
 8007936:	bf94      	ite	ls
 8007938:	2301      	movls	r3, #1
 800793a:	2300      	movhi	r3, #0
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	d001      	beq.n	8007946 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e0e7      	b.n	8007b16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	4a78      	ldr	r2, [pc, #480]	@ (8007b2c <HAL_I2C_Init+0x280>)
 800794a:	fba2 2303 	umull	r2, r3, r2, r3
 800794e:	0c9b      	lsrs	r3, r3, #18
 8007950:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	430a      	orrs	r2, r1
 8007964:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	4a6a      	ldr	r2, [pc, #424]	@ (8007b20 <HAL_I2C_Init+0x274>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d802      	bhi.n	8007980 <HAL_I2C_Init+0xd4>
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	3301      	adds	r3, #1
 800797e:	e009      	b.n	8007994 <HAL_I2C_Init+0xe8>
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007986:	fb02 f303 	mul.w	r3, r2, r3
 800798a:	4a69      	ldr	r2, [pc, #420]	@ (8007b30 <HAL_I2C_Init+0x284>)
 800798c:	fba2 2303 	umull	r2, r3, r2, r3
 8007990:	099b      	lsrs	r3, r3, #6
 8007992:	3301      	adds	r3, #1
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	6812      	ldr	r2, [r2, #0]
 8007998:	430b      	orrs	r3, r1
 800799a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80079a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	495c      	ldr	r1, [pc, #368]	@ (8007b20 <HAL_I2C_Init+0x274>)
 80079b0:	428b      	cmp	r3, r1
 80079b2:	d819      	bhi.n	80079e8 <HAL_I2C_Init+0x13c>
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	1e59      	subs	r1, r3, #1
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	005b      	lsls	r3, r3, #1
 80079be:	fbb1 f3f3 	udiv	r3, r1, r3
 80079c2:	1c59      	adds	r1, r3, #1
 80079c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80079c8:	400b      	ands	r3, r1
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00a      	beq.n	80079e4 <HAL_I2C_Init+0x138>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	1e59      	subs	r1, r3, #1
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	005b      	lsls	r3, r3, #1
 80079d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80079dc:	3301      	adds	r3, #1
 80079de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079e2:	e051      	b.n	8007a88 <HAL_I2C_Init+0x1dc>
 80079e4:	2304      	movs	r3, #4
 80079e6:	e04f      	b.n	8007a88 <HAL_I2C_Init+0x1dc>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d111      	bne.n	8007a14 <HAL_I2C_Init+0x168>
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	1e58      	subs	r0, r3, #1
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6859      	ldr	r1, [r3, #4]
 80079f8:	460b      	mov	r3, r1
 80079fa:	005b      	lsls	r3, r3, #1
 80079fc:	440b      	add	r3, r1
 80079fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a02:	3301      	adds	r3, #1
 8007a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bf0c      	ite	eq
 8007a0c:	2301      	moveq	r3, #1
 8007a0e:	2300      	movne	r3, #0
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	e012      	b.n	8007a3a <HAL_I2C_Init+0x18e>
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	1e58      	subs	r0, r3, #1
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6859      	ldr	r1, [r3, #4]
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	440b      	add	r3, r1
 8007a22:	0099      	lsls	r1, r3, #2
 8007a24:	440b      	add	r3, r1
 8007a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	bf0c      	ite	eq
 8007a34:	2301      	moveq	r3, #1
 8007a36:	2300      	movne	r3, #0
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d001      	beq.n	8007a42 <HAL_I2C_Init+0x196>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e022      	b.n	8007a88 <HAL_I2C_Init+0x1dc>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d10e      	bne.n	8007a68 <HAL_I2C_Init+0x1bc>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	1e58      	subs	r0, r3, #1
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6859      	ldr	r1, [r3, #4]
 8007a52:	460b      	mov	r3, r1
 8007a54:	005b      	lsls	r3, r3, #1
 8007a56:	440b      	add	r3, r1
 8007a58:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a66:	e00f      	b.n	8007a88 <HAL_I2C_Init+0x1dc>
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	1e58      	subs	r0, r3, #1
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6859      	ldr	r1, [r3, #4]
 8007a70:	460b      	mov	r3, r1
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	440b      	add	r3, r1
 8007a76:	0099      	lsls	r1, r3, #2
 8007a78:	440b      	add	r3, r1
 8007a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a7e:	3301      	adds	r3, #1
 8007a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	6809      	ldr	r1, [r1, #0]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	69da      	ldr	r2, [r3, #28]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6a1b      	ldr	r3, [r3, #32]
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007ab6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	6911      	ldr	r1, [r2, #16]
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	68d2      	ldr	r2, [r2, #12]
 8007ac2:	4311      	orrs	r1, r2
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	6812      	ldr	r2, [r2, #0]
 8007ac8:	430b      	orrs	r3, r1
 8007aca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	695a      	ldr	r2, [r3, #20]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	699b      	ldr	r3, [r3, #24]
 8007ade:	431a      	orrs	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f042 0201 	orr.w	r2, r2, #1
 8007af6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	000186a0 	.word	0x000186a0
 8007b24:	001e847f 	.word	0x001e847f
 8007b28:	003d08ff 	.word	0x003d08ff
 8007b2c:	431bde83 	.word	0x431bde83
 8007b30:	10624dd3 	.word	0x10624dd3

08007b34 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b088      	sub	sp, #32
 8007b38:	af02      	add	r7, sp, #8
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	4608      	mov	r0, r1
 8007b3e:	4611      	mov	r1, r2
 8007b40:	461a      	mov	r2, r3
 8007b42:	4603      	mov	r3, r0
 8007b44:	817b      	strh	r3, [r7, #10]
 8007b46:	460b      	mov	r3, r1
 8007b48:	813b      	strh	r3, [r7, #8]
 8007b4a:	4613      	mov	r3, r2
 8007b4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007b4e:	f7fe fafd 	bl	800614c <HAL_GetTick>
 8007b52:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	2b20      	cmp	r3, #32
 8007b5e:	f040 80d9 	bne.w	8007d14 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	9300      	str	r3, [sp, #0]
 8007b66:	2319      	movs	r3, #25
 8007b68:	2201      	movs	r2, #1
 8007b6a:	496d      	ldr	r1, [pc, #436]	@ (8007d20 <HAL_I2C_Mem_Write+0x1ec>)
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f000 fccd 	bl	800850c <I2C_WaitOnFlagUntilTimeout>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d001      	beq.n	8007b7c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007b78:	2302      	movs	r3, #2
 8007b7a:	e0cc      	b.n	8007d16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d101      	bne.n	8007b8a <HAL_I2C_Mem_Write+0x56>
 8007b86:	2302      	movs	r3, #2
 8007b88:	e0c5      	b.n	8007d16 <HAL_I2C_Mem_Write+0x1e2>
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0301 	and.w	r3, r3, #1
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d007      	beq.n	8007bb0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f042 0201 	orr.w	r2, r2, #1
 8007bae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007bbe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2221      	movs	r2, #33	@ 0x21
 8007bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2240      	movs	r2, #64	@ 0x40
 8007bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6a3a      	ldr	r2, [r7, #32]
 8007bda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007be6:	b29a      	uxth	r2, r3
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	4a4d      	ldr	r2, [pc, #308]	@ (8007d24 <HAL_I2C_Mem_Write+0x1f0>)
 8007bf0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007bf2:	88f8      	ldrh	r0, [r7, #6]
 8007bf4:	893a      	ldrh	r2, [r7, #8]
 8007bf6:	8979      	ldrh	r1, [r7, #10]
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	9301      	str	r3, [sp, #4]
 8007bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bfe:	9300      	str	r3, [sp, #0]
 8007c00:	4603      	mov	r3, r0
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f000 fb04 	bl	8008210 <I2C_RequestMemoryWrite>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d052      	beq.n	8007cb4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e081      	b.n	8007d16 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f000 fd92 	bl	8008740 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00d      	beq.n	8007c3e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c26:	2b04      	cmp	r3, #4
 8007c28:	d107      	bne.n	8007c3a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e06b      	b.n	8007d16 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c42:	781a      	ldrb	r2, [r3, #0]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4e:	1c5a      	adds	r2, r3, #1
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c58:	3b01      	subs	r3, #1
 8007c5a:	b29a      	uxth	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	3b01      	subs	r3, #1
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	695b      	ldr	r3, [r3, #20]
 8007c74:	f003 0304 	and.w	r3, r3, #4
 8007c78:	2b04      	cmp	r3, #4
 8007c7a:	d11b      	bne.n	8007cb4 <HAL_I2C_Mem_Write+0x180>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d017      	beq.n	8007cb4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c88:	781a      	ldrb	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c94:	1c5a      	adds	r2, r3, #1
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	b29a      	uxth	r2, r3
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	3b01      	subs	r3, #1
 8007cae:	b29a      	uxth	r2, r3
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1aa      	bne.n	8007c12 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cbc:	697a      	ldr	r2, [r7, #20]
 8007cbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f000 fd85 	bl	80087d0 <I2C_WaitOnBTFFlagUntilTimeout>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00d      	beq.n	8007ce8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd0:	2b04      	cmp	r3, #4
 8007cd2:	d107      	bne.n	8007ce4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ce2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e016      	b.n	8007d16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007cf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2220      	movs	r2, #32
 8007cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2200      	movs	r2, #0
 8007d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007d10:	2300      	movs	r3, #0
 8007d12:	e000      	b.n	8007d16 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007d14:	2302      	movs	r3, #2
  }
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3718      	adds	r7, #24
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	00100002 	.word	0x00100002
 8007d24:	ffff0000 	.word	0xffff0000

08007d28 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b08c      	sub	sp, #48	@ 0x30
 8007d2c:	af02      	add	r7, sp, #8
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	4608      	mov	r0, r1
 8007d32:	4611      	mov	r1, r2
 8007d34:	461a      	mov	r2, r3
 8007d36:	4603      	mov	r3, r0
 8007d38:	817b      	strh	r3, [r7, #10]
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	813b      	strh	r3, [r7, #8]
 8007d3e:	4613      	mov	r3, r2
 8007d40:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007d42:	2300      	movs	r3, #0
 8007d44:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007d46:	f7fe fa01 	bl	800614c <HAL_GetTick>
 8007d4a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	2b20      	cmp	r3, #32
 8007d56:	f040 8250 	bne.w	80081fa <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d5c:	9300      	str	r3, [sp, #0]
 8007d5e:	2319      	movs	r3, #25
 8007d60:	2201      	movs	r2, #1
 8007d62:	4982      	ldr	r1, [pc, #520]	@ (8007f6c <HAL_I2C_Mem_Read+0x244>)
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f000 fbd1 	bl	800850c <I2C_WaitOnFlagUntilTimeout>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d001      	beq.n	8007d74 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007d70:	2302      	movs	r3, #2
 8007d72:	e243      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d101      	bne.n	8007d82 <HAL_I2C_Mem_Read+0x5a>
 8007d7e:	2302      	movs	r3, #2
 8007d80:	e23c      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2201      	movs	r2, #1
 8007d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 0301 	and.w	r3, r3, #1
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d007      	beq.n	8007da8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f042 0201 	orr.w	r2, r2, #1
 8007da6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007db6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2222      	movs	r2, #34	@ 0x22
 8007dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2240      	movs	r2, #64	@ 0x40
 8007dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dde:	b29a      	uxth	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4a62      	ldr	r2, [pc, #392]	@ (8007f70 <HAL_I2C_Mem_Read+0x248>)
 8007de8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007dea:	88f8      	ldrh	r0, [r7, #6]
 8007dec:	893a      	ldrh	r2, [r7, #8]
 8007dee:	8979      	ldrh	r1, [r7, #10]
 8007df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df2:	9301      	str	r3, [sp, #4]
 8007df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	4603      	mov	r3, r0
 8007dfa:	68f8      	ldr	r0, [r7, #12]
 8007dfc:	f000 fa9e 	bl	800833c <I2C_RequestMemoryRead>
 8007e00:	4603      	mov	r3, r0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d001      	beq.n	8007e0a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e1f8      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d113      	bne.n	8007e3a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e12:	2300      	movs	r3, #0
 8007e14:	61fb      	str	r3, [r7, #28]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	695b      	ldr	r3, [r3, #20]
 8007e1c:	61fb      	str	r3, [r7, #28]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	699b      	ldr	r3, [r3, #24]
 8007e24:	61fb      	str	r3, [r7, #28]
 8007e26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e36:	601a      	str	r2, [r3, #0]
 8007e38:	e1cc      	b.n	80081d4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d11e      	bne.n	8007e80 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e50:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007e52:	b672      	cpsid	i
}
 8007e54:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e56:	2300      	movs	r3, #0
 8007e58:	61bb      	str	r3, [r7, #24]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	61bb      	str	r3, [r7, #24]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	699b      	ldr	r3, [r3, #24]
 8007e68:	61bb      	str	r3, [r7, #24]
 8007e6a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e7a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007e7c:	b662      	cpsie	i
}
 8007e7e:	e035      	b.n	8007eec <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d11e      	bne.n	8007ec6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e96:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007e98:	b672      	cpsid	i
}
 8007e9a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	617b      	str	r3, [r7, #20]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	617b      	str	r3, [r7, #20]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	617b      	str	r3, [r7, #20]
 8007eb0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ec0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007ec2:	b662      	cpsie	i
}
 8007ec4:	e012      	b.n	8007eec <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007ed4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	613b      	str	r3, [r7, #16]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	695b      	ldr	r3, [r3, #20]
 8007ee0:	613b      	str	r3, [r7, #16]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	613b      	str	r3, [r7, #16]
 8007eea:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007eec:	e172      	b.n	80081d4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ef2:	2b03      	cmp	r3, #3
 8007ef4:	f200 811f 	bhi.w	8008136 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d123      	bne.n	8007f48 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f02:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f000 fcab 	bl	8008860 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d001      	beq.n	8007f14 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e173      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	691a      	ldr	r2, [r3, #16]
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1e:	b2d2      	uxtb	r2, r2
 8007f20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f26:	1c5a      	adds	r2, r3, #1
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f30:	3b01      	subs	r3, #1
 8007f32:	b29a      	uxth	r2, r3
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	b29a      	uxth	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007f46:	e145      	b.n	80081d4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d152      	bne.n	8007ff6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f52:	9300      	str	r3, [sp, #0]
 8007f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f56:	2200      	movs	r2, #0
 8007f58:	4906      	ldr	r1, [pc, #24]	@ (8007f74 <HAL_I2C_Mem_Read+0x24c>)
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f000 fad6 	bl	800850c <I2C_WaitOnFlagUntilTimeout>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d008      	beq.n	8007f78 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e148      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
 8007f6a:	bf00      	nop
 8007f6c:	00100002 	.word	0x00100002
 8007f70:	ffff0000 	.word	0xffff0000
 8007f74:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007f78:	b672      	cpsid	i
}
 8007f7a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	691a      	ldr	r2, [r3, #16]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f96:	b2d2      	uxtb	r2, r2
 8007f98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f9e:	1c5a      	adds	r2, r3, #1
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	b29a      	uxth	r2, r3
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	b29a      	uxth	r2, r3
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007fbe:	b662      	cpsie	i
}
 8007fc0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	691a      	ldr	r2, [r3, #16]
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fcc:	b2d2      	uxtb	r2, r2
 8007fce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd4:	1c5a      	adds	r2, r3, #1
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	b29a      	uxth	r2, r3
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	3b01      	subs	r3, #1
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007ff4:	e0ee      	b.n	80081d4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff8:	9300      	str	r3, [sp, #0]
 8007ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	4981      	ldr	r1, [pc, #516]	@ (8008204 <HAL_I2C_Mem_Read+0x4dc>)
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f000 fa83 	bl	800850c <I2C_WaitOnFlagUntilTimeout>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d001      	beq.n	8008010 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e0f5      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800801e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008020:	b672      	cpsid	i
}
 8008022:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	691a      	ldr	r2, [r3, #16]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800802e:	b2d2      	uxtb	r2, r2
 8008030:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008036:	1c5a      	adds	r2, r3, #1
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008040:	3b01      	subs	r3, #1
 8008042:	b29a      	uxth	r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800804c:	b29b      	uxth	r3, r3
 800804e:	3b01      	subs	r3, #1
 8008050:	b29a      	uxth	r2, r3
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008056:	4b6c      	ldr	r3, [pc, #432]	@ (8008208 <HAL_I2C_Mem_Read+0x4e0>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	08db      	lsrs	r3, r3, #3
 800805c:	4a6b      	ldr	r2, [pc, #428]	@ (800820c <HAL_I2C_Mem_Read+0x4e4>)
 800805e:	fba2 2303 	umull	r2, r3, r2, r3
 8008062:	0a1a      	lsrs	r2, r3, #8
 8008064:	4613      	mov	r3, r2
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	4413      	add	r3, r2
 800806a:	00da      	lsls	r2, r3, #3
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8008070:	6a3b      	ldr	r3, [r7, #32]
 8008072:	3b01      	subs	r3, #1
 8008074:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8008076:	6a3b      	ldr	r3, [r7, #32]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d118      	bne.n	80080ae <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2220      	movs	r2, #32
 8008086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008096:	f043 0220 	orr.w	r2, r3, #32
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800809e:	b662      	cpsie	i
}
 80080a0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e0a6      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	695b      	ldr	r3, [r3, #20]
 80080b4:	f003 0304 	and.w	r3, r3, #4
 80080b8:	2b04      	cmp	r3, #4
 80080ba:	d1d9      	bne.n	8008070 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	691a      	ldr	r2, [r3, #16]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d6:	b2d2      	uxtb	r2, r2
 80080d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080de:	1c5a      	adds	r2, r3, #1
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080e8:	3b01      	subs	r3, #1
 80080ea:	b29a      	uxth	r2, r3
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	3b01      	subs	r3, #1
 80080f8:	b29a      	uxth	r2, r3
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80080fe:	b662      	cpsie	i
}
 8008100:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	691a      	ldr	r2, [r3, #16]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800810c:	b2d2      	uxtb	r2, r2
 800810e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008114:	1c5a      	adds	r2, r3, #1
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800811e:	3b01      	subs	r3, #1
 8008120:	b29a      	uxth	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800812a:	b29b      	uxth	r3, r3
 800812c:	3b01      	subs	r3, #1
 800812e:	b29a      	uxth	r2, r3
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008134:	e04e      	b.n	80081d4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008138:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	f000 fb90 	bl	8008860 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	e058      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	691a      	ldr	r2, [r3, #16]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008154:	b2d2      	uxtb	r2, r2
 8008156:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815c:	1c5a      	adds	r2, r3, #1
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008166:	3b01      	subs	r3, #1
 8008168:	b29a      	uxth	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008172:	b29b      	uxth	r3, r3
 8008174:	3b01      	subs	r3, #1
 8008176:	b29a      	uxth	r2, r3
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	695b      	ldr	r3, [r3, #20]
 8008182:	f003 0304 	and.w	r3, r3, #4
 8008186:	2b04      	cmp	r3, #4
 8008188:	d124      	bne.n	80081d4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800818e:	2b03      	cmp	r3, #3
 8008190:	d107      	bne.n	80081a2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80081a0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	691a      	ldr	r2, [r3, #16]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ac:	b2d2      	uxtb	r2, r2
 80081ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081be:	3b01      	subs	r3, #1
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	3b01      	subs	r3, #1
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f47f ae88 	bne.w	8007eee <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2220      	movs	r2, #32
 80081e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80081f6:	2300      	movs	r3, #0
 80081f8:	e000      	b.n	80081fc <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80081fa:	2302      	movs	r3, #2
  }
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3728      	adds	r7, #40	@ 0x28
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}
 8008204:	00010004 	.word	0x00010004
 8008208:	20000000 	.word	0x20000000
 800820c:	14f8b589 	.word	0x14f8b589

08008210 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b088      	sub	sp, #32
 8008214:	af02      	add	r7, sp, #8
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	4608      	mov	r0, r1
 800821a:	4611      	mov	r1, r2
 800821c:	461a      	mov	r2, r3
 800821e:	4603      	mov	r3, r0
 8008220:	817b      	strh	r3, [r7, #10]
 8008222:	460b      	mov	r3, r1
 8008224:	813b      	strh	r3, [r7, #8]
 8008226:	4613      	mov	r3, r2
 8008228:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008238:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800823a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823c:	9300      	str	r3, [sp, #0]
 800823e:	6a3b      	ldr	r3, [r7, #32]
 8008240:	2200      	movs	r2, #0
 8008242:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f000 f960 	bl	800850c <I2C_WaitOnFlagUntilTimeout>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00d      	beq.n	800826e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800825c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008260:	d103      	bne.n	800826a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008268:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e05f      	b.n	800832e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800826e:	897b      	ldrh	r3, [r7, #10]
 8008270:	b2db      	uxtb	r3, r3
 8008272:	461a      	mov	r2, r3
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800827c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800827e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008280:	6a3a      	ldr	r2, [r7, #32]
 8008282:	492d      	ldr	r1, [pc, #180]	@ (8008338 <I2C_RequestMemoryWrite+0x128>)
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f000 f9bb 	bl	8008600 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d001      	beq.n	8008294 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e04c      	b.n	800832e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008294:	2300      	movs	r3, #0
 8008296:	617b      	str	r3, [r7, #20]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	695b      	ldr	r3, [r3, #20]
 800829e:	617b      	str	r3, [r7, #20]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	699b      	ldr	r3, [r3, #24]
 80082a6:	617b      	str	r3, [r7, #20]
 80082a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082ac:	6a39      	ldr	r1, [r7, #32]
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	f000 fa46 	bl	8008740 <I2C_WaitOnTXEFlagUntilTimeout>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00d      	beq.n	80082d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082be:	2b04      	cmp	r3, #4
 80082c0:	d107      	bne.n	80082d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	e02b      	b.n	800832e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80082d6:	88fb      	ldrh	r3, [r7, #6]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d105      	bne.n	80082e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80082dc:	893b      	ldrh	r3, [r7, #8]
 80082de:	b2da      	uxtb	r2, r3
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	611a      	str	r2, [r3, #16]
 80082e6:	e021      	b.n	800832c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80082e8:	893b      	ldrh	r3, [r7, #8]
 80082ea:	0a1b      	lsrs	r3, r3, #8
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	b2da      	uxtb	r2, r3
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082f8:	6a39      	ldr	r1, [r7, #32]
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f000 fa20 	bl	8008740 <I2C_WaitOnTXEFlagUntilTimeout>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d00d      	beq.n	8008322 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800830a:	2b04      	cmp	r3, #4
 800830c:	d107      	bne.n	800831e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	681a      	ldr	r2, [r3, #0]
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800831c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	e005      	b.n	800832e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008322:	893b      	ldrh	r3, [r7, #8]
 8008324:	b2da      	uxtb	r2, r3
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3718      	adds	r7, #24
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	00010002 	.word	0x00010002

0800833c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b088      	sub	sp, #32
 8008340:	af02      	add	r7, sp, #8
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	4608      	mov	r0, r1
 8008346:	4611      	mov	r1, r2
 8008348:	461a      	mov	r2, r3
 800834a:	4603      	mov	r3, r0
 800834c:	817b      	strh	r3, [r7, #10]
 800834e:	460b      	mov	r3, r1
 8008350:	813b      	strh	r3, [r7, #8]
 8008352:	4613      	mov	r3, r2
 8008354:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008364:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008374:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008378:	9300      	str	r3, [sp, #0]
 800837a:	6a3b      	ldr	r3, [r7, #32]
 800837c:	2200      	movs	r2, #0
 800837e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008382:	68f8      	ldr	r0, [r7, #12]
 8008384:	f000 f8c2 	bl	800850c <I2C_WaitOnFlagUntilTimeout>
 8008388:	4603      	mov	r3, r0
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00d      	beq.n	80083aa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008398:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800839c:	d103      	bne.n	80083a6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e0aa      	b.n	8008500 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80083aa:	897b      	ldrh	r3, [r7, #10]
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	461a      	mov	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80083b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80083ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083bc:	6a3a      	ldr	r2, [r7, #32]
 80083be:	4952      	ldr	r1, [pc, #328]	@ (8008508 <I2C_RequestMemoryRead+0x1cc>)
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f000 f91d 	bl	8008600 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d001      	beq.n	80083d0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e097      	b.n	8008500 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083d0:	2300      	movs	r3, #0
 80083d2:	617b      	str	r3, [r7, #20]
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	695b      	ldr	r3, [r3, #20]
 80083da:	617b      	str	r3, [r7, #20]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	617b      	str	r3, [r7, #20]
 80083e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083e8:	6a39      	ldr	r1, [r7, #32]
 80083ea:	68f8      	ldr	r0, [r7, #12]
 80083ec:	f000 f9a8 	bl	8008740 <I2C_WaitOnTXEFlagUntilTimeout>
 80083f0:	4603      	mov	r3, r0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00d      	beq.n	8008412 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083fa:	2b04      	cmp	r3, #4
 80083fc:	d107      	bne.n	800840e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800840c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	e076      	b.n	8008500 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008412:	88fb      	ldrh	r3, [r7, #6]
 8008414:	2b01      	cmp	r3, #1
 8008416:	d105      	bne.n	8008424 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008418:	893b      	ldrh	r3, [r7, #8]
 800841a:	b2da      	uxtb	r2, r3
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	611a      	str	r2, [r3, #16]
 8008422:	e021      	b.n	8008468 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008424:	893b      	ldrh	r3, [r7, #8]
 8008426:	0a1b      	lsrs	r3, r3, #8
 8008428:	b29b      	uxth	r3, r3
 800842a:	b2da      	uxtb	r2, r3
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008434:	6a39      	ldr	r1, [r7, #32]
 8008436:	68f8      	ldr	r0, [r7, #12]
 8008438:	f000 f982 	bl	8008740 <I2C_WaitOnTXEFlagUntilTimeout>
 800843c:	4603      	mov	r3, r0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00d      	beq.n	800845e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008446:	2b04      	cmp	r3, #4
 8008448:	d107      	bne.n	800845a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681a      	ldr	r2, [r3, #0]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008458:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	e050      	b.n	8008500 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800845e:	893b      	ldrh	r3, [r7, #8]
 8008460:	b2da      	uxtb	r2, r3
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800846a:	6a39      	ldr	r1, [r7, #32]
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	f000 f967 	bl	8008740 <I2C_WaitOnTXEFlagUntilTimeout>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00d      	beq.n	8008494 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800847c:	2b04      	cmp	r3, #4
 800847e:	d107      	bne.n	8008490 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800848e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008490:	2301      	movs	r3, #1
 8008492:	e035      	b.n	8008500 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084a2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80084a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f000 f82b 	bl	800850c <I2C_WaitOnFlagUntilTimeout>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00d      	beq.n	80084d8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084ca:	d103      	bne.n	80084d4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80084d4:	2303      	movs	r3, #3
 80084d6:	e013      	b.n	8008500 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80084d8:	897b      	ldrh	r3, [r7, #10]
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	f043 0301 	orr.w	r3, r3, #1
 80084e0:	b2da      	uxtb	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80084e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ea:	6a3a      	ldr	r2, [r7, #32]
 80084ec:	4906      	ldr	r1, [pc, #24]	@ (8008508 <I2C_RequestMemoryRead+0x1cc>)
 80084ee:	68f8      	ldr	r0, [r7, #12]
 80084f0:	f000 f886 	bl	8008600 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d001      	beq.n	80084fe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e000      	b.n	8008500 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3718      	adds	r7, #24
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}
 8008508:	00010002 	.word	0x00010002

0800850c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	603b      	str	r3, [r7, #0]
 8008518:	4613      	mov	r3, r2
 800851a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800851c:	e048      	b.n	80085b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008524:	d044      	beq.n	80085b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008526:	f7fd fe11 	bl	800614c <HAL_GetTick>
 800852a:	4602      	mov	r2, r0
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	1ad3      	subs	r3, r2, r3
 8008530:	683a      	ldr	r2, [r7, #0]
 8008532:	429a      	cmp	r2, r3
 8008534:	d302      	bcc.n	800853c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d139      	bne.n	80085b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	0c1b      	lsrs	r3, r3, #16
 8008540:	b2db      	uxtb	r3, r3
 8008542:	2b01      	cmp	r3, #1
 8008544:	d10d      	bne.n	8008562 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	695b      	ldr	r3, [r3, #20]
 800854c:	43da      	mvns	r2, r3
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	4013      	ands	r3, r2
 8008552:	b29b      	uxth	r3, r3
 8008554:	2b00      	cmp	r3, #0
 8008556:	bf0c      	ite	eq
 8008558:	2301      	moveq	r3, #1
 800855a:	2300      	movne	r3, #0
 800855c:	b2db      	uxtb	r3, r3
 800855e:	461a      	mov	r2, r3
 8008560:	e00c      	b.n	800857c <I2C_WaitOnFlagUntilTimeout+0x70>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	43da      	mvns	r2, r3
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	4013      	ands	r3, r2
 800856e:	b29b      	uxth	r3, r3
 8008570:	2b00      	cmp	r3, #0
 8008572:	bf0c      	ite	eq
 8008574:	2301      	moveq	r3, #1
 8008576:	2300      	movne	r3, #0
 8008578:	b2db      	uxtb	r3, r3
 800857a:	461a      	mov	r2, r3
 800857c:	79fb      	ldrb	r3, [r7, #7]
 800857e:	429a      	cmp	r2, r3
 8008580:	d116      	bne.n	80085b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2220      	movs	r2, #32
 800858c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800859c:	f043 0220 	orr.w	r2, r3, #32
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80085ac:	2301      	movs	r3, #1
 80085ae:	e023      	b.n	80085f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	0c1b      	lsrs	r3, r3, #16
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d10d      	bne.n	80085d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	695b      	ldr	r3, [r3, #20]
 80085c0:	43da      	mvns	r2, r3
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	4013      	ands	r3, r2
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	bf0c      	ite	eq
 80085cc:	2301      	moveq	r3, #1
 80085ce:	2300      	movne	r3, #0
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	461a      	mov	r2, r3
 80085d4:	e00c      	b.n	80085f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	699b      	ldr	r3, [r3, #24]
 80085dc:	43da      	mvns	r2, r3
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	4013      	ands	r3, r2
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	bf0c      	ite	eq
 80085e8:	2301      	moveq	r3, #1
 80085ea:	2300      	movne	r3, #0
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	461a      	mov	r2, r3
 80085f0:	79fb      	ldrb	r3, [r7, #7]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d093      	beq.n	800851e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085f6:	2300      	movs	r3, #0
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3710      	adds	r7, #16
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b084      	sub	sp, #16
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
 800860c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800860e:	e071      	b.n	80086f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	695b      	ldr	r3, [r3, #20]
 8008616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800861a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800861e:	d123      	bne.n	8008668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	681a      	ldr	r2, [r3, #0]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800862e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008638:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2200      	movs	r2, #0
 800863e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2220      	movs	r2, #32
 8008644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2200      	movs	r2, #0
 800864c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008654:	f043 0204 	orr.w	r2, r3, #4
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2200      	movs	r2, #0
 8008660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e067      	b.n	8008738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800866e:	d041      	beq.n	80086f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008670:	f7fd fd6c 	bl	800614c <HAL_GetTick>
 8008674:	4602      	mov	r2, r0
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	1ad3      	subs	r3, r2, r3
 800867a:	687a      	ldr	r2, [r7, #4]
 800867c:	429a      	cmp	r2, r3
 800867e:	d302      	bcc.n	8008686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d136      	bne.n	80086f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	0c1b      	lsrs	r3, r3, #16
 800868a:	b2db      	uxtb	r3, r3
 800868c:	2b01      	cmp	r3, #1
 800868e:	d10c      	bne.n	80086aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	695b      	ldr	r3, [r3, #20]
 8008696:	43da      	mvns	r2, r3
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	4013      	ands	r3, r2
 800869c:	b29b      	uxth	r3, r3
 800869e:	2b00      	cmp	r3, #0
 80086a0:	bf14      	ite	ne
 80086a2:	2301      	movne	r3, #1
 80086a4:	2300      	moveq	r3, #0
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	e00b      	b.n	80086c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	43da      	mvns	r2, r3
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	4013      	ands	r3, r2
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	bf14      	ite	ne
 80086bc:	2301      	movne	r3, #1
 80086be:	2300      	moveq	r3, #0
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d016      	beq.n	80086f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2220      	movs	r2, #32
 80086d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e0:	f043 0220 	orr.w	r2, r3, #32
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	e021      	b.n	8008738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	0c1b      	lsrs	r3, r3, #16
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d10c      	bne.n	8008718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	43da      	mvns	r2, r3
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	4013      	ands	r3, r2
 800870a:	b29b      	uxth	r3, r3
 800870c:	2b00      	cmp	r3, #0
 800870e:	bf14      	ite	ne
 8008710:	2301      	movne	r3, #1
 8008712:	2300      	moveq	r3, #0
 8008714:	b2db      	uxtb	r3, r3
 8008716:	e00b      	b.n	8008730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	43da      	mvns	r2, r3
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	4013      	ands	r3, r2
 8008724:	b29b      	uxth	r3, r3
 8008726:	2b00      	cmp	r3, #0
 8008728:	bf14      	ite	ne
 800872a:	2301      	movne	r3, #1
 800872c:	2300      	moveq	r3, #0
 800872e:	b2db      	uxtb	r3, r3
 8008730:	2b00      	cmp	r3, #0
 8008732:	f47f af6d 	bne.w	8008610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3710      	adds	r7, #16
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800874c:	e034      	b.n	80087b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 f8e3 	bl	800891a <I2C_IsAcknowledgeFailed>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d001      	beq.n	800875e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	e034      	b.n	80087c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008764:	d028      	beq.n	80087b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008766:	f7fd fcf1 	bl	800614c <HAL_GetTick>
 800876a:	4602      	mov	r2, r0
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	1ad3      	subs	r3, r2, r3
 8008770:	68ba      	ldr	r2, [r7, #8]
 8008772:	429a      	cmp	r2, r3
 8008774:	d302      	bcc.n	800877c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d11d      	bne.n	80087b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008786:	2b80      	cmp	r3, #128	@ 0x80
 8008788:	d016      	beq.n	80087b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2200      	movs	r2, #0
 800878e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2220      	movs	r2, #32
 8008794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a4:	f043 0220 	orr.w	r2, r3, #32
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e007      	b.n	80087c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	695b      	ldr	r3, [r3, #20]
 80087be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087c2:	2b80      	cmp	r3, #128	@ 0x80
 80087c4:	d1c3      	bne.n	800874e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80087c6:	2300      	movs	r3, #0
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3710      	adds	r7, #16
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80087dc:	e034      	b.n	8008848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80087de:	68f8      	ldr	r0, [r7, #12]
 80087e0:	f000 f89b 	bl	800891a <I2C_IsAcknowledgeFailed>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d001      	beq.n	80087ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e034      	b.n	8008858 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f4:	d028      	beq.n	8008848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087f6:	f7fd fca9 	bl	800614c <HAL_GetTick>
 80087fa:	4602      	mov	r2, r0
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	1ad3      	subs	r3, r2, r3
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	429a      	cmp	r2, r3
 8008804:	d302      	bcc.n	800880c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d11d      	bne.n	8008848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	f003 0304 	and.w	r3, r3, #4
 8008816:	2b04      	cmp	r3, #4
 8008818:	d016      	beq.n	8008848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2200      	movs	r2, #0
 800881e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2220      	movs	r2, #32
 8008824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008834:	f043 0220 	orr.w	r2, r3, #32
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	e007      	b.n	8008858 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	f003 0304 	and.w	r3, r3, #4
 8008852:	2b04      	cmp	r3, #4
 8008854:	d1c3      	bne.n	80087de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008856:	2300      	movs	r3, #0
}
 8008858:	4618      	mov	r0, r3
 800885a:	3710      	adds	r7, #16
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800886c:	e049      	b.n	8008902 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	695b      	ldr	r3, [r3, #20]
 8008874:	f003 0310 	and.w	r3, r3, #16
 8008878:	2b10      	cmp	r3, #16
 800887a:	d119      	bne.n	80088b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f06f 0210 	mvn.w	r2, #16
 8008884:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2200      	movs	r2, #0
 800888a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2220      	movs	r2, #32
 8008890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2200      	movs	r2, #0
 8008898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2200      	movs	r2, #0
 80088a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e030      	b.n	8008912 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088b0:	f7fd fc4c 	bl	800614c <HAL_GetTick>
 80088b4:	4602      	mov	r2, r0
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	68ba      	ldr	r2, [r7, #8]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d302      	bcc.n	80088c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d11d      	bne.n	8008902 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	695b      	ldr	r3, [r3, #20]
 80088cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088d0:	2b40      	cmp	r3, #64	@ 0x40
 80088d2:	d016      	beq.n	8008902 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2220      	movs	r2, #32
 80088de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ee:	f043 0220 	orr.w	r2, r3, #32
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	e007      	b.n	8008912 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	695b      	ldr	r3, [r3, #20]
 8008908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800890c:	2b40      	cmp	r3, #64	@ 0x40
 800890e:	d1ae      	bne.n	800886e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	3710      	adds	r7, #16
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800891a:	b480      	push	{r7}
 800891c:	b083      	sub	sp, #12
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	695b      	ldr	r3, [r3, #20]
 8008928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800892c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008930:	d11b      	bne.n	800896a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800893a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2220      	movs	r2, #32
 8008946:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008956:	f043 0204 	orr.w	r2, r3, #4
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e000      	b.n	800896c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	bc80      	pop	{r7}
 8008974:	4770      	bx	lr
	...

08008978 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b086      	sub	sp, #24
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d101      	bne.n	800898a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008986:	2301      	movs	r3, #1
 8008988:	e272      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f003 0301 	and.w	r3, r3, #1
 8008992:	2b00      	cmp	r3, #0
 8008994:	f000 8087 	beq.w	8008aa6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008998:	4b92      	ldr	r3, [pc, #584]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	f003 030c 	and.w	r3, r3, #12
 80089a0:	2b04      	cmp	r3, #4
 80089a2:	d00c      	beq.n	80089be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80089a4:	4b8f      	ldr	r3, [pc, #572]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	f003 030c 	and.w	r3, r3, #12
 80089ac:	2b08      	cmp	r3, #8
 80089ae:	d112      	bne.n	80089d6 <HAL_RCC_OscConfig+0x5e>
 80089b0:	4b8c      	ldr	r3, [pc, #560]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089bc:	d10b      	bne.n	80089d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089be:	4b89      	ldr	r3, [pc, #548]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d06c      	beq.n	8008aa4 <HAL_RCC_OscConfig+0x12c>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d168      	bne.n	8008aa4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	e24c      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089de:	d106      	bne.n	80089ee <HAL_RCC_OscConfig+0x76>
 80089e0:	4b80      	ldr	r3, [pc, #512]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a7f      	ldr	r2, [pc, #508]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 80089e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	e02e      	b.n	8008a4c <HAL_RCC_OscConfig+0xd4>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d10c      	bne.n	8008a10 <HAL_RCC_OscConfig+0x98>
 80089f6:	4b7b      	ldr	r3, [pc, #492]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4a7a      	ldr	r2, [pc, #488]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 80089fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a00:	6013      	str	r3, [r2, #0]
 8008a02:	4b78      	ldr	r3, [pc, #480]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a77      	ldr	r2, [pc, #476]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a0c:	6013      	str	r3, [r2, #0]
 8008a0e:	e01d      	b.n	8008a4c <HAL_RCC_OscConfig+0xd4>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a18:	d10c      	bne.n	8008a34 <HAL_RCC_OscConfig+0xbc>
 8008a1a:	4b72      	ldr	r3, [pc, #456]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4a71      	ldr	r2, [pc, #452]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a24:	6013      	str	r3, [r2, #0]
 8008a26:	4b6f      	ldr	r3, [pc, #444]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a6e      	ldr	r2, [pc, #440]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a30:	6013      	str	r3, [r2, #0]
 8008a32:	e00b      	b.n	8008a4c <HAL_RCC_OscConfig+0xd4>
 8008a34:	4b6b      	ldr	r3, [pc, #428]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a6a      	ldr	r2, [pc, #424]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a3e:	6013      	str	r3, [r2, #0]
 8008a40:	4b68      	ldr	r3, [pc, #416]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a67      	ldr	r2, [pc, #412]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d013      	beq.n	8008a7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a54:	f7fd fb7a 	bl	800614c <HAL_GetTick>
 8008a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a5a:	e008      	b.n	8008a6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a5c:	f7fd fb76 	bl	800614c <HAL_GetTick>
 8008a60:	4602      	mov	r2, r0
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	1ad3      	subs	r3, r2, r3
 8008a66:	2b64      	cmp	r3, #100	@ 0x64
 8008a68:	d901      	bls.n	8008a6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008a6a:	2303      	movs	r3, #3
 8008a6c:	e200      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a6e:	4b5d      	ldr	r3, [pc, #372]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d0f0      	beq.n	8008a5c <HAL_RCC_OscConfig+0xe4>
 8008a7a:	e014      	b.n	8008aa6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a7c:	f7fd fb66 	bl	800614c <HAL_GetTick>
 8008a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a82:	e008      	b.n	8008a96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a84:	f7fd fb62 	bl	800614c <HAL_GetTick>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	2b64      	cmp	r3, #100	@ 0x64
 8008a90:	d901      	bls.n	8008a96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e1ec      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a96:	4b53      	ldr	r3, [pc, #332]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1f0      	bne.n	8008a84 <HAL_RCC_OscConfig+0x10c>
 8008aa2:	e000      	b.n	8008aa6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008aa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f003 0302 	and.w	r3, r3, #2
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d063      	beq.n	8008b7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008ab2:	4b4c      	ldr	r3, [pc, #304]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	f003 030c 	and.w	r3, r3, #12
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d00b      	beq.n	8008ad6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008abe:	4b49      	ldr	r3, [pc, #292]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	f003 030c 	and.w	r3, r3, #12
 8008ac6:	2b08      	cmp	r3, #8
 8008ac8:	d11c      	bne.n	8008b04 <HAL_RCC_OscConfig+0x18c>
 8008aca:	4b46      	ldr	r3, [pc, #280]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d116      	bne.n	8008b04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ad6:	4b43      	ldr	r3, [pc, #268]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f003 0302 	and.w	r3, r3, #2
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d005      	beq.n	8008aee <HAL_RCC_OscConfig+0x176>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d001      	beq.n	8008aee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e1c0      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008aee:	4b3d      	ldr	r3, [pc, #244]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	695b      	ldr	r3, [r3, #20]
 8008afa:	00db      	lsls	r3, r3, #3
 8008afc:	4939      	ldr	r1, [pc, #228]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008afe:	4313      	orrs	r3, r2
 8008b00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b02:	e03a      	b.n	8008b7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	691b      	ldr	r3, [r3, #16]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d020      	beq.n	8008b4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008b0c:	4b36      	ldr	r3, [pc, #216]	@ (8008be8 <HAL_RCC_OscConfig+0x270>)
 8008b0e:	2201      	movs	r2, #1
 8008b10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b12:	f7fd fb1b 	bl	800614c <HAL_GetTick>
 8008b16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b18:	e008      	b.n	8008b2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b1a:	f7fd fb17 	bl	800614c <HAL_GetTick>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	1ad3      	subs	r3, r2, r3
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d901      	bls.n	8008b2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	e1a1      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f003 0302 	and.w	r3, r3, #2
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d0f0      	beq.n	8008b1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b38:	4b2a      	ldr	r3, [pc, #168]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	695b      	ldr	r3, [r3, #20]
 8008b44:	00db      	lsls	r3, r3, #3
 8008b46:	4927      	ldr	r1, [pc, #156]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	600b      	str	r3, [r1, #0]
 8008b4c:	e015      	b.n	8008b7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b4e:	4b26      	ldr	r3, [pc, #152]	@ (8008be8 <HAL_RCC_OscConfig+0x270>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b54:	f7fd fafa 	bl	800614c <HAL_GetTick>
 8008b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b5a:	e008      	b.n	8008b6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b5c:	f7fd faf6 	bl	800614c <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d901      	bls.n	8008b6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e180      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f003 0302 	and.w	r3, r3, #2
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1f0      	bne.n	8008b5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0308 	and.w	r3, r3, #8
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d03a      	beq.n	8008bfc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	699b      	ldr	r3, [r3, #24]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d019      	beq.n	8008bc2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b8e:	4b17      	ldr	r3, [pc, #92]	@ (8008bec <HAL_RCC_OscConfig+0x274>)
 8008b90:	2201      	movs	r2, #1
 8008b92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b94:	f7fd fada 	bl	800614c <HAL_GetTick>
 8008b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b9a:	e008      	b.n	8008bae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b9c:	f7fd fad6 	bl	800614c <HAL_GetTick>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	d901      	bls.n	8008bae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008baa:	2303      	movs	r3, #3
 8008bac:	e160      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008bae:	4b0d      	ldr	r3, [pc, #52]	@ (8008be4 <HAL_RCC_OscConfig+0x26c>)
 8008bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bb2:	f003 0302 	and.w	r3, r3, #2
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d0f0      	beq.n	8008b9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008bba:	2001      	movs	r0, #1
 8008bbc:	f000 fb00 	bl	80091c0 <RCC_Delay>
 8008bc0:	e01c      	b.n	8008bfc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8008bec <HAL_RCC_OscConfig+0x274>)
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008bc8:	f7fd fac0 	bl	800614c <HAL_GetTick>
 8008bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bce:	e00f      	b.n	8008bf0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008bd0:	f7fd fabc 	bl	800614c <HAL_GetTick>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	1ad3      	subs	r3, r2, r3
 8008bda:	2b02      	cmp	r3, #2
 8008bdc:	d908      	bls.n	8008bf0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008bde:	2303      	movs	r3, #3
 8008be0:	e146      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
 8008be2:	bf00      	nop
 8008be4:	40021000 	.word	0x40021000
 8008be8:	42420000 	.word	0x42420000
 8008bec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bf0:	4b92      	ldr	r3, [pc, #584]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf4:	f003 0302 	and.w	r3, r3, #2
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1e9      	bne.n	8008bd0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0304 	and.w	r3, r3, #4
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 80a6 	beq.w	8008d56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c0e:	4b8b      	ldr	r3, [pc, #556]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10d      	bne.n	8008c36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c1a:	4b88      	ldr	r3, [pc, #544]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c1c:	69db      	ldr	r3, [r3, #28]
 8008c1e:	4a87      	ldr	r2, [pc, #540]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c24:	61d3      	str	r3, [r2, #28]
 8008c26:	4b85      	ldr	r3, [pc, #532]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c28:	69db      	ldr	r3, [r3, #28]
 8008c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c2e:	60bb      	str	r3, [r7, #8]
 8008c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c32:	2301      	movs	r3, #1
 8008c34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c36:	4b82      	ldr	r3, [pc, #520]	@ (8008e40 <HAL_RCC_OscConfig+0x4c8>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d118      	bne.n	8008c74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c42:	4b7f      	ldr	r3, [pc, #508]	@ (8008e40 <HAL_RCC_OscConfig+0x4c8>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a7e      	ldr	r2, [pc, #504]	@ (8008e40 <HAL_RCC_OscConfig+0x4c8>)
 8008c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c4e:	f7fd fa7d 	bl	800614c <HAL_GetTick>
 8008c52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c54:	e008      	b.n	8008c68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c56:	f7fd fa79 	bl	800614c <HAL_GetTick>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	1ad3      	subs	r3, r2, r3
 8008c60:	2b64      	cmp	r3, #100	@ 0x64
 8008c62:	d901      	bls.n	8008c68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008c64:	2303      	movs	r3, #3
 8008c66:	e103      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c68:	4b75      	ldr	r3, [pc, #468]	@ (8008e40 <HAL_RCC_OscConfig+0x4c8>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d0f0      	beq.n	8008c56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d106      	bne.n	8008c8a <HAL_RCC_OscConfig+0x312>
 8008c7c:	4b6f      	ldr	r3, [pc, #444]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c7e:	6a1b      	ldr	r3, [r3, #32]
 8008c80:	4a6e      	ldr	r2, [pc, #440]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c82:	f043 0301 	orr.w	r3, r3, #1
 8008c86:	6213      	str	r3, [r2, #32]
 8008c88:	e02d      	b.n	8008ce6 <HAL_RCC_OscConfig+0x36e>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d10c      	bne.n	8008cac <HAL_RCC_OscConfig+0x334>
 8008c92:	4b6a      	ldr	r3, [pc, #424]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c94:	6a1b      	ldr	r3, [r3, #32]
 8008c96:	4a69      	ldr	r2, [pc, #420]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008c98:	f023 0301 	bic.w	r3, r3, #1
 8008c9c:	6213      	str	r3, [r2, #32]
 8008c9e:	4b67      	ldr	r3, [pc, #412]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008ca0:	6a1b      	ldr	r3, [r3, #32]
 8008ca2:	4a66      	ldr	r2, [pc, #408]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008ca4:	f023 0304 	bic.w	r3, r3, #4
 8008ca8:	6213      	str	r3, [r2, #32]
 8008caa:	e01c      	b.n	8008ce6 <HAL_RCC_OscConfig+0x36e>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	2b05      	cmp	r3, #5
 8008cb2:	d10c      	bne.n	8008cce <HAL_RCC_OscConfig+0x356>
 8008cb4:	4b61      	ldr	r3, [pc, #388]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008cb6:	6a1b      	ldr	r3, [r3, #32]
 8008cb8:	4a60      	ldr	r2, [pc, #384]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008cba:	f043 0304 	orr.w	r3, r3, #4
 8008cbe:	6213      	str	r3, [r2, #32]
 8008cc0:	4b5e      	ldr	r3, [pc, #376]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008cc2:	6a1b      	ldr	r3, [r3, #32]
 8008cc4:	4a5d      	ldr	r2, [pc, #372]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008cc6:	f043 0301 	orr.w	r3, r3, #1
 8008cca:	6213      	str	r3, [r2, #32]
 8008ccc:	e00b      	b.n	8008ce6 <HAL_RCC_OscConfig+0x36e>
 8008cce:	4b5b      	ldr	r3, [pc, #364]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008cd0:	6a1b      	ldr	r3, [r3, #32]
 8008cd2:	4a5a      	ldr	r2, [pc, #360]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008cd4:	f023 0301 	bic.w	r3, r3, #1
 8008cd8:	6213      	str	r3, [r2, #32]
 8008cda:	4b58      	ldr	r3, [pc, #352]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008cdc:	6a1b      	ldr	r3, [r3, #32]
 8008cde:	4a57      	ldr	r2, [pc, #348]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008ce0:	f023 0304 	bic.w	r3, r3, #4
 8008ce4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d015      	beq.n	8008d1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008cee:	f7fd fa2d 	bl	800614c <HAL_GetTick>
 8008cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cf4:	e00a      	b.n	8008d0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008cf6:	f7fd fa29 	bl	800614c <HAL_GetTick>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	1ad3      	subs	r3, r2, r3
 8008d00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d901      	bls.n	8008d0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008d08:	2303      	movs	r3, #3
 8008d0a:	e0b1      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d0c:	4b4b      	ldr	r3, [pc, #300]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008d0e:	6a1b      	ldr	r3, [r3, #32]
 8008d10:	f003 0302 	and.w	r3, r3, #2
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d0ee      	beq.n	8008cf6 <HAL_RCC_OscConfig+0x37e>
 8008d18:	e014      	b.n	8008d44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d1a:	f7fd fa17 	bl	800614c <HAL_GetTick>
 8008d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d20:	e00a      	b.n	8008d38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d22:	f7fd fa13 	bl	800614c <HAL_GetTick>
 8008d26:	4602      	mov	r2, r0
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	1ad3      	subs	r3, r2, r3
 8008d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d901      	bls.n	8008d38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008d34:	2303      	movs	r3, #3
 8008d36:	e09b      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d38:	4b40      	ldr	r3, [pc, #256]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008d3a:	6a1b      	ldr	r3, [r3, #32]
 8008d3c:	f003 0302 	and.w	r3, r3, #2
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1ee      	bne.n	8008d22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008d44:	7dfb      	ldrb	r3, [r7, #23]
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d105      	bne.n	8008d56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d4a:	4b3c      	ldr	r3, [pc, #240]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008d4c:	69db      	ldr	r3, [r3, #28]
 8008d4e:	4a3b      	ldr	r2, [pc, #236]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008d50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 8087 	beq.w	8008e6e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d60:	4b36      	ldr	r3, [pc, #216]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	f003 030c 	and.w	r3, r3, #12
 8008d68:	2b08      	cmp	r3, #8
 8008d6a:	d061      	beq.n	8008e30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	69db      	ldr	r3, [r3, #28]
 8008d70:	2b02      	cmp	r3, #2
 8008d72:	d146      	bne.n	8008e02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d74:	4b33      	ldr	r3, [pc, #204]	@ (8008e44 <HAL_RCC_OscConfig+0x4cc>)
 8008d76:	2200      	movs	r2, #0
 8008d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d7a:	f7fd f9e7 	bl	800614c <HAL_GetTick>
 8008d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008d80:	e008      	b.n	8008d94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d82:	f7fd f9e3 	bl	800614c <HAL_GetTick>
 8008d86:	4602      	mov	r2, r0
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	2b02      	cmp	r3, #2
 8008d8e:	d901      	bls.n	8008d94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e06d      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008d94:	4b29      	ldr	r3, [pc, #164]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1f0      	bne.n	8008d82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6a1b      	ldr	r3, [r3, #32]
 8008da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008da8:	d108      	bne.n	8008dbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008daa:	4b24      	ldr	r3, [pc, #144]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	689b      	ldr	r3, [r3, #8]
 8008db6:	4921      	ldr	r1, [pc, #132]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008db8:	4313      	orrs	r3, r2
 8008dba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6a19      	ldr	r1, [r3, #32]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dcc:	430b      	orrs	r3, r1
 8008dce:	491b      	ldr	r1, [pc, #108]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8008e44 <HAL_RCC_OscConfig+0x4cc>)
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dda:	f7fd f9b7 	bl	800614c <HAL_GetTick>
 8008dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008de0:	e008      	b.n	8008df4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008de2:	f7fd f9b3 	bl	800614c <HAL_GetTick>
 8008de6:	4602      	mov	r2, r0
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	1ad3      	subs	r3, r2, r3
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	d901      	bls.n	8008df4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008df0:	2303      	movs	r3, #3
 8008df2:	e03d      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008df4:	4b11      	ldr	r3, [pc, #68]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0f0      	beq.n	8008de2 <HAL_RCC_OscConfig+0x46a>
 8008e00:	e035      	b.n	8008e6e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e02:	4b10      	ldr	r3, [pc, #64]	@ (8008e44 <HAL_RCC_OscConfig+0x4cc>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e08:	f7fd f9a0 	bl	800614c <HAL_GetTick>
 8008e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008e0e:	e008      	b.n	8008e22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e10:	f7fd f99c 	bl	800614c <HAL_GetTick>
 8008e14:	4602      	mov	r2, r0
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	2b02      	cmp	r3, #2
 8008e1c:	d901      	bls.n	8008e22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008e1e:	2303      	movs	r3, #3
 8008e20:	e026      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008e22:	4b06      	ldr	r3, [pc, #24]	@ (8008e3c <HAL_RCC_OscConfig+0x4c4>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d1f0      	bne.n	8008e10 <HAL_RCC_OscConfig+0x498>
 8008e2e:	e01e      	b.n	8008e6e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	69db      	ldr	r3, [r3, #28]
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d107      	bne.n	8008e48 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e019      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
 8008e3c:	40021000 	.word	0x40021000
 8008e40:	40007000 	.word	0x40007000
 8008e44:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008e48:	4b0b      	ldr	r3, [pc, #44]	@ (8008e78 <HAL_RCC_OscConfig+0x500>)
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6a1b      	ldr	r3, [r3, #32]
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	d106      	bne.n	8008e6a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d001      	beq.n	8008e6e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e000      	b.n	8008e70 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8008e6e:	2300      	movs	r3, #0
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3718      	adds	r7, #24
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}
 8008e78:	40021000 	.word	0x40021000

08008e7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d101      	bne.n	8008e90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e0d0      	b.n	8009032 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008e90:	4b6a      	ldr	r3, [pc, #424]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f003 0307 	and.w	r3, r3, #7
 8008e98:	683a      	ldr	r2, [r7, #0]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d910      	bls.n	8008ec0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e9e:	4b67      	ldr	r3, [pc, #412]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f023 0207 	bic.w	r2, r3, #7
 8008ea6:	4965      	ldr	r1, [pc, #404]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008eae:	4b63      	ldr	r3, [pc, #396]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f003 0307 	and.w	r3, r3, #7
 8008eb6:	683a      	ldr	r2, [r7, #0]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d001      	beq.n	8008ec0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	e0b8      	b.n	8009032 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f003 0302 	and.w	r3, r3, #2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d020      	beq.n	8008f0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f003 0304 	and.w	r3, r3, #4
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d005      	beq.n	8008ee4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ed8:	4b59      	ldr	r3, [pc, #356]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	4a58      	ldr	r2, [pc, #352]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008ede:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008ee2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f003 0308 	and.w	r3, r3, #8
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d005      	beq.n	8008efc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008ef0:	4b53      	ldr	r3, [pc, #332]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	4a52      	ldr	r2, [pc, #328]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008ef6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8008efa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008efc:	4b50      	ldr	r3, [pc, #320]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	494d      	ldr	r1, [pc, #308]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f003 0301 	and.w	r3, r3, #1
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d040      	beq.n	8008f9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d107      	bne.n	8008f32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f22:	4b47      	ldr	r3, [pc, #284]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d115      	bne.n	8008f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e07f      	b.n	8009032 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	2b02      	cmp	r3, #2
 8008f38:	d107      	bne.n	8008f4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008f3a:	4b41      	ldr	r3, [pc, #260]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d109      	bne.n	8008f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e073      	b.n	8009032 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f4a:	4b3d      	ldr	r3, [pc, #244]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f003 0302 	and.w	r3, r3, #2
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	e06b      	b.n	8009032 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008f5a:	4b39      	ldr	r3, [pc, #228]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	f023 0203 	bic.w	r2, r3, #3
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	4936      	ldr	r1, [pc, #216]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008f6c:	f7fd f8ee 	bl	800614c <HAL_GetTick>
 8008f70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f72:	e00a      	b.n	8008f8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f74:	f7fd f8ea 	bl	800614c <HAL_GetTick>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	1ad3      	subs	r3, r2, r3
 8008f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d901      	bls.n	8008f8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008f86:	2303      	movs	r3, #3
 8008f88:	e053      	b.n	8009032 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	f003 020c 	and.w	r2, r3, #12
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d1eb      	bne.n	8008f74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008f9c:	4b27      	ldr	r3, [pc, #156]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f003 0307 	and.w	r3, r3, #7
 8008fa4:	683a      	ldr	r2, [r7, #0]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d210      	bcs.n	8008fcc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008faa:	4b24      	ldr	r3, [pc, #144]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f023 0207 	bic.w	r2, r3, #7
 8008fb2:	4922      	ldr	r1, [pc, #136]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fba:	4b20      	ldr	r3, [pc, #128]	@ (800903c <HAL_RCC_ClockConfig+0x1c0>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f003 0307 	and.w	r3, r3, #7
 8008fc2:	683a      	ldr	r2, [r7, #0]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d001      	beq.n	8008fcc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008fc8:	2301      	movs	r3, #1
 8008fca:	e032      	b.n	8009032 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 0304 	and.w	r3, r3, #4
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d008      	beq.n	8008fea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fd8:	4b19      	ldr	r3, [pc, #100]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	4916      	ldr	r1, [pc, #88]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 0308 	and.w	r3, r3, #8
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d009      	beq.n	800900a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008ff6:	4b12      	ldr	r3, [pc, #72]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	00db      	lsls	r3, r3, #3
 8009004:	490e      	ldr	r1, [pc, #56]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8009006:	4313      	orrs	r3, r2
 8009008:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800900a:	f000 f821 	bl	8009050 <HAL_RCC_GetSysClockFreq>
 800900e:	4602      	mov	r2, r0
 8009010:	4b0b      	ldr	r3, [pc, #44]	@ (8009040 <HAL_RCC_ClockConfig+0x1c4>)
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	091b      	lsrs	r3, r3, #4
 8009016:	f003 030f 	and.w	r3, r3, #15
 800901a:	490a      	ldr	r1, [pc, #40]	@ (8009044 <HAL_RCC_ClockConfig+0x1c8>)
 800901c:	5ccb      	ldrb	r3, [r1, r3]
 800901e:	fa22 f303 	lsr.w	r3, r2, r3
 8009022:	4a09      	ldr	r2, [pc, #36]	@ (8009048 <HAL_RCC_ClockConfig+0x1cc>)
 8009024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009026:	4b09      	ldr	r3, [pc, #36]	@ (800904c <HAL_RCC_ClockConfig+0x1d0>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4618      	mov	r0, r3
 800902c:	f7f8 fd6c 	bl	8001b08 <HAL_InitTick>

  return HAL_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	40022000 	.word	0x40022000
 8009040:	40021000 	.word	0x40021000
 8009044:	0800f9b4 	.word	0x0800f9b4
 8009048:	20000000 	.word	0x20000000
 800904c:	20000028 	.word	0x20000028

08009050 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009050:	b480      	push	{r7}
 8009052:	b087      	sub	sp, #28
 8009054:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009056:	2300      	movs	r3, #0
 8009058:	60fb      	str	r3, [r7, #12]
 800905a:	2300      	movs	r3, #0
 800905c:	60bb      	str	r3, [r7, #8]
 800905e:	2300      	movs	r3, #0
 8009060:	617b      	str	r3, [r7, #20]
 8009062:	2300      	movs	r3, #0
 8009064:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8009066:	2300      	movs	r3, #0
 8009068:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800906a:	4b1e      	ldr	r3, [pc, #120]	@ (80090e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f003 030c 	and.w	r3, r3, #12
 8009076:	2b04      	cmp	r3, #4
 8009078:	d002      	beq.n	8009080 <HAL_RCC_GetSysClockFreq+0x30>
 800907a:	2b08      	cmp	r3, #8
 800907c:	d003      	beq.n	8009086 <HAL_RCC_GetSysClockFreq+0x36>
 800907e:	e027      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009080:	4b19      	ldr	r3, [pc, #100]	@ (80090e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8009082:	613b      	str	r3, [r7, #16]
      break;
 8009084:	e027      	b.n	80090d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	0c9b      	lsrs	r3, r3, #18
 800908a:	f003 030f 	and.w	r3, r3, #15
 800908e:	4a17      	ldr	r2, [pc, #92]	@ (80090ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8009090:	5cd3      	ldrb	r3, [r2, r3]
 8009092:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800909a:	2b00      	cmp	r3, #0
 800909c:	d010      	beq.n	80090c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800909e:	4b11      	ldr	r3, [pc, #68]	@ (80090e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	0c5b      	lsrs	r3, r3, #17
 80090a4:	f003 0301 	and.w	r3, r3, #1
 80090a8:	4a11      	ldr	r2, [pc, #68]	@ (80090f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80090aa:	5cd3      	ldrb	r3, [r2, r3]
 80090ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4a0d      	ldr	r2, [pc, #52]	@ (80090e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80090b2:	fb03 f202 	mul.w	r2, r3, r2
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80090bc:	617b      	str	r3, [r7, #20]
 80090be:	e004      	b.n	80090ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4a0c      	ldr	r2, [pc, #48]	@ (80090f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80090c4:	fb02 f303 	mul.w	r3, r2, r3
 80090c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	613b      	str	r3, [r7, #16]
      break;
 80090ce:	e002      	b.n	80090d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80090d0:	4b09      	ldr	r3, [pc, #36]	@ (80090f8 <HAL_RCC_GetSysClockFreq+0xa8>)
 80090d2:	613b      	str	r3, [r7, #16]
      break;
 80090d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80090d6:	693b      	ldr	r3, [r7, #16]
}
 80090d8:	4618      	mov	r0, r3
 80090da:	371c      	adds	r7, #28
 80090dc:	46bd      	mov	sp, r7
 80090de:	bc80      	pop	{r7}
 80090e0:	4770      	bx	lr
 80090e2:	bf00      	nop
 80090e4:	40021000 	.word	0x40021000
 80090e8:	00f42400 	.word	0x00f42400
 80090ec:	0800f9cc 	.word	0x0800f9cc
 80090f0:	0800f9dc 	.word	0x0800f9dc
 80090f4:	003d0900 	.word	0x003d0900
 80090f8:	007a1200 	.word	0x007a1200

080090fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090fc:	b480      	push	{r7}
 80090fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009100:	4b02      	ldr	r3, [pc, #8]	@ (800910c <HAL_RCC_GetHCLKFreq+0x10>)
 8009102:	681b      	ldr	r3, [r3, #0]
}
 8009104:	4618      	mov	r0, r3
 8009106:	46bd      	mov	sp, r7
 8009108:	bc80      	pop	{r7}
 800910a:	4770      	bx	lr
 800910c:	20000000 	.word	0x20000000

08009110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009114:	f7ff fff2 	bl	80090fc <HAL_RCC_GetHCLKFreq>
 8009118:	4602      	mov	r2, r0
 800911a:	4b05      	ldr	r3, [pc, #20]	@ (8009130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	0a1b      	lsrs	r3, r3, #8
 8009120:	f003 0307 	and.w	r3, r3, #7
 8009124:	4903      	ldr	r1, [pc, #12]	@ (8009134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009126:	5ccb      	ldrb	r3, [r1, r3]
 8009128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800912c:	4618      	mov	r0, r3
 800912e:	bd80      	pop	{r7, pc}
 8009130:	40021000 	.word	0x40021000
 8009134:	0800f9c4 	.word	0x0800f9c4

08009138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800913c:	f7ff ffde 	bl	80090fc <HAL_RCC_GetHCLKFreq>
 8009140:	4602      	mov	r2, r0
 8009142:	4b05      	ldr	r3, [pc, #20]	@ (8009158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	0adb      	lsrs	r3, r3, #11
 8009148:	f003 0307 	and.w	r3, r3, #7
 800914c:	4903      	ldr	r1, [pc, #12]	@ (800915c <HAL_RCC_GetPCLK2Freq+0x24>)
 800914e:	5ccb      	ldrb	r3, [r1, r3]
 8009150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009154:	4618      	mov	r0, r3
 8009156:	bd80      	pop	{r7, pc}
 8009158:	40021000 	.word	0x40021000
 800915c:	0800f9c4 	.word	0x0800f9c4

08009160 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	220f      	movs	r2, #15
 800916e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009170:	4b11      	ldr	r3, [pc, #68]	@ (80091b8 <HAL_RCC_GetClockConfig+0x58>)
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	f003 0203 	and.w	r2, r3, #3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800917c:	4b0e      	ldr	r3, [pc, #56]	@ (80091b8 <HAL_RCC_GetClockConfig+0x58>)
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009188:	4b0b      	ldr	r3, [pc, #44]	@ (80091b8 <HAL_RCC_GetClockConfig+0x58>)
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8009194:	4b08      	ldr	r3, [pc, #32]	@ (80091b8 <HAL_RCC_GetClockConfig+0x58>)
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	08db      	lsrs	r3, r3, #3
 800919a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80091a2:	4b06      	ldr	r3, [pc, #24]	@ (80091bc <HAL_RCC_GetClockConfig+0x5c>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f003 0207 	and.w	r2, r3, #7
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80091ae:	bf00      	nop
 80091b0:	370c      	adds	r7, #12
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bc80      	pop	{r7}
 80091b6:	4770      	bx	lr
 80091b8:	40021000 	.word	0x40021000
 80091bc:	40022000 	.word	0x40022000

080091c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b085      	sub	sp, #20
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80091c8:	4b0a      	ldr	r3, [pc, #40]	@ (80091f4 <RCC_Delay+0x34>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a0a      	ldr	r2, [pc, #40]	@ (80091f8 <RCC_Delay+0x38>)
 80091ce:	fba2 2303 	umull	r2, r3, r2, r3
 80091d2:	0a5b      	lsrs	r3, r3, #9
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	fb02 f303 	mul.w	r3, r2, r3
 80091da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80091dc:	bf00      	nop
  }
  while (Delay --);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	1e5a      	subs	r2, r3, #1
 80091e2:	60fa      	str	r2, [r7, #12]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d1f9      	bne.n	80091dc <RCC_Delay+0x1c>
}
 80091e8:	bf00      	nop
 80091ea:	bf00      	nop
 80091ec:	3714      	adds	r7, #20
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bc80      	pop	{r7}
 80091f2:	4770      	bx	lr
 80091f4:	20000000 	.word	0x20000000
 80091f8:	10624dd3 	.word	0x10624dd3

080091fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b086      	sub	sp, #24
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009204:	2300      	movs	r3, #0
 8009206:	613b      	str	r3, [r7, #16]
 8009208:	2300      	movs	r3, #0
 800920a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 0301 	and.w	r3, r3, #1
 8009214:	2b00      	cmp	r3, #0
 8009216:	d07d      	beq.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8009218:	2300      	movs	r3, #0
 800921a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800921c:	4b4f      	ldr	r3, [pc, #316]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800921e:	69db      	ldr	r3, [r3, #28]
 8009220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10d      	bne.n	8009244 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009228:	4b4c      	ldr	r3, [pc, #304]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800922a:	69db      	ldr	r3, [r3, #28]
 800922c:	4a4b      	ldr	r2, [pc, #300]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800922e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009232:	61d3      	str	r3, [r2, #28]
 8009234:	4b49      	ldr	r3, [pc, #292]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009236:	69db      	ldr	r3, [r3, #28]
 8009238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800923c:	60bb      	str	r3, [r7, #8]
 800923e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009240:	2301      	movs	r3, #1
 8009242:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009244:	4b46      	ldr	r3, [pc, #280]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800924c:	2b00      	cmp	r3, #0
 800924e:	d118      	bne.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009250:	4b43      	ldr	r3, [pc, #268]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a42      	ldr	r2, [pc, #264]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800925a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800925c:	f7fc ff76 	bl	800614c <HAL_GetTick>
 8009260:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009262:	e008      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009264:	f7fc ff72 	bl	800614c <HAL_GetTick>
 8009268:	4602      	mov	r2, r0
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	1ad3      	subs	r3, r2, r3
 800926e:	2b64      	cmp	r3, #100	@ 0x64
 8009270:	d901      	bls.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8009272:	2303      	movs	r3, #3
 8009274:	e06d      	b.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009276:	4b3a      	ldr	r3, [pc, #232]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800927e:	2b00      	cmp	r3, #0
 8009280:	d0f0      	beq.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009282:	4b36      	ldr	r3, [pc, #216]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009284:	6a1b      	ldr	r3, [r3, #32]
 8009286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800928a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d02e      	beq.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	429a      	cmp	r2, r3
 800929e:	d027      	beq.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80092a0:	4b2e      	ldr	r3, [pc, #184]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80092a2:	6a1b      	ldr	r3, [r3, #32]
 80092a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80092aa:	4b2e      	ldr	r3, [pc, #184]	@ (8009364 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80092ac:	2201      	movs	r2, #1
 80092ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80092b0:	4b2c      	ldr	r3, [pc, #176]	@ (8009364 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80092b2:	2200      	movs	r2, #0
 80092b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80092b6:	4a29      	ldr	r2, [pc, #164]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f003 0301 	and.w	r3, r3, #1
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d014      	beq.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092c6:	f7fc ff41 	bl	800614c <HAL_GetTick>
 80092ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092cc:	e00a      	b.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092ce:	f7fc ff3d 	bl	800614c <HAL_GetTick>
 80092d2:	4602      	mov	r2, r0
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	1ad3      	subs	r3, r2, r3
 80092d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092dc:	4293      	cmp	r3, r2
 80092de:	d901      	bls.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80092e0:	2303      	movs	r3, #3
 80092e2:	e036      	b.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092e4:	4b1d      	ldr	r3, [pc, #116]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80092e6:	6a1b      	ldr	r3, [r3, #32]
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d0ee      	beq.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80092f0:	4b1a      	ldr	r3, [pc, #104]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80092f2:	6a1b      	ldr	r3, [r3, #32]
 80092f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	4917      	ldr	r1, [pc, #92]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80092fe:	4313      	orrs	r3, r2
 8009300:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009302:	7dfb      	ldrb	r3, [r7, #23]
 8009304:	2b01      	cmp	r3, #1
 8009306:	d105      	bne.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009308:	4b14      	ldr	r3, [pc, #80]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800930a:	69db      	ldr	r3, [r3, #28]
 800930c:	4a13      	ldr	r2, [pc, #76]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800930e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009312:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 0302 	and.w	r3, r3, #2
 800931c:	2b00      	cmp	r3, #0
 800931e:	d008      	beq.n	8009332 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009320:	4b0e      	ldr	r3, [pc, #56]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	490b      	ldr	r1, [pc, #44]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800932e:	4313      	orrs	r3, r2
 8009330:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0310 	and.w	r3, r3, #16
 800933a:	2b00      	cmp	r3, #0
 800933c:	d008      	beq.n	8009350 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800933e:	4b07      	ldr	r3, [pc, #28]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	695b      	ldr	r3, [r3, #20]
 800934a:	4904      	ldr	r1, [pc, #16]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800934c:	4313      	orrs	r3, r2
 800934e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3718      	adds	r7, #24
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	40021000 	.word	0x40021000
 8009360:	40007000 	.word	0x40007000
 8009364:	42420440 	.word	0x42420440

08009368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d101      	bne.n	800937a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	e041      	b.n	80093fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009380:	b2db      	uxtb	r3, r3
 8009382:	2b00      	cmp	r3, #0
 8009384:	d106      	bne.n	8009394 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7f8 fdfe 	bl	8001f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2202      	movs	r2, #2
 8009398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	3304      	adds	r3, #4
 80093a4:	4619      	mov	r1, r3
 80093a6:	4610      	mov	r0, r2
 80093a8:	f000 f9fa 	bl	80097a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2201      	movs	r2, #1
 80093b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2201      	movs	r2, #1
 80093b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2201      	movs	r2, #1
 80093c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2201      	movs	r2, #1
 80093c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2201      	movs	r2, #1
 80093d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2201      	movs	r2, #1
 80093d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2201      	movs	r2, #1
 80093e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2201      	movs	r2, #1
 80093f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3708      	adds	r7, #8
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
	...

08009408 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009416:	b2db      	uxtb	r3, r3
 8009418:	2b01      	cmp	r3, #1
 800941a:	d001      	beq.n	8009420 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800941c:	2301      	movs	r3, #1
 800941e:	e03c      	b.n	800949a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2202      	movs	r2, #2
 8009424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a1d      	ldr	r2, [pc, #116]	@ (80094a4 <HAL_TIM_Base_Start+0x9c>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d018      	beq.n	8009464 <HAL_TIM_Base_Start+0x5c>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a1c      	ldr	r2, [pc, #112]	@ (80094a8 <HAL_TIM_Base_Start+0xa0>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d013      	beq.n	8009464 <HAL_TIM_Base_Start+0x5c>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009444:	d00e      	beq.n	8009464 <HAL_TIM_Base_Start+0x5c>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a18      	ldr	r2, [pc, #96]	@ (80094ac <HAL_TIM_Base_Start+0xa4>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d009      	beq.n	8009464 <HAL_TIM_Base_Start+0x5c>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a16      	ldr	r2, [pc, #88]	@ (80094b0 <HAL_TIM_Base_Start+0xa8>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d004      	beq.n	8009464 <HAL_TIM_Base_Start+0x5c>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a15      	ldr	r2, [pc, #84]	@ (80094b4 <HAL_TIM_Base_Start+0xac>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d111      	bne.n	8009488 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	689b      	ldr	r3, [r3, #8]
 800946a:	f003 0307 	and.w	r3, r3, #7
 800946e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2b06      	cmp	r3, #6
 8009474:	d010      	beq.n	8009498 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f042 0201 	orr.w	r2, r2, #1
 8009484:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009486:	e007      	b.n	8009498 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f042 0201 	orr.w	r2, r2, #1
 8009496:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009498:	2300      	movs	r3, #0
}
 800949a:	4618      	mov	r0, r3
 800949c:	3714      	adds	r7, #20
 800949e:	46bd      	mov	sp, r7
 80094a0:	bc80      	pop	{r7}
 80094a2:	4770      	bx	lr
 80094a4:	40012c00 	.word	0x40012c00
 80094a8:	40013400 	.word	0x40013400
 80094ac:	40000400 	.word	0x40000400
 80094b0:	40000800 	.word	0x40000800
 80094b4:	40000c00 	.word	0x40000c00

080094b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d001      	beq.n	80094d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	e044      	b.n	800955a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2202      	movs	r2, #2
 80094d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	68da      	ldr	r2, [r3, #12]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f042 0201 	orr.w	r2, r2, #1
 80094e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a1d      	ldr	r2, [pc, #116]	@ (8009564 <HAL_TIM_Base_Start_IT+0xac>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d018      	beq.n	8009524 <HAL_TIM_Base_Start_IT+0x6c>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a1c      	ldr	r2, [pc, #112]	@ (8009568 <HAL_TIM_Base_Start_IT+0xb0>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d013      	beq.n	8009524 <HAL_TIM_Base_Start_IT+0x6c>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009504:	d00e      	beq.n	8009524 <HAL_TIM_Base_Start_IT+0x6c>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a18      	ldr	r2, [pc, #96]	@ (800956c <HAL_TIM_Base_Start_IT+0xb4>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d009      	beq.n	8009524 <HAL_TIM_Base_Start_IT+0x6c>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a16      	ldr	r2, [pc, #88]	@ (8009570 <HAL_TIM_Base_Start_IT+0xb8>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d004      	beq.n	8009524 <HAL_TIM_Base_Start_IT+0x6c>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a15      	ldr	r2, [pc, #84]	@ (8009574 <HAL_TIM_Base_Start_IT+0xbc>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d111      	bne.n	8009548 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	f003 0307 	and.w	r3, r3, #7
 800952e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2b06      	cmp	r3, #6
 8009534:	d010      	beq.n	8009558 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f042 0201 	orr.w	r2, r2, #1
 8009544:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009546:	e007      	b.n	8009558 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f042 0201 	orr.w	r2, r2, #1
 8009556:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	3714      	adds	r7, #20
 800955e:	46bd      	mov	sp, r7
 8009560:	bc80      	pop	{r7}
 8009562:	4770      	bx	lr
 8009564:	40012c00 	.word	0x40012c00
 8009568:	40013400 	.word	0x40013400
 800956c:	40000400 	.word	0x40000400
 8009570:	40000800 	.word	0x40000800
 8009574:	40000c00 	.word	0x40000c00

08009578 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	68db      	ldr	r3, [r3, #12]
 8009586:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	f003 0302 	and.w	r3, r3, #2
 8009596:	2b00      	cmp	r3, #0
 8009598:	d020      	beq.n	80095dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f003 0302 	and.w	r3, r3, #2
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d01b      	beq.n	80095dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f06f 0202 	mvn.w	r2, #2
 80095ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	699b      	ldr	r3, [r3, #24]
 80095ba:	f003 0303 	and.w	r3, r3, #3
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d003      	beq.n	80095ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 f8d1 	bl	800976a <HAL_TIM_IC_CaptureCallback>
 80095c8:	e005      	b.n	80095d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 f8c4 	bl	8009758 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 f8d3 	bl	800977c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	f003 0304 	and.w	r3, r3, #4
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d020      	beq.n	8009628 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f003 0304 	and.w	r3, r3, #4
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d01b      	beq.n	8009628 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f06f 0204 	mvn.w	r2, #4
 80095f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2202      	movs	r2, #2
 80095fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	699b      	ldr	r3, [r3, #24]
 8009606:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800960a:	2b00      	cmp	r3, #0
 800960c:	d003      	beq.n	8009616 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f8ab 	bl	800976a <HAL_TIM_IC_CaptureCallback>
 8009614:	e005      	b.n	8009622 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 f89e 	bl	8009758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f8ad 	bl	800977c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f003 0308 	and.w	r3, r3, #8
 800962e:	2b00      	cmp	r3, #0
 8009630:	d020      	beq.n	8009674 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f003 0308 	and.w	r3, r3, #8
 8009638:	2b00      	cmp	r3, #0
 800963a:	d01b      	beq.n	8009674 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f06f 0208 	mvn.w	r2, #8
 8009644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2204      	movs	r2, #4
 800964a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	69db      	ldr	r3, [r3, #28]
 8009652:	f003 0303 	and.w	r3, r3, #3
 8009656:	2b00      	cmp	r3, #0
 8009658:	d003      	beq.n	8009662 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 f885 	bl	800976a <HAL_TIM_IC_CaptureCallback>
 8009660:	e005      	b.n	800966e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 f878 	bl	8009758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 f887 	bl	800977c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	f003 0310 	and.w	r3, r3, #16
 800967a:	2b00      	cmp	r3, #0
 800967c:	d020      	beq.n	80096c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f003 0310 	and.w	r3, r3, #16
 8009684:	2b00      	cmp	r3, #0
 8009686:	d01b      	beq.n	80096c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f06f 0210 	mvn.w	r2, #16
 8009690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2208      	movs	r2, #8
 8009696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	69db      	ldr	r3, [r3, #28]
 800969e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d003      	beq.n	80096ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 f85f 	bl	800976a <HAL_TIM_IC_CaptureCallback>
 80096ac:	e005      	b.n	80096ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 f852 	bl	8009758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 f861 	bl	800977c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d00c      	beq.n	80096e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	f003 0301 	and.w	r3, r3, #1
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d007      	beq.n	80096e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f06f 0201 	mvn.w	r2, #1
 80096dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f7f8 f9c2 	bl	8001a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d00c      	beq.n	8009708 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d007      	beq.n	8009708 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 f947 	bl	8009996 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800970e:	2b00      	cmp	r3, #0
 8009710:	d00c      	beq.n	800972c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009718:	2b00      	cmp	r3, #0
 800971a:	d007      	beq.n	800972c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 f831 	bl	800978e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	f003 0320 	and.w	r3, r3, #32
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00c      	beq.n	8009750 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f003 0320 	and.w	r3, r3, #32
 800973c:	2b00      	cmp	r3, #0
 800973e:	d007      	beq.n	8009750 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f06f 0220 	mvn.w	r2, #32
 8009748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f000 f91a 	bl	8009984 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009750:	bf00      	nop
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	bc80      	pop	{r7}
 8009768:	4770      	bx	lr

0800976a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800976a:	b480      	push	{r7}
 800976c:	b083      	sub	sp, #12
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009772:	bf00      	nop
 8009774:	370c      	adds	r7, #12
 8009776:	46bd      	mov	sp, r7
 8009778:	bc80      	pop	{r7}
 800977a:	4770      	bx	lr

0800977c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009784:	bf00      	nop
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	bc80      	pop	{r7}
 800978c:	4770      	bx	lr

0800978e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800978e:	b480      	push	{r7}
 8009790:	b083      	sub	sp, #12
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009796:	bf00      	nop
 8009798:	370c      	adds	r7, #12
 800979a:	46bd      	mov	sp, r7
 800979c:	bc80      	pop	{r7}
 800979e:	4770      	bx	lr

080097a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4a39      	ldr	r2, [pc, #228]	@ (8009898 <TIM_Base_SetConfig+0xf8>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d013      	beq.n	80097e0 <TIM_Base_SetConfig+0x40>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	4a38      	ldr	r2, [pc, #224]	@ (800989c <TIM_Base_SetConfig+0xfc>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d00f      	beq.n	80097e0 <TIM_Base_SetConfig+0x40>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097c6:	d00b      	beq.n	80097e0 <TIM_Base_SetConfig+0x40>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	4a35      	ldr	r2, [pc, #212]	@ (80098a0 <TIM_Base_SetConfig+0x100>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d007      	beq.n	80097e0 <TIM_Base_SetConfig+0x40>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	4a34      	ldr	r2, [pc, #208]	@ (80098a4 <TIM_Base_SetConfig+0x104>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d003      	beq.n	80097e0 <TIM_Base_SetConfig+0x40>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	4a33      	ldr	r2, [pc, #204]	@ (80098a8 <TIM_Base_SetConfig+0x108>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d108      	bne.n	80097f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	68fa      	ldr	r2, [r7, #12]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	4a28      	ldr	r2, [pc, #160]	@ (8009898 <TIM_Base_SetConfig+0xf8>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d013      	beq.n	8009822 <TIM_Base_SetConfig+0x82>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a27      	ldr	r2, [pc, #156]	@ (800989c <TIM_Base_SetConfig+0xfc>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d00f      	beq.n	8009822 <TIM_Base_SetConfig+0x82>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009808:	d00b      	beq.n	8009822 <TIM_Base_SetConfig+0x82>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	4a24      	ldr	r2, [pc, #144]	@ (80098a0 <TIM_Base_SetConfig+0x100>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d007      	beq.n	8009822 <TIM_Base_SetConfig+0x82>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	4a23      	ldr	r2, [pc, #140]	@ (80098a4 <TIM_Base_SetConfig+0x104>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d003      	beq.n	8009822 <TIM_Base_SetConfig+0x82>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	4a22      	ldr	r2, [pc, #136]	@ (80098a8 <TIM_Base_SetConfig+0x108>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d108      	bne.n	8009834 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	68db      	ldr	r3, [r3, #12]
 800982e:	68fa      	ldr	r2, [r7, #12]
 8009830:	4313      	orrs	r3, r2
 8009832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	695b      	ldr	r3, [r3, #20]
 800983e:	4313      	orrs	r3, r2
 8009840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	68fa      	ldr	r2, [r7, #12]
 8009846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	689a      	ldr	r2, [r3, #8]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a0f      	ldr	r2, [pc, #60]	@ (8009898 <TIM_Base_SetConfig+0xf8>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d003      	beq.n	8009868 <TIM_Base_SetConfig+0xc8>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a0e      	ldr	r2, [pc, #56]	@ (800989c <TIM_Base_SetConfig+0xfc>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d103      	bne.n	8009870 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	691a      	ldr	r2, [r3, #16]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	691b      	ldr	r3, [r3, #16]
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	2b00      	cmp	r3, #0
 8009880:	d005      	beq.n	800988e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	f023 0201 	bic.w	r2, r3, #1
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	611a      	str	r2, [r3, #16]
  }
}
 800988e:	bf00      	nop
 8009890:	3714      	adds	r7, #20
 8009892:	46bd      	mov	sp, r7
 8009894:	bc80      	pop	{r7}
 8009896:	4770      	bx	lr
 8009898:	40012c00 	.word	0x40012c00
 800989c:	40013400 	.word	0x40013400
 80098a0:	40000400 	.word	0x40000400
 80098a4:	40000800 	.word	0x40000800
 80098a8:	40000c00 	.word	0x40000c00

080098ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d101      	bne.n	80098c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80098c0:	2302      	movs	r3, #2
 80098c2:	e050      	b.n	8009966 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2201      	movs	r2, #1
 80098c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2202      	movs	r2, #2
 80098d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	689b      	ldr	r3, [r3, #8]
 80098e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	4313      	orrs	r3, r2
 80098f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a1b      	ldr	r2, [pc, #108]	@ (8009970 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d018      	beq.n	800993a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4a19      	ldr	r2, [pc, #100]	@ (8009974 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d013      	beq.n	800993a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800991a:	d00e      	beq.n	800993a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a15      	ldr	r2, [pc, #84]	@ (8009978 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d009      	beq.n	800993a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	4a14      	ldr	r2, [pc, #80]	@ (800997c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d004      	beq.n	800993a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4a12      	ldr	r2, [pc, #72]	@ (8009980 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d10c      	bne.n	8009954 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009940:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	68ba      	ldr	r2, [r7, #8]
 8009948:	4313      	orrs	r3, r2
 800994a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	68ba      	ldr	r2, [r7, #8]
 8009952:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009964:	2300      	movs	r3, #0
}
 8009966:	4618      	mov	r0, r3
 8009968:	3714      	adds	r7, #20
 800996a:	46bd      	mov	sp, r7
 800996c:	bc80      	pop	{r7}
 800996e:	4770      	bx	lr
 8009970:	40012c00 	.word	0x40012c00
 8009974:	40013400 	.word	0x40013400
 8009978:	40000400 	.word	0x40000400
 800997c:	40000800 	.word	0x40000800
 8009980:	40000c00 	.word	0x40000c00

08009984 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800998c:	bf00      	nop
 800998e:	370c      	adds	r7, #12
 8009990:	46bd      	mov	sp, r7
 8009992:	bc80      	pop	{r7}
 8009994:	4770      	bx	lr

08009996 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009996:	b480      	push	{r7}
 8009998:	b083      	sub	sp, #12
 800999a:	af00      	add	r7, sp, #0
 800999c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800999e:	bf00      	nop
 80099a0:	370c      	adds	r7, #12
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bc80      	pop	{r7}
 80099a6:	4770      	bx	lr

080099a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b082      	sub	sp, #8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e042      	b.n	8009a40 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d106      	bne.n	80099d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f7f8 fb4a 	bl	8002068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2224      	movs	r2, #36	@ 0x24
 80099d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	68da      	ldr	r2, [r3, #12]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80099ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 f82b 	bl	8009a48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	691a      	ldr	r2, [r3, #16]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	695a      	ldr	r2, [r3, #20]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	68da      	ldr	r2, [r3, #12]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009a20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2200      	movs	r2, #0
 8009a26:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2220      	movs	r2, #32
 8009a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3708      	adds	r7, #8
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	691b      	ldr	r3, [r3, #16]
 8009a56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	68da      	ldr	r2, [r3, #12]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	430a      	orrs	r2, r1
 8009a64:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	689a      	ldr	r2, [r3, #8]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	431a      	orrs	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	695b      	ldr	r3, [r3, #20]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	68db      	ldr	r3, [r3, #12]
 8009a7e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009a82:	f023 030c 	bic.w	r3, r3, #12
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	6812      	ldr	r2, [r2, #0]
 8009a8a:	68b9      	ldr	r1, [r7, #8]
 8009a8c:	430b      	orrs	r3, r1
 8009a8e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	699a      	ldr	r2, [r3, #24]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	430a      	orrs	r2, r1
 8009aa4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a2c      	ldr	r2, [pc, #176]	@ (8009b5c <UART_SetConfig+0x114>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d103      	bne.n	8009ab8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009ab0:	f7ff fb42 	bl	8009138 <HAL_RCC_GetPCLK2Freq>
 8009ab4:	60f8      	str	r0, [r7, #12]
 8009ab6:	e002      	b.n	8009abe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009ab8:	f7ff fb2a 	bl	8009110 <HAL_RCC_GetPCLK1Freq>
 8009abc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009abe:	68fa      	ldr	r2, [r7, #12]
 8009ac0:	4613      	mov	r3, r2
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	4413      	add	r3, r2
 8009ac6:	009a      	lsls	r2, r3, #2
 8009ac8:	441a      	add	r2, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ad4:	4a22      	ldr	r2, [pc, #136]	@ (8009b60 <UART_SetConfig+0x118>)
 8009ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8009ada:	095b      	lsrs	r3, r3, #5
 8009adc:	0119      	lsls	r1, r3, #4
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	4613      	mov	r3, r2
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	4413      	add	r3, r2
 8009ae6:	009a      	lsls	r2, r3, #2
 8009ae8:	441a      	add	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8009af4:	4b1a      	ldr	r3, [pc, #104]	@ (8009b60 <UART_SetConfig+0x118>)
 8009af6:	fba3 0302 	umull	r0, r3, r3, r2
 8009afa:	095b      	lsrs	r3, r3, #5
 8009afc:	2064      	movs	r0, #100	@ 0x64
 8009afe:	fb00 f303 	mul.w	r3, r0, r3
 8009b02:	1ad3      	subs	r3, r2, r3
 8009b04:	011b      	lsls	r3, r3, #4
 8009b06:	3332      	adds	r3, #50	@ 0x32
 8009b08:	4a15      	ldr	r2, [pc, #84]	@ (8009b60 <UART_SetConfig+0x118>)
 8009b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8009b0e:	095b      	lsrs	r3, r3, #5
 8009b10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009b14:	4419      	add	r1, r3
 8009b16:	68fa      	ldr	r2, [r7, #12]
 8009b18:	4613      	mov	r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	009a      	lsls	r2, r3, #2
 8009b20:	441a      	add	r2, r3
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8009b60 <UART_SetConfig+0x118>)
 8009b2e:	fba3 0302 	umull	r0, r3, r3, r2
 8009b32:	095b      	lsrs	r3, r3, #5
 8009b34:	2064      	movs	r0, #100	@ 0x64
 8009b36:	fb00 f303 	mul.w	r3, r0, r3
 8009b3a:	1ad3      	subs	r3, r2, r3
 8009b3c:	011b      	lsls	r3, r3, #4
 8009b3e:	3332      	adds	r3, #50	@ 0x32
 8009b40:	4a07      	ldr	r2, [pc, #28]	@ (8009b60 <UART_SetConfig+0x118>)
 8009b42:	fba2 2303 	umull	r2, r3, r2, r3
 8009b46:	095b      	lsrs	r3, r3, #5
 8009b48:	f003 020f 	and.w	r2, r3, #15
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	440a      	add	r2, r1
 8009b52:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009b54:	bf00      	nop
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	40013800 	.word	0x40013800
 8009b60:	51eb851f 	.word	0x51eb851f

08009b64 <__NVIC_SetPriority>:
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	6039      	str	r1, [r7, #0]
 8009b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	db0a      	blt.n	8009b8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	b2da      	uxtb	r2, r3
 8009b7c:	490c      	ldr	r1, [pc, #48]	@ (8009bb0 <__NVIC_SetPriority+0x4c>)
 8009b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b82:	0112      	lsls	r2, r2, #4
 8009b84:	b2d2      	uxtb	r2, r2
 8009b86:	440b      	add	r3, r1
 8009b88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009b8c:	e00a      	b.n	8009ba4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	b2da      	uxtb	r2, r3
 8009b92:	4908      	ldr	r1, [pc, #32]	@ (8009bb4 <__NVIC_SetPriority+0x50>)
 8009b94:	79fb      	ldrb	r3, [r7, #7]
 8009b96:	f003 030f 	and.w	r3, r3, #15
 8009b9a:	3b04      	subs	r3, #4
 8009b9c:	0112      	lsls	r2, r2, #4
 8009b9e:	b2d2      	uxtb	r2, r2
 8009ba0:	440b      	add	r3, r1
 8009ba2:	761a      	strb	r2, [r3, #24]
}
 8009ba4:	bf00      	nop
 8009ba6:	370c      	adds	r7, #12
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bc80      	pop	{r7}
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	e000e100 	.word	0xe000e100
 8009bb4:	e000ed00 	.word	0xe000ed00

08009bb8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009bbc:	4b05      	ldr	r3, [pc, #20]	@ (8009bd4 <SysTick_Handler+0x1c>)
 8009bbe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009bc0:	f001 fd9c 	bl	800b6fc <xTaskGetSchedulerState>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	d001      	beq.n	8009bce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009bca:	f002 fbfd 	bl	800c3c8 <xPortSysTickHandler>
  }
}
 8009bce:	bf00      	nop
 8009bd0:	bd80      	pop	{r7, pc}
 8009bd2:	bf00      	nop
 8009bd4:	e000e010 	.word	0xe000e010

08009bd8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009bdc:	2100      	movs	r1, #0
 8009bde:	f06f 0004 	mvn.w	r0, #4
 8009be2:	f7ff ffbf 	bl	8009b64 <__NVIC_SetPriority>
#endif
}
 8009be6:	bf00      	nop
 8009be8:	bd80      	pop	{r7, pc}
	...

08009bec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bf2:	f3ef 8305 	mrs	r3, IPSR
 8009bf6:	603b      	str	r3, [r7, #0]
  return(result);
 8009bf8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d003      	beq.n	8009c06 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009bfe:	f06f 0305 	mvn.w	r3, #5
 8009c02:	607b      	str	r3, [r7, #4]
 8009c04:	e00c      	b.n	8009c20 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009c06:	4b09      	ldr	r3, [pc, #36]	@ (8009c2c <osKernelInitialize+0x40>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d105      	bne.n	8009c1a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009c0e:	4b07      	ldr	r3, [pc, #28]	@ (8009c2c <osKernelInitialize+0x40>)
 8009c10:	2201      	movs	r2, #1
 8009c12:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009c14:	2300      	movs	r3, #0
 8009c16:	607b      	str	r3, [r7, #4]
 8009c18:	e002      	b.n	8009c20 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8009c1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009c20:	687b      	ldr	r3, [r7, #4]
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	370c      	adds	r7, #12
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bc80      	pop	{r7}
 8009c2a:	4770      	bx	lr
 8009c2c:	20000610 	.word	0x20000610

08009c30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b082      	sub	sp, #8
 8009c34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c36:	f3ef 8305 	mrs	r3, IPSR
 8009c3a:	603b      	str	r3, [r7, #0]
  return(result);
 8009c3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d003      	beq.n	8009c4a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009c42:	f06f 0305 	mvn.w	r3, #5
 8009c46:	607b      	str	r3, [r7, #4]
 8009c48:	e010      	b.n	8009c6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8009c78 <osKernelStart+0x48>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2b01      	cmp	r3, #1
 8009c50:	d109      	bne.n	8009c66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009c52:	f7ff ffc1 	bl	8009bd8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009c56:	4b08      	ldr	r3, [pc, #32]	@ (8009c78 <osKernelStart+0x48>)
 8009c58:	2202      	movs	r2, #2
 8009c5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009c5c:	f001 f902 	bl	800ae64 <vTaskStartScheduler>
      stat = osOK;
 8009c60:	2300      	movs	r3, #0
 8009c62:	607b      	str	r3, [r7, #4]
 8009c64:	e002      	b.n	8009c6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009c66:	f04f 33ff 	mov.w	r3, #4294967295
 8009c6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009c6c:	687b      	ldr	r3, [r7, #4]
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3708      	adds	r7, #8
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	20000610 	.word	0x20000610

08009c7c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b08e      	sub	sp, #56	@ 0x38
 8009c80:	af04      	add	r7, sp, #16
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c8c:	f3ef 8305 	mrs	r3, IPSR
 8009c90:	617b      	str	r3, [r7, #20]
  return(result);
 8009c92:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d17e      	bne.n	8009d96 <osThreadNew+0x11a>
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d07b      	beq.n	8009d96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009c9e:	2380      	movs	r3, #128	@ 0x80
 8009ca0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009ca2:	2318      	movs	r3, #24
 8009ca4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009caa:	f04f 33ff 	mov.w	r3, #4294967295
 8009cae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d045      	beq.n	8009d42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d002      	beq.n	8009cc4 <osThreadNew+0x48>
        name = attr->name;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	699b      	ldr	r3, [r3, #24]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d002      	beq.n	8009cd2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	699b      	ldr	r3, [r3, #24]
 8009cd0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d008      	beq.n	8009cea <osThreadNew+0x6e>
 8009cd8:	69fb      	ldr	r3, [r7, #28]
 8009cda:	2b38      	cmp	r3, #56	@ 0x38
 8009cdc:	d805      	bhi.n	8009cea <osThreadNew+0x6e>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	f003 0301 	and.w	r3, r3, #1
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d001      	beq.n	8009cee <osThreadNew+0x72>
        return (NULL);
 8009cea:	2300      	movs	r3, #0
 8009cec:	e054      	b.n	8009d98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	695b      	ldr	r3, [r3, #20]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d003      	beq.n	8009cfe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	695b      	ldr	r3, [r3, #20]
 8009cfa:	089b      	lsrs	r3, r3, #2
 8009cfc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d00e      	beq.n	8009d24 <osThreadNew+0xa8>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	2b5b      	cmp	r3, #91	@ 0x5b
 8009d0c:	d90a      	bls.n	8009d24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d006      	beq.n	8009d24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d002      	beq.n	8009d24 <osThreadNew+0xa8>
        mem = 1;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	61bb      	str	r3, [r7, #24]
 8009d22:	e010      	b.n	8009d46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	689b      	ldr	r3, [r3, #8]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10c      	bne.n	8009d46 <osThreadNew+0xca>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d108      	bne.n	8009d46 <osThreadNew+0xca>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	691b      	ldr	r3, [r3, #16]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d104      	bne.n	8009d46 <osThreadNew+0xca>
          mem = 0;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	61bb      	str	r3, [r7, #24]
 8009d40:	e001      	b.n	8009d46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009d42:	2300      	movs	r3, #0
 8009d44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009d46:	69bb      	ldr	r3, [r7, #24]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d110      	bne.n	8009d6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009d54:	9202      	str	r2, [sp, #8]
 8009d56:	9301      	str	r3, [sp, #4]
 8009d58:	69fb      	ldr	r3, [r7, #28]
 8009d5a:	9300      	str	r3, [sp, #0]
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	6a3a      	ldr	r2, [r7, #32]
 8009d60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009d62:	68f8      	ldr	r0, [r7, #12]
 8009d64:	f000 fea2 	bl	800aaac <xTaskCreateStatic>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	613b      	str	r3, [r7, #16]
 8009d6c:	e013      	b.n	8009d96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009d6e:	69bb      	ldr	r3, [r7, #24]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d110      	bne.n	8009d96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009d74:	6a3b      	ldr	r3, [r7, #32]
 8009d76:	b29a      	uxth	r2, r3
 8009d78:	f107 0310 	add.w	r3, r7, #16
 8009d7c:	9301      	str	r3, [sp, #4]
 8009d7e:	69fb      	ldr	r3, [r7, #28]
 8009d80:	9300      	str	r3, [sp, #0]
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009d86:	68f8      	ldr	r0, [r7, #12]
 8009d88:	f000 fef0 	bl	800ab6c <xTaskCreate>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d001      	beq.n	8009d96 <osThreadNew+0x11a>
            hTask = NULL;
 8009d92:	2300      	movs	r3, #0
 8009d94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009d96:	693b      	ldr	r3, [r7, #16]
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3728      	adds	r7, #40	@ 0x28
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009da8:	f3ef 8305 	mrs	r3, IPSR
 8009dac:	60bb      	str	r3, [r7, #8]
  return(result);
 8009dae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d003      	beq.n	8009dbc <osDelay+0x1c>
    stat = osErrorISR;
 8009db4:	f06f 0305 	mvn.w	r3, #5
 8009db8:	60fb      	str	r3, [r7, #12]
 8009dba:	e007      	b.n	8009dcc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d002      	beq.n	8009dcc <osDelay+0x2c>
      vTaskDelay(ticks);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f001 f816 	bl	800adf8 <vTaskDelay>
    }
  }

  return (stat);
 8009dcc:	68fb      	ldr	r3, [r7, #12]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b084      	sub	sp, #16
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f002 f964 	bl	800c0ac <pvTimerGetTimerID>
 8009de4:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d005      	beq.n	8009df8 <TimerCallback+0x22>
    callb->func (callb->arg);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	68fa      	ldr	r2, [r7, #12]
 8009df2:	6852      	ldr	r2, [r2, #4]
 8009df4:	4610      	mov	r0, r2
 8009df6:	4798      	blx	r3
  }
}
 8009df8:	bf00      	nop
 8009dfa:	3710      	adds	r7, #16
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b08c      	sub	sp, #48	@ 0x30
 8009e04:	af02      	add	r7, sp, #8
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	607a      	str	r2, [r7, #4]
 8009e0a:	603b      	str	r3, [r7, #0]
 8009e0c:	460b      	mov	r3, r1
 8009e0e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8009e10:	2300      	movs	r3, #0
 8009e12:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e14:	f3ef 8305 	mrs	r3, IPSR
 8009e18:	613b      	str	r3, [r7, #16]
  return(result);
 8009e1a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d163      	bne.n	8009ee8 <osTimerNew+0xe8>
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d060      	beq.n	8009ee8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8009e26:	2008      	movs	r0, #8
 8009e28:	f002 fb52 	bl	800c4d0 <pvPortMalloc>
 8009e2c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d059      	beq.n	8009ee8 <osTimerNew+0xe8>
      callb->func = func;
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8009e40:	7afb      	ldrb	r3, [r7, #11]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d102      	bne.n	8009e4c <osTimerNew+0x4c>
        reload = pdFALSE;
 8009e46:	2300      	movs	r3, #0
 8009e48:	61fb      	str	r3, [r7, #28]
 8009e4a:	e001      	b.n	8009e50 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8009e50:	f04f 33ff 	mov.w	r3, #4294967295
 8009e54:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8009e56:	2300      	movs	r3, #0
 8009e58:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d01c      	beq.n	8009e9a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d002      	beq.n	8009e6e <osTimerNew+0x6e>
          name = attr->name;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	689b      	ldr	r3, [r3, #8]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d006      	beq.n	8009e84 <osTimerNew+0x84>
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	2b2b      	cmp	r3, #43	@ 0x2b
 8009e7c:	d902      	bls.n	8009e84 <osTimerNew+0x84>
          mem = 1;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	61bb      	str	r3, [r7, #24]
 8009e82:	e00c      	b.n	8009e9e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d108      	bne.n	8009e9e <osTimerNew+0x9e>
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d104      	bne.n	8009e9e <osTimerNew+0x9e>
            mem = 0;
 8009e94:	2300      	movs	r3, #0
 8009e96:	61bb      	str	r3, [r7, #24]
 8009e98:	e001      	b.n	8009e9e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009e9e:	69bb      	ldr	r3, [r7, #24]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d10c      	bne.n	8009ebe <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	689b      	ldr	r3, [r3, #8]
 8009ea8:	9301      	str	r3, [sp, #4]
 8009eaa:	4b12      	ldr	r3, [pc, #72]	@ (8009ef4 <osTimerNew+0xf4>)
 8009eac:	9300      	str	r3, [sp, #0]
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	69fa      	ldr	r2, [r7, #28]
 8009eb2:	2101      	movs	r1, #1
 8009eb4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009eb6:	f001 fd6e 	bl	800b996 <xTimerCreateStatic>
 8009eba:	6238      	str	r0, [r7, #32]
 8009ebc:	e00b      	b.n	8009ed6 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d108      	bne.n	8009ed6 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8009ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8009ef4 <osTimerNew+0xf4>)
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	69fa      	ldr	r2, [r7, #28]
 8009ecc:	2101      	movs	r1, #1
 8009ece:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ed0:	f001 fd40 	bl	800b954 <xTimerCreate>
 8009ed4:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8009ed6:	6a3b      	ldr	r3, [r7, #32]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d105      	bne.n	8009ee8 <osTimerNew+0xe8>
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d002      	beq.n	8009ee8 <osTimerNew+0xe8>
        vPortFree (callb);
 8009ee2:	6978      	ldr	r0, [r7, #20]
 8009ee4:	f002 fbc2 	bl	800c66c <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009ee8:	6a3b      	ldr	r3, [r7, #32]
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3728      	adds	r7, #40	@ 0x28
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	08009dd7 	.word	0x08009dd7

08009ef8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009ef8:	b480      	push	{r7}
 8009efa:	b085      	sub	sp, #20
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	60f8      	str	r0, [r7, #12]
 8009f00:	60b9      	str	r1, [r7, #8]
 8009f02:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	4a06      	ldr	r2, [pc, #24]	@ (8009f20 <vApplicationGetIdleTaskMemory+0x28>)
 8009f08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	4a05      	ldr	r2, [pc, #20]	@ (8009f24 <vApplicationGetIdleTaskMemory+0x2c>)
 8009f0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2280      	movs	r2, #128	@ 0x80
 8009f14:	601a      	str	r2, [r3, #0]
}
 8009f16:	bf00      	nop
 8009f18:	3714      	adds	r7, #20
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bc80      	pop	{r7}
 8009f1e:	4770      	bx	lr
 8009f20:	20000614 	.word	0x20000614
 8009f24:	20000670 	.word	0x20000670

08009f28 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009f28:	b480      	push	{r7}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	4a07      	ldr	r2, [pc, #28]	@ (8009f54 <vApplicationGetTimerTaskMemory+0x2c>)
 8009f38:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	4a06      	ldr	r2, [pc, #24]	@ (8009f58 <vApplicationGetTimerTaskMemory+0x30>)
 8009f3e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f46:	601a      	str	r2, [r3, #0]
}
 8009f48:	bf00      	nop
 8009f4a:	3714      	adds	r7, #20
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bc80      	pop	{r7}
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop
 8009f54:	20000870 	.word	0x20000870
 8009f58:	200008cc 	.word	0x200008cc

08009f5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f103 0208 	add.w	r2, r3, #8
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f04f 32ff 	mov.w	r2, #4294967295
 8009f74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f103 0208 	add.w	r2, r3, #8
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f103 0208 	add.w	r2, r3, #8
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bc80      	pop	{r7}
 8009f98:	4770      	bx	lr

08009f9a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009f9a:	b480      	push	{r7}
 8009f9c:	b083      	sub	sp, #12
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bc80      	pop	{r7}
 8009fb0:	4770      	bx	lr

08009fb2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009fb2:	b480      	push	{r7}
 8009fb4:	b085      	sub	sp, #20
 8009fb6:	af00      	add	r7, sp, #0
 8009fb8:	6078      	str	r0, [r7, #4]
 8009fba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	68fa      	ldr	r2, [r7, #12]
 8009fc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	689a      	ldr	r2, [r3, #8]
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	683a      	ldr	r2, [r7, #0]
 8009fdc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	687a      	ldr	r2, [r7, #4]
 8009fe2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	1c5a      	adds	r2, r3, #1
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	601a      	str	r2, [r3, #0]
}
 8009fee:	bf00      	nop
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bc80      	pop	{r7}
 8009ff6:	4770      	bx	lr

08009ff8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b085      	sub	sp, #20
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a00e:	d103      	bne.n	800a018 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	691b      	ldr	r3, [r3, #16]
 800a014:	60fb      	str	r3, [r7, #12]
 800a016:	e00c      	b.n	800a032 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	3308      	adds	r3, #8
 800a01c:	60fb      	str	r3, [r7, #12]
 800a01e:	e002      	b.n	800a026 <vListInsert+0x2e>
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	60fb      	str	r3, [r7, #12]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68ba      	ldr	r2, [r7, #8]
 800a02e:	429a      	cmp	r2, r3
 800a030:	d2f6      	bcs.n	800a020 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	685a      	ldr	r2, [r3, #4]
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	683a      	ldr	r2, [r7, #0]
 800a040:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	68fa      	ldr	r2, [r7, #12]
 800a046:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	683a      	ldr	r2, [r7, #0]
 800a04c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	1c5a      	adds	r2, r3, #1
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	601a      	str	r2, [r3, #0]
}
 800a05e:	bf00      	nop
 800a060:	3714      	adds	r7, #20
 800a062:	46bd      	mov	sp, r7
 800a064:	bc80      	pop	{r7}
 800a066:	4770      	bx	lr

0800a068 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a068:	b480      	push	{r7}
 800a06a:	b085      	sub	sp, #20
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	691b      	ldr	r3, [r3, #16]
 800a074:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	6892      	ldr	r2, [r2, #8]
 800a07e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	687a      	ldr	r2, [r7, #4]
 800a086:	6852      	ldr	r2, [r2, #4]
 800a088:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	687a      	ldr	r2, [r7, #4]
 800a090:	429a      	cmp	r2, r3
 800a092:	d103      	bne.n	800a09c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	689a      	ldr	r2, [r3, #8]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	1e5a      	subs	r2, r3, #1
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3714      	adds	r7, #20
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bc80      	pop	{r7}
 800a0b8:	4770      	bx	lr
	...

0800a0bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d10b      	bne.n	800a0e8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d4:	f383 8811 	msr	BASEPRI, r3
 800a0d8:	f3bf 8f6f 	isb	sy
 800a0dc:	f3bf 8f4f 	dsb	sy
 800a0e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a0e2:	bf00      	nop
 800a0e4:	bf00      	nop
 800a0e6:	e7fd      	b.n	800a0e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a0e8:	f002 f8f0 	bl	800c2cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0f4:	68f9      	ldr	r1, [r7, #12]
 800a0f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a0f8:	fb01 f303 	mul.w	r3, r1, r3
 800a0fc:	441a      	add	r2, r3
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681a      	ldr	r2, [r3, #0]
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681a      	ldr	r2, [r3, #0]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a118:	3b01      	subs	r3, #1
 800a11a:	68f9      	ldr	r1, [r7, #12]
 800a11c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a11e:	fb01 f303 	mul.w	r3, r1, r3
 800a122:	441a      	add	r2, r3
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	22ff      	movs	r2, #255	@ 0xff
 800a12c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	22ff      	movs	r2, #255	@ 0xff
 800a134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d114      	bne.n	800a168 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	691b      	ldr	r3, [r3, #16]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d01a      	beq.n	800a17c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	3310      	adds	r3, #16
 800a14a:	4618      	mov	r0, r3
 800a14c:	f001 f916 	bl	800b37c <xTaskRemoveFromEventList>
 800a150:	4603      	mov	r3, r0
 800a152:	2b00      	cmp	r3, #0
 800a154:	d012      	beq.n	800a17c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a156:	4b0d      	ldr	r3, [pc, #52]	@ (800a18c <xQueueGenericReset+0xd0>)
 800a158:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a15c:	601a      	str	r2, [r3, #0]
 800a15e:	f3bf 8f4f 	dsb	sy
 800a162:	f3bf 8f6f 	isb	sy
 800a166:	e009      	b.n	800a17c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	3310      	adds	r3, #16
 800a16c:	4618      	mov	r0, r3
 800a16e:	f7ff fef5 	bl	8009f5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	3324      	adds	r3, #36	@ 0x24
 800a176:	4618      	mov	r0, r3
 800a178:	f7ff fef0 	bl	8009f5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a17c:	f002 f8d6 	bl	800c32c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a180:	2301      	movs	r3, #1
}
 800a182:	4618      	mov	r0, r3
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	e000ed04 	.word	0xe000ed04

0800a190 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a190:	b580      	push	{r7, lr}
 800a192:	b08e      	sub	sp, #56	@ 0x38
 800a194:	af02      	add	r7, sp, #8
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	607a      	str	r2, [r7, #4]
 800a19c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d10b      	bne.n	800a1bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a8:	f383 8811 	msr	BASEPRI, r3
 800a1ac:	f3bf 8f6f 	isb	sy
 800a1b0:	f3bf 8f4f 	dsb	sy
 800a1b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a1b6:	bf00      	nop
 800a1b8:	bf00      	nop
 800a1ba:	e7fd      	b.n	800a1b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d10b      	bne.n	800a1da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c6:	f383 8811 	msr	BASEPRI, r3
 800a1ca:	f3bf 8f6f 	isb	sy
 800a1ce:	f3bf 8f4f 	dsb	sy
 800a1d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a1d4:	bf00      	nop
 800a1d6:	bf00      	nop
 800a1d8:	e7fd      	b.n	800a1d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d002      	beq.n	800a1e6 <xQueueGenericCreateStatic+0x56>
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d001      	beq.n	800a1ea <xQueueGenericCreateStatic+0x5a>
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e000      	b.n	800a1ec <xQueueGenericCreateStatic+0x5c>
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d10b      	bne.n	800a208 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f4:	f383 8811 	msr	BASEPRI, r3
 800a1f8:	f3bf 8f6f 	isb	sy
 800a1fc:	f3bf 8f4f 	dsb	sy
 800a200:	623b      	str	r3, [r7, #32]
}
 800a202:	bf00      	nop
 800a204:	bf00      	nop
 800a206:	e7fd      	b.n	800a204 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d102      	bne.n	800a214 <xQueueGenericCreateStatic+0x84>
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d101      	bne.n	800a218 <xQueueGenericCreateStatic+0x88>
 800a214:	2301      	movs	r3, #1
 800a216:	e000      	b.n	800a21a <xQueueGenericCreateStatic+0x8a>
 800a218:	2300      	movs	r3, #0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d10b      	bne.n	800a236 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	61fb      	str	r3, [r7, #28]
}
 800a230:	bf00      	nop
 800a232:	bf00      	nop
 800a234:	e7fd      	b.n	800a232 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a236:	2350      	movs	r3, #80	@ 0x50
 800a238:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	2b50      	cmp	r3, #80	@ 0x50
 800a23e:	d00b      	beq.n	800a258 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a244:	f383 8811 	msr	BASEPRI, r3
 800a248:	f3bf 8f6f 	isb	sy
 800a24c:	f3bf 8f4f 	dsb	sy
 800a250:	61bb      	str	r3, [r7, #24]
}
 800a252:	bf00      	nop
 800a254:	bf00      	nop
 800a256:	e7fd      	b.n	800a254 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a258:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a260:	2b00      	cmp	r3, #0
 800a262:	d00d      	beq.n	800a280 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a266:	2201      	movs	r2, #1
 800a268:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a26c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a272:	9300      	str	r3, [sp, #0]
 800a274:	4613      	mov	r3, r2
 800a276:	687a      	ldr	r2, [r7, #4]
 800a278:	68b9      	ldr	r1, [r7, #8]
 800a27a:	68f8      	ldr	r0, [r7, #12]
 800a27c:	f000 f805 	bl	800a28a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a282:	4618      	mov	r0, r3
 800a284:	3730      	adds	r7, #48	@ 0x30
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}

0800a28a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a28a:	b580      	push	{r7, lr}
 800a28c:	b084      	sub	sp, #16
 800a28e:	af00      	add	r7, sp, #0
 800a290:	60f8      	str	r0, [r7, #12]
 800a292:	60b9      	str	r1, [r7, #8]
 800a294:	607a      	str	r2, [r7, #4]
 800a296:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d103      	bne.n	800a2a6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a29e:	69bb      	ldr	r3, [r7, #24]
 800a2a0:	69ba      	ldr	r2, [r7, #24]
 800a2a2:	601a      	str	r2, [r3, #0]
 800a2a4:	e002      	b.n	800a2ac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a2a6:	69bb      	ldr	r3, [r7, #24]
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a2ac:	69bb      	ldr	r3, [r7, #24]
 800a2ae:	68fa      	ldr	r2, [r7, #12]
 800a2b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	68ba      	ldr	r2, [r7, #8]
 800a2b6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a2b8:	2101      	movs	r1, #1
 800a2ba:	69b8      	ldr	r0, [r7, #24]
 800a2bc:	f7ff fefe 	bl	800a0bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a2c0:	69bb      	ldr	r3, [r7, #24]
 800a2c2:	78fa      	ldrb	r2, [r7, #3]
 800a2c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a2c8:	bf00      	nop
 800a2ca:	3710      	adds	r7, #16
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}

0800a2d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b08e      	sub	sp, #56	@ 0x38
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	607a      	str	r2, [r7, #4]
 800a2dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d10b      	bne.n	800a304 <xQueueGenericSend+0x34>
	__asm volatile
 800a2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2f0:	f383 8811 	msr	BASEPRI, r3
 800a2f4:	f3bf 8f6f 	isb	sy
 800a2f8:	f3bf 8f4f 	dsb	sy
 800a2fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a2fe:	bf00      	nop
 800a300:	bf00      	nop
 800a302:	e7fd      	b.n	800a300 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d103      	bne.n	800a312 <xQueueGenericSend+0x42>
 800a30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d101      	bne.n	800a316 <xQueueGenericSend+0x46>
 800a312:	2301      	movs	r3, #1
 800a314:	e000      	b.n	800a318 <xQueueGenericSend+0x48>
 800a316:	2300      	movs	r3, #0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d10b      	bne.n	800a334 <xQueueGenericSend+0x64>
	__asm volatile
 800a31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a320:	f383 8811 	msr	BASEPRI, r3
 800a324:	f3bf 8f6f 	isb	sy
 800a328:	f3bf 8f4f 	dsb	sy
 800a32c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a32e:	bf00      	nop
 800a330:	bf00      	nop
 800a332:	e7fd      	b.n	800a330 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	2b02      	cmp	r3, #2
 800a338:	d103      	bne.n	800a342 <xQueueGenericSend+0x72>
 800a33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a33c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a33e:	2b01      	cmp	r3, #1
 800a340:	d101      	bne.n	800a346 <xQueueGenericSend+0x76>
 800a342:	2301      	movs	r3, #1
 800a344:	e000      	b.n	800a348 <xQueueGenericSend+0x78>
 800a346:	2300      	movs	r3, #0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10b      	bne.n	800a364 <xQueueGenericSend+0x94>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a350:	f383 8811 	msr	BASEPRI, r3
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	f3bf 8f4f 	dsb	sy
 800a35c:	623b      	str	r3, [r7, #32]
}
 800a35e:	bf00      	nop
 800a360:	bf00      	nop
 800a362:	e7fd      	b.n	800a360 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a364:	f001 f9ca 	bl	800b6fc <xTaskGetSchedulerState>
 800a368:	4603      	mov	r3, r0
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d102      	bne.n	800a374 <xQueueGenericSend+0xa4>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d101      	bne.n	800a378 <xQueueGenericSend+0xa8>
 800a374:	2301      	movs	r3, #1
 800a376:	e000      	b.n	800a37a <xQueueGenericSend+0xaa>
 800a378:	2300      	movs	r3, #0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10b      	bne.n	800a396 <xQueueGenericSend+0xc6>
	__asm volatile
 800a37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a382:	f383 8811 	msr	BASEPRI, r3
 800a386:	f3bf 8f6f 	isb	sy
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	61fb      	str	r3, [r7, #28]
}
 800a390:	bf00      	nop
 800a392:	bf00      	nop
 800a394:	e7fd      	b.n	800a392 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a396:	f001 ff99 	bl	800c2cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d302      	bcc.n	800a3ac <xQueueGenericSend+0xdc>
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	2b02      	cmp	r3, #2
 800a3aa:	d129      	bne.n	800a400 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a3ac:	683a      	ldr	r2, [r7, #0]
 800a3ae:	68b9      	ldr	r1, [r7, #8]
 800a3b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3b2:	f000 fa0f 	bl	800a7d4 <prvCopyDataToQueue>
 800a3b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d010      	beq.n	800a3e2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c2:	3324      	adds	r3, #36	@ 0x24
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f000 ffd9 	bl	800b37c <xTaskRemoveFromEventList>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d013      	beq.n	800a3f8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a3d0:	4b3f      	ldr	r3, [pc, #252]	@ (800a4d0 <xQueueGenericSend+0x200>)
 800a3d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3d6:	601a      	str	r2, [r3, #0]
 800a3d8:	f3bf 8f4f 	dsb	sy
 800a3dc:	f3bf 8f6f 	isb	sy
 800a3e0:	e00a      	b.n	800a3f8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d007      	beq.n	800a3f8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a3e8:	4b39      	ldr	r3, [pc, #228]	@ (800a4d0 <xQueueGenericSend+0x200>)
 800a3ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3ee:	601a      	str	r2, [r3, #0]
 800a3f0:	f3bf 8f4f 	dsb	sy
 800a3f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a3f8:	f001 ff98 	bl	800c32c <vPortExitCritical>
				return pdPASS;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	e063      	b.n	800a4c8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d103      	bne.n	800a40e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a406:	f001 ff91 	bl	800c32c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a40a:	2300      	movs	r3, #0
 800a40c:	e05c      	b.n	800a4c8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a410:	2b00      	cmp	r3, #0
 800a412:	d106      	bne.n	800a422 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a414:	f107 0314 	add.w	r3, r7, #20
 800a418:	4618      	mov	r0, r3
 800a41a:	f001 f813 	bl	800b444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a41e:	2301      	movs	r3, #1
 800a420:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a422:	f001 ff83 	bl	800c32c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a426:	f000 fd85 	bl	800af34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a42a:	f001 ff4f 	bl	800c2cc <vPortEnterCritical>
 800a42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a430:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a434:	b25b      	sxtb	r3, r3
 800a436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a43a:	d103      	bne.n	800a444 <xQueueGenericSend+0x174>
 800a43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a446:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a44a:	b25b      	sxtb	r3, r3
 800a44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a450:	d103      	bne.n	800a45a <xQueueGenericSend+0x18a>
 800a452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a454:	2200      	movs	r2, #0
 800a456:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a45a:	f001 ff67 	bl	800c32c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a45e:	1d3a      	adds	r2, r7, #4
 800a460:	f107 0314 	add.w	r3, r7, #20
 800a464:	4611      	mov	r1, r2
 800a466:	4618      	mov	r0, r3
 800a468:	f001 f802 	bl	800b470 <xTaskCheckForTimeOut>
 800a46c:	4603      	mov	r3, r0
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d124      	bne.n	800a4bc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a472:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a474:	f000 faa6 	bl	800a9c4 <prvIsQueueFull>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d018      	beq.n	800a4b0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a480:	3310      	adds	r3, #16
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	4611      	mov	r1, r2
 800a486:	4618      	mov	r0, r3
 800a488:	f000 ff26 	bl	800b2d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a48c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a48e:	f000 fa31 	bl	800a8f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a492:	f000 fd5d 	bl	800af50 <xTaskResumeAll>
 800a496:	4603      	mov	r3, r0
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f47f af7c 	bne.w	800a396 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a49e:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d0 <xQueueGenericSend+0x200>)
 800a4a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4a4:	601a      	str	r2, [r3, #0]
 800a4a6:	f3bf 8f4f 	dsb	sy
 800a4aa:	f3bf 8f6f 	isb	sy
 800a4ae:	e772      	b.n	800a396 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a4b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4b2:	f000 fa1f 	bl	800a8f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a4b6:	f000 fd4b 	bl	800af50 <xTaskResumeAll>
 800a4ba:	e76c      	b.n	800a396 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a4bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4be:	f000 fa19 	bl	800a8f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a4c2:	f000 fd45 	bl	800af50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a4c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3738      	adds	r7, #56	@ 0x38
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	e000ed04 	.word	0xe000ed04

0800a4d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b090      	sub	sp, #64	@ 0x40
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	60f8      	str	r0, [r7, #12]
 800a4dc:	60b9      	str	r1, [r7, #8]
 800a4de:	607a      	str	r2, [r7, #4]
 800a4e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d10b      	bne.n	800a504 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a4ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f0:	f383 8811 	msr	BASEPRI, r3
 800a4f4:	f3bf 8f6f 	isb	sy
 800a4f8:	f3bf 8f4f 	dsb	sy
 800a4fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a4fe:	bf00      	nop
 800a500:	bf00      	nop
 800a502:	e7fd      	b.n	800a500 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d103      	bne.n	800a512 <xQueueGenericSendFromISR+0x3e>
 800a50a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a50c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d101      	bne.n	800a516 <xQueueGenericSendFromISR+0x42>
 800a512:	2301      	movs	r3, #1
 800a514:	e000      	b.n	800a518 <xQueueGenericSendFromISR+0x44>
 800a516:	2300      	movs	r3, #0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d10b      	bne.n	800a534 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a51c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a520:	f383 8811 	msr	BASEPRI, r3
 800a524:	f3bf 8f6f 	isb	sy
 800a528:	f3bf 8f4f 	dsb	sy
 800a52c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a52e:	bf00      	nop
 800a530:	bf00      	nop
 800a532:	e7fd      	b.n	800a530 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	2b02      	cmp	r3, #2
 800a538:	d103      	bne.n	800a542 <xQueueGenericSendFromISR+0x6e>
 800a53a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a53c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a53e:	2b01      	cmp	r3, #1
 800a540:	d101      	bne.n	800a546 <xQueueGenericSendFromISR+0x72>
 800a542:	2301      	movs	r3, #1
 800a544:	e000      	b.n	800a548 <xQueueGenericSendFromISR+0x74>
 800a546:	2300      	movs	r3, #0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d10b      	bne.n	800a564 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a54c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a550:	f383 8811 	msr	BASEPRI, r3
 800a554:	f3bf 8f6f 	isb	sy
 800a558:	f3bf 8f4f 	dsb	sy
 800a55c:	623b      	str	r3, [r7, #32]
}
 800a55e:	bf00      	nop
 800a560:	bf00      	nop
 800a562:	e7fd      	b.n	800a560 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a564:	f001 ff74 	bl	800c450 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a568:	f3ef 8211 	mrs	r2, BASEPRI
 800a56c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a570:	f383 8811 	msr	BASEPRI, r3
 800a574:	f3bf 8f6f 	isb	sy
 800a578:	f3bf 8f4f 	dsb	sy
 800a57c:	61fa      	str	r2, [r7, #28]
 800a57e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a580:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a582:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a586:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a58a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d302      	bcc.n	800a596 <xQueueGenericSendFromISR+0xc2>
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	2b02      	cmp	r3, #2
 800a594:	d12f      	bne.n	800a5f6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a598:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a59c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a5a6:	683a      	ldr	r2, [r7, #0]
 800a5a8:	68b9      	ldr	r1, [r7, #8]
 800a5aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a5ac:	f000 f912 	bl	800a7d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a5b0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5b8:	d112      	bne.n	800a5e0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d016      	beq.n	800a5f0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a5c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5c4:	3324      	adds	r3, #36	@ 0x24
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 fed8 	bl	800b37c <xTaskRemoveFromEventList>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00e      	beq.n	800a5f0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00b      	beq.n	800a5f0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2201      	movs	r2, #1
 800a5dc:	601a      	str	r2, [r3, #0]
 800a5de:	e007      	b.n	800a5f0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a5e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a5e4:	3301      	adds	r3, #1
 800a5e6:	b2db      	uxtb	r3, r3
 800a5e8:	b25a      	sxtb	r2, r3
 800a5ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a5f4:	e001      	b.n	800a5fa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5fc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a604:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3740      	adds	r7, #64	@ 0x40
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b08c      	sub	sp, #48	@ 0x30
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a61c:	2300      	movs	r3, #0
 800a61e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a626:	2b00      	cmp	r3, #0
 800a628:	d10b      	bne.n	800a642 <xQueueReceive+0x32>
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	623b      	str	r3, [r7, #32]
}
 800a63c:	bf00      	nop
 800a63e:	bf00      	nop
 800a640:	e7fd      	b.n	800a63e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d103      	bne.n	800a650 <xQueueReceive+0x40>
 800a648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d101      	bne.n	800a654 <xQueueReceive+0x44>
 800a650:	2301      	movs	r3, #1
 800a652:	e000      	b.n	800a656 <xQueueReceive+0x46>
 800a654:	2300      	movs	r3, #0
 800a656:	2b00      	cmp	r3, #0
 800a658:	d10b      	bne.n	800a672 <xQueueReceive+0x62>
	__asm volatile
 800a65a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a65e:	f383 8811 	msr	BASEPRI, r3
 800a662:	f3bf 8f6f 	isb	sy
 800a666:	f3bf 8f4f 	dsb	sy
 800a66a:	61fb      	str	r3, [r7, #28]
}
 800a66c:	bf00      	nop
 800a66e:	bf00      	nop
 800a670:	e7fd      	b.n	800a66e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a672:	f001 f843 	bl	800b6fc <xTaskGetSchedulerState>
 800a676:	4603      	mov	r3, r0
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d102      	bne.n	800a682 <xQueueReceive+0x72>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d101      	bne.n	800a686 <xQueueReceive+0x76>
 800a682:	2301      	movs	r3, #1
 800a684:	e000      	b.n	800a688 <xQueueReceive+0x78>
 800a686:	2300      	movs	r3, #0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d10b      	bne.n	800a6a4 <xQueueReceive+0x94>
	__asm volatile
 800a68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	61bb      	str	r3, [r7, #24]
}
 800a69e:	bf00      	nop
 800a6a0:	bf00      	nop
 800a6a2:	e7fd      	b.n	800a6a0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a6a4:	f001 fe12 	bl	800c2cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d01f      	beq.n	800a6f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a6b4:	68b9      	ldr	r1, [r7, #8]
 800a6b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6b8:	f000 f8f6 	bl	800a8a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6be:	1e5a      	subs	r2, r3, #1
 800a6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c6:	691b      	ldr	r3, [r3, #16]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d00f      	beq.n	800a6ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ce:	3310      	adds	r3, #16
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f000 fe53 	bl	800b37c <xTaskRemoveFromEventList>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d007      	beq.n	800a6ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a6dc:	4b3c      	ldr	r3, [pc, #240]	@ (800a7d0 <xQueueReceive+0x1c0>)
 800a6de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6e2:	601a      	str	r2, [r3, #0]
 800a6e4:	f3bf 8f4f 	dsb	sy
 800a6e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a6ec:	f001 fe1e 	bl	800c32c <vPortExitCritical>
				return pdPASS;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	e069      	b.n	800a7c8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d103      	bne.n	800a702 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a6fa:	f001 fe17 	bl	800c32c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a6fe:	2300      	movs	r3, #0
 800a700:	e062      	b.n	800a7c8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a704:	2b00      	cmp	r3, #0
 800a706:	d106      	bne.n	800a716 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a708:	f107 0310 	add.w	r3, r7, #16
 800a70c:	4618      	mov	r0, r3
 800a70e:	f000 fe99 	bl	800b444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a712:	2301      	movs	r3, #1
 800a714:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a716:	f001 fe09 	bl	800c32c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a71a:	f000 fc0b 	bl	800af34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a71e:	f001 fdd5 	bl	800c2cc <vPortEnterCritical>
 800a722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a728:	b25b      	sxtb	r3, r3
 800a72a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a72e:	d103      	bne.n	800a738 <xQueueReceive+0x128>
 800a730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a732:	2200      	movs	r2, #0
 800a734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a73e:	b25b      	sxtb	r3, r3
 800a740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a744:	d103      	bne.n	800a74e <xQueueReceive+0x13e>
 800a746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a748:	2200      	movs	r2, #0
 800a74a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a74e:	f001 fded 	bl	800c32c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a752:	1d3a      	adds	r2, r7, #4
 800a754:	f107 0310 	add.w	r3, r7, #16
 800a758:	4611      	mov	r1, r2
 800a75a:	4618      	mov	r0, r3
 800a75c:	f000 fe88 	bl	800b470 <xTaskCheckForTimeOut>
 800a760:	4603      	mov	r3, r0
 800a762:	2b00      	cmp	r3, #0
 800a764:	d123      	bne.n	800a7ae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a768:	f000 f916 	bl	800a998 <prvIsQueueEmpty>
 800a76c:	4603      	mov	r3, r0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d017      	beq.n	800a7a2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a774:	3324      	adds	r3, #36	@ 0x24
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	4611      	mov	r1, r2
 800a77a:	4618      	mov	r0, r3
 800a77c:	f000 fdac 	bl	800b2d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a782:	f000 f8b7 	bl	800a8f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a786:	f000 fbe3 	bl	800af50 <xTaskResumeAll>
 800a78a:	4603      	mov	r3, r0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d189      	bne.n	800a6a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a790:	4b0f      	ldr	r3, [pc, #60]	@ (800a7d0 <xQueueReceive+0x1c0>)
 800a792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a796:	601a      	str	r2, [r3, #0]
 800a798:	f3bf 8f4f 	dsb	sy
 800a79c:	f3bf 8f6f 	isb	sy
 800a7a0:	e780      	b.n	800a6a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a7a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7a4:	f000 f8a6 	bl	800a8f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a7a8:	f000 fbd2 	bl	800af50 <xTaskResumeAll>
 800a7ac:	e77a      	b.n	800a6a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a7ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7b0:	f000 f8a0 	bl	800a8f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a7b4:	f000 fbcc 	bl	800af50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a7b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7ba:	f000 f8ed 	bl	800a998 <prvIsQueueEmpty>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	f43f af6f 	beq.w	800a6a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a7c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3730      	adds	r7, #48	@ 0x30
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	e000ed04 	.word	0xe000ed04

0800a7d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b086      	sub	sp, #24
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	60f8      	str	r0, [r7, #12]
 800a7dc:	60b9      	str	r1, [r7, #8]
 800a7de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d10d      	bne.n	800a80e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d14d      	bne.n	800a896 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	689b      	ldr	r3, [r3, #8]
 800a7fe:	4618      	mov	r0, r3
 800a800:	f000 ff9a 	bl	800b738 <xTaskPriorityDisinherit>
 800a804:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2200      	movs	r2, #0
 800a80a:	609a      	str	r2, [r3, #8]
 800a80c:	e043      	b.n	800a896 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d119      	bne.n	800a848 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	6858      	ldr	r0, [r3, #4]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a81c:	461a      	mov	r2, r3
 800a81e:	68b9      	ldr	r1, [r7, #8]
 800a820:	f002 fff1 	bl	800d806 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	685a      	ldr	r2, [r3, #4]
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a82c:	441a      	add	r2, r3
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	685a      	ldr	r2, [r3, #4]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	689b      	ldr	r3, [r3, #8]
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d32b      	bcc.n	800a896 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	605a      	str	r2, [r3, #4]
 800a846:	e026      	b.n	800a896 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	68d8      	ldr	r0, [r3, #12]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a850:	461a      	mov	r2, r3
 800a852:	68b9      	ldr	r1, [r7, #8]
 800a854:	f002 ffd7 	bl	800d806 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	68da      	ldr	r2, [r3, #12]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a860:	425b      	negs	r3, r3
 800a862:	441a      	add	r2, r3
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	68da      	ldr	r2, [r3, #12]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	429a      	cmp	r2, r3
 800a872:	d207      	bcs.n	800a884 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	689a      	ldr	r2, [r3, #8]
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a87c:	425b      	negs	r3, r3
 800a87e:	441a      	add	r2, r3
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2b02      	cmp	r3, #2
 800a888:	d105      	bne.n	800a896 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d002      	beq.n	800a896 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	3b01      	subs	r3, #1
 800a894:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	1c5a      	adds	r2, r3, #1
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a89e:	697b      	ldr	r3, [r7, #20]
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3718      	adds	r7, #24
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d018      	beq.n	800a8ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	68da      	ldr	r2, [r3, #12]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8c2:	441a      	add	r2, r3
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	68da      	ldr	r2, [r3, #12]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d303      	bcc.n	800a8dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	68d9      	ldr	r1, [r3, #12]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	6838      	ldr	r0, [r7, #0]
 800a8e8:	f002 ff8d 	bl	800d806 <memcpy>
	}
}
 800a8ec:	bf00      	nop
 800a8ee:	3708      	adds	r7, #8
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a8fc:	f001 fce6 	bl	800c2cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a906:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a908:	e011      	b.n	800a92e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d012      	beq.n	800a938 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	3324      	adds	r3, #36	@ 0x24
 800a916:	4618      	mov	r0, r3
 800a918:	f000 fd30 	bl	800b37c <xTaskRemoveFromEventList>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a922:	f000 fe09 	bl	800b538 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a926:	7bfb      	ldrb	r3, [r7, #15]
 800a928:	3b01      	subs	r3, #1
 800a92a:	b2db      	uxtb	r3, r3
 800a92c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a92e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a932:	2b00      	cmp	r3, #0
 800a934:	dce9      	bgt.n	800a90a <prvUnlockQueue+0x16>
 800a936:	e000      	b.n	800a93a <prvUnlockQueue+0x46>
					break;
 800a938:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	22ff      	movs	r2, #255	@ 0xff
 800a93e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a942:	f001 fcf3 	bl	800c32c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a946:	f001 fcc1 	bl	800c2cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a950:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a952:	e011      	b.n	800a978 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	691b      	ldr	r3, [r3, #16]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d012      	beq.n	800a982 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	3310      	adds	r3, #16
 800a960:	4618      	mov	r0, r3
 800a962:	f000 fd0b 	bl	800b37c <xTaskRemoveFromEventList>
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d001      	beq.n	800a970 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a96c:	f000 fde4 	bl	800b538 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a970:	7bbb      	ldrb	r3, [r7, #14]
 800a972:	3b01      	subs	r3, #1
 800a974:	b2db      	uxtb	r3, r3
 800a976:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a978:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	dce9      	bgt.n	800a954 <prvUnlockQueue+0x60>
 800a980:	e000      	b.n	800a984 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a982:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	22ff      	movs	r2, #255	@ 0xff
 800a988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a98c:	f001 fcce 	bl	800c32c <vPortExitCritical>
}
 800a990:	bf00      	nop
 800a992:	3710      	adds	r7, #16
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a9a0:	f001 fc94 	bl	800c2cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d102      	bne.n	800a9b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	60fb      	str	r3, [r7, #12]
 800a9b0:	e001      	b.n	800a9b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a9b6:	f001 fcb9 	bl	800c32c <vPortExitCritical>

	return xReturn;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3710      	adds	r7, #16
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b084      	sub	sp, #16
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a9cc:	f001 fc7e 	bl	800c2cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	d102      	bne.n	800a9e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	60fb      	str	r3, [r7, #12]
 800a9e0:	e001      	b.n	800a9e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a9e6:	f001 fca1 	bl	800c32c <vPortExitCritical>

	return xReturn;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	3710      	adds	r7, #16
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b085      	sub	sp, #20
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a9fe:	2300      	movs	r3, #0
 800aa00:	60fb      	str	r3, [r7, #12]
 800aa02:	e014      	b.n	800aa2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800aa04:	4a0e      	ldr	r2, [pc, #56]	@ (800aa40 <vQueueAddToRegistry+0x4c>)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d10b      	bne.n	800aa28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800aa10:	490b      	ldr	r1, [pc, #44]	@ (800aa40 <vQueueAddToRegistry+0x4c>)
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	683a      	ldr	r2, [r7, #0]
 800aa16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800aa1a:	4a09      	ldr	r2, [pc, #36]	@ (800aa40 <vQueueAddToRegistry+0x4c>)
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	00db      	lsls	r3, r3, #3
 800aa20:	4413      	add	r3, r2
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800aa26:	e006      	b.n	800aa36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	60fb      	str	r3, [r7, #12]
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2b07      	cmp	r3, #7
 800aa32:	d9e7      	bls.n	800aa04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800aa34:	bf00      	nop
 800aa36:	bf00      	nop
 800aa38:	3714      	adds	r7, #20
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bc80      	pop	{r7}
 800aa3e:	4770      	bx	lr
 800aa40:	20000ccc 	.word	0x20000ccc

0800aa44 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b086      	sub	sp, #24
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	60b9      	str	r1, [r7, #8]
 800aa4e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800aa54:	f001 fc3a 	bl	800c2cc <vPortEnterCritical>
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa5e:	b25b      	sxtb	r3, r3
 800aa60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa64:	d103      	bne.n	800aa6e <vQueueWaitForMessageRestricted+0x2a>
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa74:	b25b      	sxtb	r3, r3
 800aa76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7a:	d103      	bne.n	800aa84 <vQueueWaitForMessageRestricted+0x40>
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa84:	f001 fc52 	bl	800c32c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d106      	bne.n	800aa9e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	3324      	adds	r3, #36	@ 0x24
 800aa94:	687a      	ldr	r2, [r7, #4]
 800aa96:	68b9      	ldr	r1, [r7, #8]
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f000 fc43 	bl	800b324 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800aa9e:	6978      	ldr	r0, [r7, #20]
 800aaa0:	f7ff ff28 	bl	800a8f4 <prvUnlockQueue>
	}
 800aaa4:	bf00      	nop
 800aaa6:	3718      	adds	r7, #24
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b08e      	sub	sp, #56	@ 0x38
 800aab0:	af04      	add	r7, sp, #16
 800aab2:	60f8      	str	r0, [r7, #12]
 800aab4:	60b9      	str	r1, [r7, #8]
 800aab6:	607a      	str	r2, [r7, #4]
 800aab8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aaba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d10b      	bne.n	800aad8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800aac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aac4:	f383 8811 	msr	BASEPRI, r3
 800aac8:	f3bf 8f6f 	isb	sy
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	623b      	str	r3, [r7, #32]
}
 800aad2:	bf00      	nop
 800aad4:	bf00      	nop
 800aad6:	e7fd      	b.n	800aad4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800aad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d10b      	bne.n	800aaf6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	61fb      	str	r3, [r7, #28]
}
 800aaf0:	bf00      	nop
 800aaf2:	bf00      	nop
 800aaf4:	e7fd      	b.n	800aaf2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aaf6:	235c      	movs	r3, #92	@ 0x5c
 800aaf8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	2b5c      	cmp	r3, #92	@ 0x5c
 800aafe:	d00b      	beq.n	800ab18 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ab00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab04:	f383 8811 	msr	BASEPRI, r3
 800ab08:	f3bf 8f6f 	isb	sy
 800ab0c:	f3bf 8f4f 	dsb	sy
 800ab10:	61bb      	str	r3, [r7, #24]
}
 800ab12:	bf00      	nop
 800ab14:	bf00      	nop
 800ab16:	e7fd      	b.n	800ab14 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ab18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ab1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d01e      	beq.n	800ab5e <xTaskCreateStatic+0xb2>
 800ab20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d01b      	beq.n	800ab5e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ab26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab28:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab2e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ab30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab32:	2202      	movs	r2, #2
 800ab34:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ab38:	2300      	movs	r3, #0
 800ab3a:	9303      	str	r3, [sp, #12]
 800ab3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab3e:	9302      	str	r3, [sp, #8]
 800ab40:	f107 0314 	add.w	r3, r7, #20
 800ab44:	9301      	str	r3, [sp, #4]
 800ab46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab48:	9300      	str	r3, [sp, #0]
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	68b9      	ldr	r1, [r7, #8]
 800ab50:	68f8      	ldr	r0, [r7, #12]
 800ab52:	f000 f850 	bl	800abf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ab56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ab58:	f000 f8de 	bl	800ad18 <prvAddNewTaskToReadyList>
 800ab5c:	e001      	b.n	800ab62 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ab62:	697b      	ldr	r3, [r7, #20]
	}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3728      	adds	r7, #40	@ 0x28
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b08c      	sub	sp, #48	@ 0x30
 800ab70:	af04      	add	r7, sp, #16
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	603b      	str	r3, [r7, #0]
 800ab78:	4613      	mov	r3, r2
 800ab7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ab7c:	88fb      	ldrh	r3, [r7, #6]
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	4618      	mov	r0, r3
 800ab82:	f001 fca5 	bl	800c4d0 <pvPortMalloc>
 800ab86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00e      	beq.n	800abac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ab8e:	205c      	movs	r0, #92	@ 0x5c
 800ab90:	f001 fc9e 	bl	800c4d0 <pvPortMalloc>
 800ab94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d003      	beq.n	800aba4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ab9c:	69fb      	ldr	r3, [r7, #28]
 800ab9e:	697a      	ldr	r2, [r7, #20]
 800aba0:	631a      	str	r2, [r3, #48]	@ 0x30
 800aba2:	e005      	b.n	800abb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aba4:	6978      	ldr	r0, [r7, #20]
 800aba6:	f001 fd61 	bl	800c66c <vPortFree>
 800abaa:	e001      	b.n	800abb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800abac:	2300      	movs	r3, #0
 800abae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d017      	beq.n	800abe6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800abb6:	69fb      	ldr	r3, [r7, #28]
 800abb8:	2200      	movs	r2, #0
 800abba:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800abbe:	88fa      	ldrh	r2, [r7, #6]
 800abc0:	2300      	movs	r3, #0
 800abc2:	9303      	str	r3, [sp, #12]
 800abc4:	69fb      	ldr	r3, [r7, #28]
 800abc6:	9302      	str	r3, [sp, #8]
 800abc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abca:	9301      	str	r3, [sp, #4]
 800abcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abce:	9300      	str	r3, [sp, #0]
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	68b9      	ldr	r1, [r7, #8]
 800abd4:	68f8      	ldr	r0, [r7, #12]
 800abd6:	f000 f80e 	bl	800abf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800abda:	69f8      	ldr	r0, [r7, #28]
 800abdc:	f000 f89c 	bl	800ad18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800abe0:	2301      	movs	r3, #1
 800abe2:	61bb      	str	r3, [r7, #24]
 800abe4:	e002      	b.n	800abec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800abe6:	f04f 33ff 	mov.w	r3, #4294967295
 800abea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800abec:	69bb      	ldr	r3, [r7, #24]
	}
 800abee:	4618      	mov	r0, r3
 800abf0:	3720      	adds	r7, #32
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}

0800abf6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800abf6:	b580      	push	{r7, lr}
 800abf8:	b088      	sub	sp, #32
 800abfa:	af00      	add	r7, sp, #0
 800abfc:	60f8      	str	r0, [r7, #12]
 800abfe:	60b9      	str	r1, [r7, #8]
 800ac00:	607a      	str	r2, [r7, #4]
 800ac02:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ac04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac06:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	009b      	lsls	r3, r3, #2
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	21a5      	movs	r1, #165	@ 0xa5
 800ac10:	f002 fd58 	bl	800d6c4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ac14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac1e:	3b01      	subs	r3, #1
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4413      	add	r3, r2
 800ac24:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ac26:	69bb      	ldr	r3, [r7, #24]
 800ac28:	f023 0307 	bic.w	r3, r3, #7
 800ac2c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ac2e:	69bb      	ldr	r3, [r7, #24]
 800ac30:	f003 0307 	and.w	r3, r3, #7
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d00b      	beq.n	800ac50 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ac38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3c:	f383 8811 	msr	BASEPRI, r3
 800ac40:	f3bf 8f6f 	isb	sy
 800ac44:	f3bf 8f4f 	dsb	sy
 800ac48:	617b      	str	r3, [r7, #20]
}
 800ac4a:	bf00      	nop
 800ac4c:	bf00      	nop
 800ac4e:	e7fd      	b.n	800ac4c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d01f      	beq.n	800ac96 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ac56:	2300      	movs	r3, #0
 800ac58:	61fb      	str	r3, [r7, #28]
 800ac5a:	e012      	b.n	800ac82 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ac5c:	68ba      	ldr	r2, [r7, #8]
 800ac5e:	69fb      	ldr	r3, [r7, #28]
 800ac60:	4413      	add	r3, r2
 800ac62:	7819      	ldrb	r1, [r3, #0]
 800ac64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	4413      	add	r3, r2
 800ac6a:	3334      	adds	r3, #52	@ 0x34
 800ac6c:	460a      	mov	r2, r1
 800ac6e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ac70:	68ba      	ldr	r2, [r7, #8]
 800ac72:	69fb      	ldr	r3, [r7, #28]
 800ac74:	4413      	add	r3, r2
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d006      	beq.n	800ac8a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ac7c:	69fb      	ldr	r3, [r7, #28]
 800ac7e:	3301      	adds	r3, #1
 800ac80:	61fb      	str	r3, [r7, #28]
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	2b0f      	cmp	r3, #15
 800ac86:	d9e9      	bls.n	800ac5c <prvInitialiseNewTask+0x66>
 800ac88:	e000      	b.n	800ac8c <prvInitialiseNewTask+0x96>
			{
				break;
 800ac8a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ac8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8e:	2200      	movs	r2, #0
 800ac90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ac94:	e003      	b.n	800ac9e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ac96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac98:	2200      	movs	r2, #0
 800ac9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ac9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca0:	2b37      	cmp	r3, #55	@ 0x37
 800aca2:	d901      	bls.n	800aca8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aca4:	2337      	movs	r3, #55	@ 0x37
 800aca6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800acac:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800acae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800acb2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800acb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb6:	2200      	movs	r2, #0
 800acb8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800acba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acbc:	3304      	adds	r3, #4
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7ff f96b 	bl	8009f9a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800acc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc6:	3318      	adds	r3, #24
 800acc8:	4618      	mov	r0, r3
 800acca:	f7ff f966 	bl	8009f9a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800acce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800acda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acdc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800acde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ace2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ace4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace6:	2200      	movs	r2, #0
 800ace8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800acea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acec:	2200      	movs	r2, #0
 800acee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800acf2:	683a      	ldr	r2, [r7, #0]
 800acf4:	68f9      	ldr	r1, [r7, #12]
 800acf6:	69b8      	ldr	r0, [r7, #24]
 800acf8:	f001 f9fa 	bl	800c0f0 <pxPortInitialiseStack>
 800acfc:	4602      	mov	r2, r0
 800acfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ad02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d002      	beq.n	800ad0e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ad08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad0e:	bf00      	nop
 800ad10:	3720      	adds	r7, #32
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}
	...

0800ad18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ad20:	f001 fad4 	bl	800c2cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ad24:	4b2d      	ldr	r3, [pc, #180]	@ (800addc <prvAddNewTaskToReadyList+0xc4>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	4a2c      	ldr	r2, [pc, #176]	@ (800addc <prvAddNewTaskToReadyList+0xc4>)
 800ad2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ad2e:	4b2c      	ldr	r3, [pc, #176]	@ (800ade0 <prvAddNewTaskToReadyList+0xc8>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d109      	bne.n	800ad4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ad36:	4a2a      	ldr	r2, [pc, #168]	@ (800ade0 <prvAddNewTaskToReadyList+0xc8>)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ad3c:	4b27      	ldr	r3, [pc, #156]	@ (800addc <prvAddNewTaskToReadyList+0xc4>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d110      	bne.n	800ad66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ad44:	f000 fc1c 	bl	800b580 <prvInitialiseTaskLists>
 800ad48:	e00d      	b.n	800ad66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ad4a:	4b26      	ldr	r3, [pc, #152]	@ (800ade4 <prvAddNewTaskToReadyList+0xcc>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d109      	bne.n	800ad66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ad52:	4b23      	ldr	r3, [pc, #140]	@ (800ade0 <prvAddNewTaskToReadyList+0xc8>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d802      	bhi.n	800ad66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ad60:	4a1f      	ldr	r2, [pc, #124]	@ (800ade0 <prvAddNewTaskToReadyList+0xc8>)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ad66:	4b20      	ldr	r3, [pc, #128]	@ (800ade8 <prvAddNewTaskToReadyList+0xd0>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	3301      	adds	r3, #1
 800ad6c:	4a1e      	ldr	r2, [pc, #120]	@ (800ade8 <prvAddNewTaskToReadyList+0xd0>)
 800ad6e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ad70:	4b1d      	ldr	r3, [pc, #116]	@ (800ade8 <prvAddNewTaskToReadyList+0xd0>)
 800ad72:	681a      	ldr	r2, [r3, #0]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad7c:	4b1b      	ldr	r3, [pc, #108]	@ (800adec <prvAddNewTaskToReadyList+0xd4>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d903      	bls.n	800ad8c <prvAddNewTaskToReadyList+0x74>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad88:	4a18      	ldr	r2, [pc, #96]	@ (800adec <prvAddNewTaskToReadyList+0xd4>)
 800ad8a:	6013      	str	r3, [r2, #0]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad90:	4613      	mov	r3, r2
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	4413      	add	r3, r2
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	4a15      	ldr	r2, [pc, #84]	@ (800adf0 <prvAddNewTaskToReadyList+0xd8>)
 800ad9a:	441a      	add	r2, r3
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	3304      	adds	r3, #4
 800ada0:	4619      	mov	r1, r3
 800ada2:	4610      	mov	r0, r2
 800ada4:	f7ff f905 	bl	8009fb2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ada8:	f001 fac0 	bl	800c32c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800adac:	4b0d      	ldr	r3, [pc, #52]	@ (800ade4 <prvAddNewTaskToReadyList+0xcc>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d00e      	beq.n	800add2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800adb4:	4b0a      	ldr	r3, [pc, #40]	@ (800ade0 <prvAddNewTaskToReadyList+0xc8>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d207      	bcs.n	800add2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800adc2:	4b0c      	ldr	r3, [pc, #48]	@ (800adf4 <prvAddNewTaskToReadyList+0xdc>)
 800adc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adc8:	601a      	str	r2, [r3, #0]
 800adca:	f3bf 8f4f 	dsb	sy
 800adce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800add2:	bf00      	nop
 800add4:	3708      	adds	r7, #8
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	200011e0 	.word	0x200011e0
 800ade0:	20000d0c 	.word	0x20000d0c
 800ade4:	200011ec 	.word	0x200011ec
 800ade8:	200011fc 	.word	0x200011fc
 800adec:	200011e8 	.word	0x200011e8
 800adf0:	20000d10 	.word	0x20000d10
 800adf4:	e000ed04 	.word	0xe000ed04

0800adf8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ae00:	2300      	movs	r3, #0
 800ae02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d018      	beq.n	800ae3c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ae0a:	4b14      	ldr	r3, [pc, #80]	@ (800ae5c <vTaskDelay+0x64>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d00b      	beq.n	800ae2a <vTaskDelay+0x32>
	__asm volatile
 800ae12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae16:	f383 8811 	msr	BASEPRI, r3
 800ae1a:	f3bf 8f6f 	isb	sy
 800ae1e:	f3bf 8f4f 	dsb	sy
 800ae22:	60bb      	str	r3, [r7, #8]
}
 800ae24:	bf00      	nop
 800ae26:	bf00      	nop
 800ae28:	e7fd      	b.n	800ae26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ae2a:	f000 f883 	bl	800af34 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ae2e:	2100      	movs	r1, #0
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 fcf1 	bl	800b818 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ae36:	f000 f88b 	bl	800af50 <xTaskResumeAll>
 800ae3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d107      	bne.n	800ae52 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ae42:	4b07      	ldr	r3, [pc, #28]	@ (800ae60 <vTaskDelay+0x68>)
 800ae44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae48:	601a      	str	r2, [r3, #0]
 800ae4a:	f3bf 8f4f 	dsb	sy
 800ae4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ae52:	bf00      	nop
 800ae54:	3710      	adds	r7, #16
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	20001208 	.word	0x20001208
 800ae60:	e000ed04 	.word	0xe000ed04

0800ae64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b08a      	sub	sp, #40	@ 0x28
 800ae68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ae72:	463a      	mov	r2, r7
 800ae74:	1d39      	adds	r1, r7, #4
 800ae76:	f107 0308 	add.w	r3, r7, #8
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f7ff f83c 	bl	8009ef8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ae80:	6839      	ldr	r1, [r7, #0]
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	68ba      	ldr	r2, [r7, #8]
 800ae86:	9202      	str	r2, [sp, #8]
 800ae88:	9301      	str	r3, [sp, #4]
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	9300      	str	r3, [sp, #0]
 800ae8e:	2300      	movs	r3, #0
 800ae90:	460a      	mov	r2, r1
 800ae92:	4922      	ldr	r1, [pc, #136]	@ (800af1c <vTaskStartScheduler+0xb8>)
 800ae94:	4822      	ldr	r0, [pc, #136]	@ (800af20 <vTaskStartScheduler+0xbc>)
 800ae96:	f7ff fe09 	bl	800aaac <xTaskCreateStatic>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	4a21      	ldr	r2, [pc, #132]	@ (800af24 <vTaskStartScheduler+0xc0>)
 800ae9e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aea0:	4b20      	ldr	r3, [pc, #128]	@ (800af24 <vTaskStartScheduler+0xc0>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d002      	beq.n	800aeae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aea8:	2301      	movs	r3, #1
 800aeaa:	617b      	str	r3, [r7, #20]
 800aeac:	e001      	b.n	800aeb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d102      	bne.n	800aebe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aeb8:	f000 fd02 	bl	800b8c0 <xTimerCreateTimerTask>
 800aebc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d116      	bne.n	800aef2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800aec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec8:	f383 8811 	msr	BASEPRI, r3
 800aecc:	f3bf 8f6f 	isb	sy
 800aed0:	f3bf 8f4f 	dsb	sy
 800aed4:	613b      	str	r3, [r7, #16]
}
 800aed6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aed8:	4b13      	ldr	r3, [pc, #76]	@ (800af28 <vTaskStartScheduler+0xc4>)
 800aeda:	f04f 32ff 	mov.w	r2, #4294967295
 800aede:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aee0:	4b12      	ldr	r3, [pc, #72]	@ (800af2c <vTaskStartScheduler+0xc8>)
 800aee2:	2201      	movs	r2, #1
 800aee4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aee6:	4b12      	ldr	r3, [pc, #72]	@ (800af30 <vTaskStartScheduler+0xcc>)
 800aee8:	2200      	movs	r2, #0
 800aeea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aeec:	f001 f97c 	bl	800c1e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aef0:	e00f      	b.n	800af12 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aef8:	d10b      	bne.n	800af12 <vTaskStartScheduler+0xae>
	__asm volatile
 800aefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aefe:	f383 8811 	msr	BASEPRI, r3
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	f3bf 8f4f 	dsb	sy
 800af0a:	60fb      	str	r3, [r7, #12]
}
 800af0c:	bf00      	nop
 800af0e:	bf00      	nop
 800af10:	e7fd      	b.n	800af0e <vTaskStartScheduler+0xaa>
}
 800af12:	bf00      	nop
 800af14:	3718      	adds	r7, #24
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}
 800af1a:	bf00      	nop
 800af1c:	0800f920 	.word	0x0800f920
 800af20:	0800b551 	.word	0x0800b551
 800af24:	20001204 	.word	0x20001204
 800af28:	20001200 	.word	0x20001200
 800af2c:	200011ec 	.word	0x200011ec
 800af30:	200011e4 	.word	0x200011e4

0800af34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800af34:	b480      	push	{r7}
 800af36:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800af38:	4b04      	ldr	r3, [pc, #16]	@ (800af4c <vTaskSuspendAll+0x18>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	3301      	adds	r3, #1
 800af3e:	4a03      	ldr	r2, [pc, #12]	@ (800af4c <vTaskSuspendAll+0x18>)
 800af40:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800af42:	bf00      	nop
 800af44:	46bd      	mov	sp, r7
 800af46:	bc80      	pop	{r7}
 800af48:	4770      	bx	lr
 800af4a:	bf00      	nop
 800af4c:	20001208 	.word	0x20001208

0800af50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800af56:	2300      	movs	r3, #0
 800af58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800af5a:	2300      	movs	r3, #0
 800af5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800af5e:	4b42      	ldr	r3, [pc, #264]	@ (800b068 <xTaskResumeAll+0x118>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d10b      	bne.n	800af7e <xTaskResumeAll+0x2e>
	__asm volatile
 800af66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af6a:	f383 8811 	msr	BASEPRI, r3
 800af6e:	f3bf 8f6f 	isb	sy
 800af72:	f3bf 8f4f 	dsb	sy
 800af76:	603b      	str	r3, [r7, #0]
}
 800af78:	bf00      	nop
 800af7a:	bf00      	nop
 800af7c:	e7fd      	b.n	800af7a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800af7e:	f001 f9a5 	bl	800c2cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800af82:	4b39      	ldr	r3, [pc, #228]	@ (800b068 <xTaskResumeAll+0x118>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	3b01      	subs	r3, #1
 800af88:	4a37      	ldr	r2, [pc, #220]	@ (800b068 <xTaskResumeAll+0x118>)
 800af8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af8c:	4b36      	ldr	r3, [pc, #216]	@ (800b068 <xTaskResumeAll+0x118>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d162      	bne.n	800b05a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800af94:	4b35      	ldr	r3, [pc, #212]	@ (800b06c <xTaskResumeAll+0x11c>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d05e      	beq.n	800b05a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af9c:	e02f      	b.n	800affe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af9e:	4b34      	ldr	r3, [pc, #208]	@ (800b070 <xTaskResumeAll+0x120>)
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	3318      	adds	r3, #24
 800afaa:	4618      	mov	r0, r3
 800afac:	f7ff f85c 	bl	800a068 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	3304      	adds	r3, #4
 800afb4:	4618      	mov	r0, r3
 800afb6:	f7ff f857 	bl	800a068 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afbe:	4b2d      	ldr	r3, [pc, #180]	@ (800b074 <xTaskResumeAll+0x124>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d903      	bls.n	800afce <xTaskResumeAll+0x7e>
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afca:	4a2a      	ldr	r2, [pc, #168]	@ (800b074 <xTaskResumeAll+0x124>)
 800afcc:	6013      	str	r3, [r2, #0]
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afd2:	4613      	mov	r3, r2
 800afd4:	009b      	lsls	r3, r3, #2
 800afd6:	4413      	add	r3, r2
 800afd8:	009b      	lsls	r3, r3, #2
 800afda:	4a27      	ldr	r2, [pc, #156]	@ (800b078 <xTaskResumeAll+0x128>)
 800afdc:	441a      	add	r2, r3
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	3304      	adds	r3, #4
 800afe2:	4619      	mov	r1, r3
 800afe4:	4610      	mov	r0, r2
 800afe6:	f7fe ffe4 	bl	8009fb2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afee:	4b23      	ldr	r3, [pc, #140]	@ (800b07c <xTaskResumeAll+0x12c>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff4:	429a      	cmp	r2, r3
 800aff6:	d302      	bcc.n	800affe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800aff8:	4b21      	ldr	r3, [pc, #132]	@ (800b080 <xTaskResumeAll+0x130>)
 800affa:	2201      	movs	r2, #1
 800affc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800affe:	4b1c      	ldr	r3, [pc, #112]	@ (800b070 <xTaskResumeAll+0x120>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d1cb      	bne.n	800af9e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d001      	beq.n	800b010 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b00c:	f000 fb56 	bl	800b6bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b010:	4b1c      	ldr	r3, [pc, #112]	@ (800b084 <xTaskResumeAll+0x134>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d010      	beq.n	800b03e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b01c:	f000 f844 	bl	800b0a8 <xTaskIncrementTick>
 800b020:	4603      	mov	r3, r0
 800b022:	2b00      	cmp	r3, #0
 800b024:	d002      	beq.n	800b02c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b026:	4b16      	ldr	r3, [pc, #88]	@ (800b080 <xTaskResumeAll+0x130>)
 800b028:	2201      	movs	r2, #1
 800b02a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	3b01      	subs	r3, #1
 800b030:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d1f1      	bne.n	800b01c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b038:	4b12      	ldr	r3, [pc, #72]	@ (800b084 <xTaskResumeAll+0x134>)
 800b03a:	2200      	movs	r2, #0
 800b03c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b03e:	4b10      	ldr	r3, [pc, #64]	@ (800b080 <xTaskResumeAll+0x130>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d009      	beq.n	800b05a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b046:	2301      	movs	r3, #1
 800b048:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b04a:	4b0f      	ldr	r3, [pc, #60]	@ (800b088 <xTaskResumeAll+0x138>)
 800b04c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b050:	601a      	str	r2, [r3, #0]
 800b052:	f3bf 8f4f 	dsb	sy
 800b056:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b05a:	f001 f967 	bl	800c32c <vPortExitCritical>

	return xAlreadyYielded;
 800b05e:	68bb      	ldr	r3, [r7, #8]
}
 800b060:	4618      	mov	r0, r3
 800b062:	3710      	adds	r7, #16
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	20001208 	.word	0x20001208
 800b06c:	200011e0 	.word	0x200011e0
 800b070:	200011a0 	.word	0x200011a0
 800b074:	200011e8 	.word	0x200011e8
 800b078:	20000d10 	.word	0x20000d10
 800b07c:	20000d0c 	.word	0x20000d0c
 800b080:	200011f4 	.word	0x200011f4
 800b084:	200011f0 	.word	0x200011f0
 800b088:	e000ed04 	.word	0xe000ed04

0800b08c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b08c:	b480      	push	{r7}
 800b08e:	b083      	sub	sp, #12
 800b090:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b092:	4b04      	ldr	r3, [pc, #16]	@ (800b0a4 <xTaskGetTickCount+0x18>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b098:	687b      	ldr	r3, [r7, #4]
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	370c      	adds	r7, #12
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bc80      	pop	{r7}
 800b0a2:	4770      	bx	lr
 800b0a4:	200011e4 	.word	0x200011e4

0800b0a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b086      	sub	sp, #24
 800b0ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0b2:	4b4f      	ldr	r3, [pc, #316]	@ (800b1f0 <xTaskIncrementTick+0x148>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	f040 8090 	bne.w	800b1dc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b0bc:	4b4d      	ldr	r3, [pc, #308]	@ (800b1f4 <xTaskIncrementTick+0x14c>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b0c4:	4a4b      	ldr	r2, [pc, #300]	@ (800b1f4 <xTaskIncrementTick+0x14c>)
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d121      	bne.n	800b114 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b0d0:	4b49      	ldr	r3, [pc, #292]	@ (800b1f8 <xTaskIncrementTick+0x150>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d00b      	beq.n	800b0f2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b0da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0de:	f383 8811 	msr	BASEPRI, r3
 800b0e2:	f3bf 8f6f 	isb	sy
 800b0e6:	f3bf 8f4f 	dsb	sy
 800b0ea:	603b      	str	r3, [r7, #0]
}
 800b0ec:	bf00      	nop
 800b0ee:	bf00      	nop
 800b0f0:	e7fd      	b.n	800b0ee <xTaskIncrementTick+0x46>
 800b0f2:	4b41      	ldr	r3, [pc, #260]	@ (800b1f8 <xTaskIncrementTick+0x150>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	60fb      	str	r3, [r7, #12]
 800b0f8:	4b40      	ldr	r3, [pc, #256]	@ (800b1fc <xTaskIncrementTick+0x154>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a3e      	ldr	r2, [pc, #248]	@ (800b1f8 <xTaskIncrementTick+0x150>)
 800b0fe:	6013      	str	r3, [r2, #0]
 800b100:	4a3e      	ldr	r2, [pc, #248]	@ (800b1fc <xTaskIncrementTick+0x154>)
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	6013      	str	r3, [r2, #0]
 800b106:	4b3e      	ldr	r3, [pc, #248]	@ (800b200 <xTaskIncrementTick+0x158>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	3301      	adds	r3, #1
 800b10c:	4a3c      	ldr	r2, [pc, #240]	@ (800b200 <xTaskIncrementTick+0x158>)
 800b10e:	6013      	str	r3, [r2, #0]
 800b110:	f000 fad4 	bl	800b6bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b114:	4b3b      	ldr	r3, [pc, #236]	@ (800b204 <xTaskIncrementTick+0x15c>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	693a      	ldr	r2, [r7, #16]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d349      	bcc.n	800b1b2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b11e:	4b36      	ldr	r3, [pc, #216]	@ (800b1f8 <xTaskIncrementTick+0x150>)
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d104      	bne.n	800b132 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b128:	4b36      	ldr	r3, [pc, #216]	@ (800b204 <xTaskIncrementTick+0x15c>)
 800b12a:	f04f 32ff 	mov.w	r2, #4294967295
 800b12e:	601a      	str	r2, [r3, #0]
					break;
 800b130:	e03f      	b.n	800b1b2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b132:	4b31      	ldr	r3, [pc, #196]	@ (800b1f8 <xTaskIncrementTick+0x150>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	68db      	ldr	r3, [r3, #12]
 800b138:	68db      	ldr	r3, [r3, #12]
 800b13a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b142:	693a      	ldr	r2, [r7, #16]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	429a      	cmp	r2, r3
 800b148:	d203      	bcs.n	800b152 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b14a:	4a2e      	ldr	r2, [pc, #184]	@ (800b204 <xTaskIncrementTick+0x15c>)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b150:	e02f      	b.n	800b1b2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	3304      	adds	r3, #4
 800b156:	4618      	mov	r0, r3
 800b158:	f7fe ff86 	bl	800a068 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b160:	2b00      	cmp	r3, #0
 800b162:	d004      	beq.n	800b16e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	3318      	adds	r3, #24
 800b168:	4618      	mov	r0, r3
 800b16a:	f7fe ff7d 	bl	800a068 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b172:	4b25      	ldr	r3, [pc, #148]	@ (800b208 <xTaskIncrementTick+0x160>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	429a      	cmp	r2, r3
 800b178:	d903      	bls.n	800b182 <xTaskIncrementTick+0xda>
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b17e:	4a22      	ldr	r2, [pc, #136]	@ (800b208 <xTaskIncrementTick+0x160>)
 800b180:	6013      	str	r3, [r2, #0]
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b186:	4613      	mov	r3, r2
 800b188:	009b      	lsls	r3, r3, #2
 800b18a:	4413      	add	r3, r2
 800b18c:	009b      	lsls	r3, r3, #2
 800b18e:	4a1f      	ldr	r2, [pc, #124]	@ (800b20c <xTaskIncrementTick+0x164>)
 800b190:	441a      	add	r2, r3
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	3304      	adds	r3, #4
 800b196:	4619      	mov	r1, r3
 800b198:	4610      	mov	r0, r2
 800b19a:	f7fe ff0a 	bl	8009fb2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b210 <xTaskIncrementTick+0x168>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d3b8      	bcc.n	800b11e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b1b0:	e7b5      	b.n	800b11e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b1b2:	4b17      	ldr	r3, [pc, #92]	@ (800b210 <xTaskIncrementTick+0x168>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1b8:	4914      	ldr	r1, [pc, #80]	@ (800b20c <xTaskIncrementTick+0x164>)
 800b1ba:	4613      	mov	r3, r2
 800b1bc:	009b      	lsls	r3, r3, #2
 800b1be:	4413      	add	r3, r2
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	440b      	add	r3, r1
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d901      	bls.n	800b1ce <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b1ce:	4b11      	ldr	r3, [pc, #68]	@ (800b214 <xTaskIncrementTick+0x16c>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d007      	beq.n	800b1e6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	617b      	str	r3, [r7, #20]
 800b1da:	e004      	b.n	800b1e6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b1dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b218 <xTaskIncrementTick+0x170>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	4a0d      	ldr	r2, [pc, #52]	@ (800b218 <xTaskIncrementTick+0x170>)
 800b1e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b1e6:	697b      	ldr	r3, [r7, #20]
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3718      	adds	r7, #24
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}
 800b1f0:	20001208 	.word	0x20001208
 800b1f4:	200011e4 	.word	0x200011e4
 800b1f8:	20001198 	.word	0x20001198
 800b1fc:	2000119c 	.word	0x2000119c
 800b200:	200011f8 	.word	0x200011f8
 800b204:	20001200 	.word	0x20001200
 800b208:	200011e8 	.word	0x200011e8
 800b20c:	20000d10 	.word	0x20000d10
 800b210:	20000d0c 	.word	0x20000d0c
 800b214:	200011f4 	.word	0x200011f4
 800b218:	200011f0 	.word	0x200011f0

0800b21c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b21c:	b480      	push	{r7}
 800b21e:	b085      	sub	sp, #20
 800b220:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b222:	4b28      	ldr	r3, [pc, #160]	@ (800b2c4 <vTaskSwitchContext+0xa8>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d003      	beq.n	800b232 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b22a:	4b27      	ldr	r3, [pc, #156]	@ (800b2c8 <vTaskSwitchContext+0xac>)
 800b22c:	2201      	movs	r2, #1
 800b22e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b230:	e042      	b.n	800b2b8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800b232:	4b25      	ldr	r3, [pc, #148]	@ (800b2c8 <vTaskSwitchContext+0xac>)
 800b234:	2200      	movs	r2, #0
 800b236:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b238:	4b24      	ldr	r3, [pc, #144]	@ (800b2cc <vTaskSwitchContext+0xb0>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	60fb      	str	r3, [r7, #12]
 800b23e:	e011      	b.n	800b264 <vTaskSwitchContext+0x48>
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d10b      	bne.n	800b25e <vTaskSwitchContext+0x42>
	__asm volatile
 800b246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b24a:	f383 8811 	msr	BASEPRI, r3
 800b24e:	f3bf 8f6f 	isb	sy
 800b252:	f3bf 8f4f 	dsb	sy
 800b256:	607b      	str	r3, [r7, #4]
}
 800b258:	bf00      	nop
 800b25a:	bf00      	nop
 800b25c:	e7fd      	b.n	800b25a <vTaskSwitchContext+0x3e>
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	3b01      	subs	r3, #1
 800b262:	60fb      	str	r3, [r7, #12]
 800b264:	491a      	ldr	r1, [pc, #104]	@ (800b2d0 <vTaskSwitchContext+0xb4>)
 800b266:	68fa      	ldr	r2, [r7, #12]
 800b268:	4613      	mov	r3, r2
 800b26a:	009b      	lsls	r3, r3, #2
 800b26c:	4413      	add	r3, r2
 800b26e:	009b      	lsls	r3, r3, #2
 800b270:	440b      	add	r3, r1
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d0e3      	beq.n	800b240 <vTaskSwitchContext+0x24>
 800b278:	68fa      	ldr	r2, [r7, #12]
 800b27a:	4613      	mov	r3, r2
 800b27c:	009b      	lsls	r3, r3, #2
 800b27e:	4413      	add	r3, r2
 800b280:	009b      	lsls	r3, r3, #2
 800b282:	4a13      	ldr	r2, [pc, #76]	@ (800b2d0 <vTaskSwitchContext+0xb4>)
 800b284:	4413      	add	r3, r2
 800b286:	60bb      	str	r3, [r7, #8]
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	685b      	ldr	r3, [r3, #4]
 800b28c:	685a      	ldr	r2, [r3, #4]
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	605a      	str	r2, [r3, #4]
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	685a      	ldr	r2, [r3, #4]
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	3308      	adds	r3, #8
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d104      	bne.n	800b2a8 <vTaskSwitchContext+0x8c>
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	685a      	ldr	r2, [r3, #4]
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	605a      	str	r2, [r3, #4]
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	68db      	ldr	r3, [r3, #12]
 800b2ae:	4a09      	ldr	r2, [pc, #36]	@ (800b2d4 <vTaskSwitchContext+0xb8>)
 800b2b0:	6013      	str	r3, [r2, #0]
 800b2b2:	4a06      	ldr	r2, [pc, #24]	@ (800b2cc <vTaskSwitchContext+0xb0>)
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	6013      	str	r3, [r2, #0]
}
 800b2b8:	bf00      	nop
 800b2ba:	3714      	adds	r7, #20
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bc80      	pop	{r7}
 800b2c0:	4770      	bx	lr
 800b2c2:	bf00      	nop
 800b2c4:	20001208 	.word	0x20001208
 800b2c8:	200011f4 	.word	0x200011f4
 800b2cc:	200011e8 	.word	0x200011e8
 800b2d0:	20000d10 	.word	0x20000d10
 800b2d4:	20000d0c 	.word	0x20000d0c

0800b2d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d10b      	bne.n	800b300 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b2e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ec:	f383 8811 	msr	BASEPRI, r3
 800b2f0:	f3bf 8f6f 	isb	sy
 800b2f4:	f3bf 8f4f 	dsb	sy
 800b2f8:	60fb      	str	r3, [r7, #12]
}
 800b2fa:	bf00      	nop
 800b2fc:	bf00      	nop
 800b2fe:	e7fd      	b.n	800b2fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b300:	4b07      	ldr	r3, [pc, #28]	@ (800b320 <vTaskPlaceOnEventList+0x48>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	3318      	adds	r3, #24
 800b306:	4619      	mov	r1, r3
 800b308:	6878      	ldr	r0, [r7, #4]
 800b30a:	f7fe fe75 	bl	8009ff8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b30e:	2101      	movs	r1, #1
 800b310:	6838      	ldr	r0, [r7, #0]
 800b312:	f000 fa81 	bl	800b818 <prvAddCurrentTaskToDelayedList>
}
 800b316:	bf00      	nop
 800b318:	3710      	adds	r7, #16
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
 800b31e:	bf00      	nop
 800b320:	20000d0c 	.word	0x20000d0c

0800b324 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b324:	b580      	push	{r7, lr}
 800b326:	b086      	sub	sp, #24
 800b328:	af00      	add	r7, sp, #0
 800b32a:	60f8      	str	r0, [r7, #12]
 800b32c:	60b9      	str	r1, [r7, #8]
 800b32e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d10b      	bne.n	800b34e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b33a:	f383 8811 	msr	BASEPRI, r3
 800b33e:	f3bf 8f6f 	isb	sy
 800b342:	f3bf 8f4f 	dsb	sy
 800b346:	617b      	str	r3, [r7, #20]
}
 800b348:	bf00      	nop
 800b34a:	bf00      	nop
 800b34c:	e7fd      	b.n	800b34a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b34e:	4b0a      	ldr	r3, [pc, #40]	@ (800b378 <vTaskPlaceOnEventListRestricted+0x54>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	3318      	adds	r3, #24
 800b354:	4619      	mov	r1, r3
 800b356:	68f8      	ldr	r0, [r7, #12]
 800b358:	f7fe fe2b 	bl	8009fb2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d002      	beq.n	800b368 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b362:	f04f 33ff 	mov.w	r3, #4294967295
 800b366:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b368:	6879      	ldr	r1, [r7, #4]
 800b36a:	68b8      	ldr	r0, [r7, #8]
 800b36c:	f000 fa54 	bl	800b818 <prvAddCurrentTaskToDelayedList>
	}
 800b370:	bf00      	nop
 800b372:	3718      	adds	r7, #24
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}
 800b378:	20000d0c 	.word	0x20000d0c

0800b37c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b086      	sub	sp, #24
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	68db      	ldr	r3, [r3, #12]
 800b388:	68db      	ldr	r3, [r3, #12]
 800b38a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d10b      	bne.n	800b3aa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b396:	f383 8811 	msr	BASEPRI, r3
 800b39a:	f3bf 8f6f 	isb	sy
 800b39e:	f3bf 8f4f 	dsb	sy
 800b3a2:	60fb      	str	r3, [r7, #12]
}
 800b3a4:	bf00      	nop
 800b3a6:	bf00      	nop
 800b3a8:	e7fd      	b.n	800b3a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	3318      	adds	r3, #24
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f7fe fe5a 	bl	800a068 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3b4:	4b1d      	ldr	r3, [pc, #116]	@ (800b42c <xTaskRemoveFromEventList+0xb0>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d11d      	bne.n	800b3f8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b3bc:	693b      	ldr	r3, [r7, #16]
 800b3be:	3304      	adds	r3, #4
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f7fe fe51 	bl	800a068 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3ca:	4b19      	ldr	r3, [pc, #100]	@ (800b430 <xTaskRemoveFromEventList+0xb4>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	429a      	cmp	r2, r3
 800b3d0:	d903      	bls.n	800b3da <xTaskRemoveFromEventList+0x5e>
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3d6:	4a16      	ldr	r2, [pc, #88]	@ (800b430 <xTaskRemoveFromEventList+0xb4>)
 800b3d8:	6013      	str	r3, [r2, #0]
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3de:	4613      	mov	r3, r2
 800b3e0:	009b      	lsls	r3, r3, #2
 800b3e2:	4413      	add	r3, r2
 800b3e4:	009b      	lsls	r3, r3, #2
 800b3e6:	4a13      	ldr	r2, [pc, #76]	@ (800b434 <xTaskRemoveFromEventList+0xb8>)
 800b3e8:	441a      	add	r2, r3
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	3304      	adds	r3, #4
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	4610      	mov	r0, r2
 800b3f2:	f7fe fdde 	bl	8009fb2 <vListInsertEnd>
 800b3f6:	e005      	b.n	800b404 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	3318      	adds	r3, #24
 800b3fc:	4619      	mov	r1, r3
 800b3fe:	480e      	ldr	r0, [pc, #56]	@ (800b438 <xTaskRemoveFromEventList+0xbc>)
 800b400:	f7fe fdd7 	bl	8009fb2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b408:	4b0c      	ldr	r3, [pc, #48]	@ (800b43c <xTaskRemoveFromEventList+0xc0>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b40e:	429a      	cmp	r2, r3
 800b410:	d905      	bls.n	800b41e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b412:	2301      	movs	r3, #1
 800b414:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b416:	4b0a      	ldr	r3, [pc, #40]	@ (800b440 <xTaskRemoveFromEventList+0xc4>)
 800b418:	2201      	movs	r2, #1
 800b41a:	601a      	str	r2, [r3, #0]
 800b41c:	e001      	b.n	800b422 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b41e:	2300      	movs	r3, #0
 800b420:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b422:	697b      	ldr	r3, [r7, #20]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3718      	adds	r7, #24
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}
 800b42c:	20001208 	.word	0x20001208
 800b430:	200011e8 	.word	0x200011e8
 800b434:	20000d10 	.word	0x20000d10
 800b438:	200011a0 	.word	0x200011a0
 800b43c:	20000d0c 	.word	0x20000d0c
 800b440:	200011f4 	.word	0x200011f4

0800b444 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b444:	b480      	push	{r7}
 800b446:	b083      	sub	sp, #12
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b44c:	4b06      	ldr	r3, [pc, #24]	@ (800b468 <vTaskInternalSetTimeOutState+0x24>)
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b454:	4b05      	ldr	r3, [pc, #20]	@ (800b46c <vTaskInternalSetTimeOutState+0x28>)
 800b456:	681a      	ldr	r2, [r3, #0]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	605a      	str	r2, [r3, #4]
}
 800b45c:	bf00      	nop
 800b45e:	370c      	adds	r7, #12
 800b460:	46bd      	mov	sp, r7
 800b462:	bc80      	pop	{r7}
 800b464:	4770      	bx	lr
 800b466:	bf00      	nop
 800b468:	200011f8 	.word	0x200011f8
 800b46c:	200011e4 	.word	0x200011e4

0800b470 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b088      	sub	sp, #32
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d10b      	bne.n	800b498 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b484:	f383 8811 	msr	BASEPRI, r3
 800b488:	f3bf 8f6f 	isb	sy
 800b48c:	f3bf 8f4f 	dsb	sy
 800b490:	613b      	str	r3, [r7, #16]
}
 800b492:	bf00      	nop
 800b494:	bf00      	nop
 800b496:	e7fd      	b.n	800b494 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d10b      	bne.n	800b4b6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a2:	f383 8811 	msr	BASEPRI, r3
 800b4a6:	f3bf 8f6f 	isb	sy
 800b4aa:	f3bf 8f4f 	dsb	sy
 800b4ae:	60fb      	str	r3, [r7, #12]
}
 800b4b0:	bf00      	nop
 800b4b2:	bf00      	nop
 800b4b4:	e7fd      	b.n	800b4b2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b4b6:	f000 ff09 	bl	800c2cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b4ba:	4b1d      	ldr	r3, [pc, #116]	@ (800b530 <xTaskCheckForTimeOut+0xc0>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	685b      	ldr	r3, [r3, #4]
 800b4c4:	69ba      	ldr	r2, [r7, #24]
 800b4c6:	1ad3      	subs	r3, r2, r3
 800b4c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4d2:	d102      	bne.n	800b4da <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	61fb      	str	r3, [r7, #28]
 800b4d8:	e023      	b.n	800b522 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	4b15      	ldr	r3, [pc, #84]	@ (800b534 <xTaskCheckForTimeOut+0xc4>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	d007      	beq.n	800b4f6 <xTaskCheckForTimeOut+0x86>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	685b      	ldr	r3, [r3, #4]
 800b4ea:	69ba      	ldr	r2, [r7, #24]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d302      	bcc.n	800b4f6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	61fb      	str	r3, [r7, #28]
 800b4f4:	e015      	b.n	800b522 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	697a      	ldr	r2, [r7, #20]
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d20b      	bcs.n	800b518 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	681a      	ldr	r2, [r3, #0]
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	1ad2      	subs	r2, r2, r3
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f7ff ff99 	bl	800b444 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b512:	2300      	movs	r3, #0
 800b514:	61fb      	str	r3, [r7, #28]
 800b516:	e004      	b.n	800b522 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	2200      	movs	r2, #0
 800b51c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b51e:	2301      	movs	r3, #1
 800b520:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b522:	f000 ff03 	bl	800c32c <vPortExitCritical>

	return xReturn;
 800b526:	69fb      	ldr	r3, [r7, #28]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3720      	adds	r7, #32
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	200011e4 	.word	0x200011e4
 800b534:	200011f8 	.word	0x200011f8

0800b538 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b538:	b480      	push	{r7}
 800b53a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b53c:	4b03      	ldr	r3, [pc, #12]	@ (800b54c <vTaskMissedYield+0x14>)
 800b53e:	2201      	movs	r2, #1
 800b540:	601a      	str	r2, [r3, #0]
}
 800b542:	bf00      	nop
 800b544:	46bd      	mov	sp, r7
 800b546:	bc80      	pop	{r7}
 800b548:	4770      	bx	lr
 800b54a:	bf00      	nop
 800b54c:	200011f4 	.word	0x200011f4

0800b550 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b558:	f000 f852 	bl	800b600 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b55c:	4b06      	ldr	r3, [pc, #24]	@ (800b578 <prvIdleTask+0x28>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	2b01      	cmp	r3, #1
 800b562:	d9f9      	bls.n	800b558 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b564:	4b05      	ldr	r3, [pc, #20]	@ (800b57c <prvIdleTask+0x2c>)
 800b566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b56a:	601a      	str	r2, [r3, #0]
 800b56c:	f3bf 8f4f 	dsb	sy
 800b570:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b574:	e7f0      	b.n	800b558 <prvIdleTask+0x8>
 800b576:	bf00      	nop
 800b578:	20000d10 	.word	0x20000d10
 800b57c:	e000ed04 	.word	0xe000ed04

0800b580 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b082      	sub	sp, #8
 800b584:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b586:	2300      	movs	r3, #0
 800b588:	607b      	str	r3, [r7, #4]
 800b58a:	e00c      	b.n	800b5a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b58c:	687a      	ldr	r2, [r7, #4]
 800b58e:	4613      	mov	r3, r2
 800b590:	009b      	lsls	r3, r3, #2
 800b592:	4413      	add	r3, r2
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	4a12      	ldr	r2, [pc, #72]	@ (800b5e0 <prvInitialiseTaskLists+0x60>)
 800b598:	4413      	add	r3, r2
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7fe fcde 	bl	8009f5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	3301      	adds	r3, #1
 800b5a4:	607b      	str	r3, [r7, #4]
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2b37      	cmp	r3, #55	@ 0x37
 800b5aa:	d9ef      	bls.n	800b58c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b5ac:	480d      	ldr	r0, [pc, #52]	@ (800b5e4 <prvInitialiseTaskLists+0x64>)
 800b5ae:	f7fe fcd5 	bl	8009f5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b5b2:	480d      	ldr	r0, [pc, #52]	@ (800b5e8 <prvInitialiseTaskLists+0x68>)
 800b5b4:	f7fe fcd2 	bl	8009f5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b5b8:	480c      	ldr	r0, [pc, #48]	@ (800b5ec <prvInitialiseTaskLists+0x6c>)
 800b5ba:	f7fe fccf 	bl	8009f5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b5be:	480c      	ldr	r0, [pc, #48]	@ (800b5f0 <prvInitialiseTaskLists+0x70>)
 800b5c0:	f7fe fccc 	bl	8009f5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b5c4:	480b      	ldr	r0, [pc, #44]	@ (800b5f4 <prvInitialiseTaskLists+0x74>)
 800b5c6:	f7fe fcc9 	bl	8009f5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b5ca:	4b0b      	ldr	r3, [pc, #44]	@ (800b5f8 <prvInitialiseTaskLists+0x78>)
 800b5cc:	4a05      	ldr	r2, [pc, #20]	@ (800b5e4 <prvInitialiseTaskLists+0x64>)
 800b5ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b5d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b5fc <prvInitialiseTaskLists+0x7c>)
 800b5d2:	4a05      	ldr	r2, [pc, #20]	@ (800b5e8 <prvInitialiseTaskLists+0x68>)
 800b5d4:	601a      	str	r2, [r3, #0]
}
 800b5d6:	bf00      	nop
 800b5d8:	3708      	adds	r7, #8
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}
 800b5de:	bf00      	nop
 800b5e0:	20000d10 	.word	0x20000d10
 800b5e4:	20001170 	.word	0x20001170
 800b5e8:	20001184 	.word	0x20001184
 800b5ec:	200011a0 	.word	0x200011a0
 800b5f0:	200011b4 	.word	0x200011b4
 800b5f4:	200011cc 	.word	0x200011cc
 800b5f8:	20001198 	.word	0x20001198
 800b5fc:	2000119c 	.word	0x2000119c

0800b600 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b082      	sub	sp, #8
 800b604:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b606:	e019      	b.n	800b63c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b608:	f000 fe60 	bl	800c2cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b60c:	4b10      	ldr	r3, [pc, #64]	@ (800b650 <prvCheckTasksWaitingTermination+0x50>)
 800b60e:	68db      	ldr	r3, [r3, #12]
 800b610:	68db      	ldr	r3, [r3, #12]
 800b612:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	3304      	adds	r3, #4
 800b618:	4618      	mov	r0, r3
 800b61a:	f7fe fd25 	bl	800a068 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b61e:	4b0d      	ldr	r3, [pc, #52]	@ (800b654 <prvCheckTasksWaitingTermination+0x54>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	3b01      	subs	r3, #1
 800b624:	4a0b      	ldr	r2, [pc, #44]	@ (800b654 <prvCheckTasksWaitingTermination+0x54>)
 800b626:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b628:	4b0b      	ldr	r3, [pc, #44]	@ (800b658 <prvCheckTasksWaitingTermination+0x58>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	3b01      	subs	r3, #1
 800b62e:	4a0a      	ldr	r2, [pc, #40]	@ (800b658 <prvCheckTasksWaitingTermination+0x58>)
 800b630:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b632:	f000 fe7b 	bl	800c32c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 f810 	bl	800b65c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b63c:	4b06      	ldr	r3, [pc, #24]	@ (800b658 <prvCheckTasksWaitingTermination+0x58>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d1e1      	bne.n	800b608 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b644:	bf00      	nop
 800b646:	bf00      	nop
 800b648:	3708      	adds	r7, #8
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	200011b4 	.word	0x200011b4
 800b654:	200011e0 	.word	0x200011e0
 800b658:	200011c8 	.word	0x200011c8

0800b65c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d108      	bne.n	800b680 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b672:	4618      	mov	r0, r3
 800b674:	f000 fffa 	bl	800c66c <vPortFree>
				vPortFree( pxTCB );
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 fff7 	bl	800c66c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b67e:	e019      	b.n	800b6b4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b686:	2b01      	cmp	r3, #1
 800b688:	d103      	bne.n	800b692 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f000 ffee 	bl	800c66c <vPortFree>
	}
 800b690:	e010      	b.n	800b6b4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b698:	2b02      	cmp	r3, #2
 800b69a:	d00b      	beq.n	800b6b4 <prvDeleteTCB+0x58>
	__asm volatile
 800b69c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6a0:	f383 8811 	msr	BASEPRI, r3
 800b6a4:	f3bf 8f6f 	isb	sy
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	60fb      	str	r3, [r7, #12]
}
 800b6ae:	bf00      	nop
 800b6b0:	bf00      	nop
 800b6b2:	e7fd      	b.n	800b6b0 <prvDeleteTCB+0x54>
	}
 800b6b4:	bf00      	nop
 800b6b6:	3710      	adds	r7, #16
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}

0800b6bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b083      	sub	sp, #12
 800b6c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b6f4 <prvResetNextTaskUnblockTime+0x38>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d104      	bne.n	800b6d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b6cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b6f8 <prvResetNextTaskUnblockTime+0x3c>)
 800b6ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b6d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b6d4:	e008      	b.n	800b6e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6d6:	4b07      	ldr	r3, [pc, #28]	@ (800b6f4 <prvResetNextTaskUnblockTime+0x38>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	68db      	ldr	r3, [r3, #12]
 800b6dc:	68db      	ldr	r3, [r3, #12]
 800b6de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	4a04      	ldr	r2, [pc, #16]	@ (800b6f8 <prvResetNextTaskUnblockTime+0x3c>)
 800b6e6:	6013      	str	r3, [r2, #0]
}
 800b6e8:	bf00      	nop
 800b6ea:	370c      	adds	r7, #12
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bc80      	pop	{r7}
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	20001198 	.word	0x20001198
 800b6f8:	20001200 	.word	0x20001200

0800b6fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b702:	4b0b      	ldr	r3, [pc, #44]	@ (800b730 <xTaskGetSchedulerState+0x34>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d102      	bne.n	800b710 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b70a:	2301      	movs	r3, #1
 800b70c:	607b      	str	r3, [r7, #4]
 800b70e:	e008      	b.n	800b722 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b710:	4b08      	ldr	r3, [pc, #32]	@ (800b734 <xTaskGetSchedulerState+0x38>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d102      	bne.n	800b71e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b718:	2302      	movs	r3, #2
 800b71a:	607b      	str	r3, [r7, #4]
 800b71c:	e001      	b.n	800b722 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b71e:	2300      	movs	r3, #0
 800b720:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b722:	687b      	ldr	r3, [r7, #4]
	}
 800b724:	4618      	mov	r0, r3
 800b726:	370c      	adds	r7, #12
 800b728:	46bd      	mov	sp, r7
 800b72a:	bc80      	pop	{r7}
 800b72c:	4770      	bx	lr
 800b72e:	bf00      	nop
 800b730:	200011ec 	.word	0x200011ec
 800b734:	20001208 	.word	0x20001208

0800b738 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b086      	sub	sp, #24
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b744:	2300      	movs	r3, #0
 800b746:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d058      	beq.n	800b800 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b74e:	4b2f      	ldr	r3, [pc, #188]	@ (800b80c <xTaskPriorityDisinherit+0xd4>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	693a      	ldr	r2, [r7, #16]
 800b754:	429a      	cmp	r2, r3
 800b756:	d00b      	beq.n	800b770 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b75c:	f383 8811 	msr	BASEPRI, r3
 800b760:	f3bf 8f6f 	isb	sy
 800b764:	f3bf 8f4f 	dsb	sy
 800b768:	60fb      	str	r3, [r7, #12]
}
 800b76a:	bf00      	nop
 800b76c:	bf00      	nop
 800b76e:	e7fd      	b.n	800b76c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b774:	2b00      	cmp	r3, #0
 800b776:	d10b      	bne.n	800b790 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b77c:	f383 8811 	msr	BASEPRI, r3
 800b780:	f3bf 8f6f 	isb	sy
 800b784:	f3bf 8f4f 	dsb	sy
 800b788:	60bb      	str	r3, [r7, #8]
}
 800b78a:	bf00      	nop
 800b78c:	bf00      	nop
 800b78e:	e7fd      	b.n	800b78c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b794:	1e5a      	subs	r2, r3, #1
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d02c      	beq.n	800b800 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d128      	bne.n	800b800 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	3304      	adds	r3, #4
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f7fe fc58 	bl	800a068 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b7c8:	693b      	ldr	r3, [r7, #16]
 800b7ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7d0:	4b0f      	ldr	r3, [pc, #60]	@ (800b810 <xTaskPriorityDisinherit+0xd8>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d903      	bls.n	800b7e0 <xTaskPriorityDisinherit+0xa8>
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7dc:	4a0c      	ldr	r2, [pc, #48]	@ (800b810 <xTaskPriorityDisinherit+0xd8>)
 800b7de:	6013      	str	r3, [r2, #0]
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7e4:	4613      	mov	r3, r2
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	4413      	add	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	4a09      	ldr	r2, [pc, #36]	@ (800b814 <xTaskPriorityDisinherit+0xdc>)
 800b7ee:	441a      	add	r2, r3
 800b7f0:	693b      	ldr	r3, [r7, #16]
 800b7f2:	3304      	adds	r3, #4
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	4610      	mov	r0, r2
 800b7f8:	f7fe fbdb 	bl	8009fb2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b800:	697b      	ldr	r3, [r7, #20]
	}
 800b802:	4618      	mov	r0, r3
 800b804:	3718      	adds	r7, #24
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}
 800b80a:	bf00      	nop
 800b80c:	20000d0c 	.word	0x20000d0c
 800b810:	200011e8 	.word	0x200011e8
 800b814:	20000d10 	.word	0x20000d10

0800b818 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b084      	sub	sp, #16
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
 800b820:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b822:	4b21      	ldr	r3, [pc, #132]	@ (800b8a8 <prvAddCurrentTaskToDelayedList+0x90>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b828:	4b20      	ldr	r3, [pc, #128]	@ (800b8ac <prvAddCurrentTaskToDelayedList+0x94>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	3304      	adds	r3, #4
 800b82e:	4618      	mov	r0, r3
 800b830:	f7fe fc1a 	bl	800a068 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b83a:	d10a      	bne.n	800b852 <prvAddCurrentTaskToDelayedList+0x3a>
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d007      	beq.n	800b852 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b842:	4b1a      	ldr	r3, [pc, #104]	@ (800b8ac <prvAddCurrentTaskToDelayedList+0x94>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	3304      	adds	r3, #4
 800b848:	4619      	mov	r1, r3
 800b84a:	4819      	ldr	r0, [pc, #100]	@ (800b8b0 <prvAddCurrentTaskToDelayedList+0x98>)
 800b84c:	f7fe fbb1 	bl	8009fb2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b850:	e026      	b.n	800b8a0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b852:	68fa      	ldr	r2, [r7, #12]
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	4413      	add	r3, r2
 800b858:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b85a:	4b14      	ldr	r3, [pc, #80]	@ (800b8ac <prvAddCurrentTaskToDelayedList+0x94>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	68ba      	ldr	r2, [r7, #8]
 800b860:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b862:	68ba      	ldr	r2, [r7, #8]
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	429a      	cmp	r2, r3
 800b868:	d209      	bcs.n	800b87e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b86a:	4b12      	ldr	r3, [pc, #72]	@ (800b8b4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b86c:	681a      	ldr	r2, [r3, #0]
 800b86e:	4b0f      	ldr	r3, [pc, #60]	@ (800b8ac <prvAddCurrentTaskToDelayedList+0x94>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	3304      	adds	r3, #4
 800b874:	4619      	mov	r1, r3
 800b876:	4610      	mov	r0, r2
 800b878:	f7fe fbbe 	bl	8009ff8 <vListInsert>
}
 800b87c:	e010      	b.n	800b8a0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b87e:	4b0e      	ldr	r3, [pc, #56]	@ (800b8b8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b880:	681a      	ldr	r2, [r3, #0]
 800b882:	4b0a      	ldr	r3, [pc, #40]	@ (800b8ac <prvAddCurrentTaskToDelayedList+0x94>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	3304      	adds	r3, #4
 800b888:	4619      	mov	r1, r3
 800b88a:	4610      	mov	r0, r2
 800b88c:	f7fe fbb4 	bl	8009ff8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b890:	4b0a      	ldr	r3, [pc, #40]	@ (800b8bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	68ba      	ldr	r2, [r7, #8]
 800b896:	429a      	cmp	r2, r3
 800b898:	d202      	bcs.n	800b8a0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b89a:	4a08      	ldr	r2, [pc, #32]	@ (800b8bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	6013      	str	r3, [r2, #0]
}
 800b8a0:	bf00      	nop
 800b8a2:	3710      	adds	r7, #16
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	200011e4 	.word	0x200011e4
 800b8ac:	20000d0c 	.word	0x20000d0c
 800b8b0:	200011cc 	.word	0x200011cc
 800b8b4:	2000119c 	.word	0x2000119c
 800b8b8:	20001198 	.word	0x20001198
 800b8bc:	20001200 	.word	0x20001200

0800b8c0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b08a      	sub	sp, #40	@ 0x28
 800b8c4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b8ca:	f000 fbaf 	bl	800c02c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b8ce:	4b1d      	ldr	r3, [pc, #116]	@ (800b944 <xTimerCreateTimerTask+0x84>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d021      	beq.n	800b91a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b8de:	1d3a      	adds	r2, r7, #4
 800b8e0:	f107 0108 	add.w	r1, r7, #8
 800b8e4:	f107 030c 	add.w	r3, r7, #12
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f7fe fb1d 	bl	8009f28 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b8ee:	6879      	ldr	r1, [r7, #4]
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	68fa      	ldr	r2, [r7, #12]
 800b8f4:	9202      	str	r2, [sp, #8]
 800b8f6:	9301      	str	r3, [sp, #4]
 800b8f8:	2302      	movs	r3, #2
 800b8fa:	9300      	str	r3, [sp, #0]
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	460a      	mov	r2, r1
 800b900:	4911      	ldr	r1, [pc, #68]	@ (800b948 <xTimerCreateTimerTask+0x88>)
 800b902:	4812      	ldr	r0, [pc, #72]	@ (800b94c <xTimerCreateTimerTask+0x8c>)
 800b904:	f7ff f8d2 	bl	800aaac <xTaskCreateStatic>
 800b908:	4603      	mov	r3, r0
 800b90a:	4a11      	ldr	r2, [pc, #68]	@ (800b950 <xTimerCreateTimerTask+0x90>)
 800b90c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b90e:	4b10      	ldr	r3, [pc, #64]	@ (800b950 <xTimerCreateTimerTask+0x90>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d001      	beq.n	800b91a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b916:	2301      	movs	r3, #1
 800b918:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d10b      	bne.n	800b938 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b924:	f383 8811 	msr	BASEPRI, r3
 800b928:	f3bf 8f6f 	isb	sy
 800b92c:	f3bf 8f4f 	dsb	sy
 800b930:	613b      	str	r3, [r7, #16]
}
 800b932:	bf00      	nop
 800b934:	bf00      	nop
 800b936:	e7fd      	b.n	800b934 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b938:	697b      	ldr	r3, [r7, #20]
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3718      	adds	r7, #24
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}
 800b942:	bf00      	nop
 800b944:	2000123c 	.word	0x2000123c
 800b948:	0800f928 	.word	0x0800f928
 800b94c:	0800bbc9 	.word	0x0800bbc9
 800b950:	20001240 	.word	0x20001240

0800b954 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800b954:	b580      	push	{r7, lr}
 800b956:	b088      	sub	sp, #32
 800b958:	af02      	add	r7, sp, #8
 800b95a:	60f8      	str	r0, [r7, #12]
 800b95c:	60b9      	str	r1, [r7, #8]
 800b95e:	607a      	str	r2, [r7, #4]
 800b960:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800b962:	202c      	movs	r0, #44	@ 0x2c
 800b964:	f000 fdb4 	bl	800c4d0 <pvPortMalloc>
 800b968:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d00d      	beq.n	800b98c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	2200      	movs	r2, #0
 800b974:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b978:	697b      	ldr	r3, [r7, #20]
 800b97a:	9301      	str	r3, [sp, #4]
 800b97c:	6a3b      	ldr	r3, [r7, #32]
 800b97e:	9300      	str	r3, [sp, #0]
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	687a      	ldr	r2, [r7, #4]
 800b984:	68b9      	ldr	r1, [r7, #8]
 800b986:	68f8      	ldr	r0, [r7, #12]
 800b988:	f000 f845 	bl	800ba16 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b98c:	697b      	ldr	r3, [r7, #20]
	}
 800b98e:	4618      	mov	r0, r3
 800b990:	3718      	adds	r7, #24
 800b992:	46bd      	mov	sp, r7
 800b994:	bd80      	pop	{r7, pc}

0800b996 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800b996:	b580      	push	{r7, lr}
 800b998:	b08a      	sub	sp, #40	@ 0x28
 800b99a:	af02      	add	r7, sp, #8
 800b99c:	60f8      	str	r0, [r7, #12]
 800b99e:	60b9      	str	r1, [r7, #8]
 800b9a0:	607a      	str	r2, [r7, #4]
 800b9a2:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800b9a4:	232c      	movs	r3, #44	@ 0x2c
 800b9a6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	2b2c      	cmp	r3, #44	@ 0x2c
 800b9ac:	d00b      	beq.n	800b9c6 <xTimerCreateStatic+0x30>
	__asm volatile
 800b9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b2:	f383 8811 	msr	BASEPRI, r3
 800b9b6:	f3bf 8f6f 	isb	sy
 800b9ba:	f3bf 8f4f 	dsb	sy
 800b9be:	61bb      	str	r3, [r7, #24]
}
 800b9c0:	bf00      	nop
 800b9c2:	bf00      	nop
 800b9c4:	e7fd      	b.n	800b9c2 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b9c6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800b9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d10b      	bne.n	800b9e6 <xTimerCreateStatic+0x50>
	__asm volatile
 800b9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9d2:	f383 8811 	msr	BASEPRI, r3
 800b9d6:	f3bf 8f6f 	isb	sy
 800b9da:	f3bf 8f4f 	dsb	sy
 800b9de:	617b      	str	r3, [r7, #20]
}
 800b9e0:	bf00      	nop
 800b9e2:	bf00      	nop
 800b9e4:	e7fd      	b.n	800b9e2 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800b9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9e8:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800b9ea:	69fb      	ldr	r3, [r7, #28]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d00d      	beq.n	800ba0c <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800b9f0:	69fb      	ldr	r3, [r7, #28]
 800b9f2:	2202      	movs	r2, #2
 800b9f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b9f8:	69fb      	ldr	r3, [r7, #28]
 800b9fa:	9301      	str	r3, [sp, #4]
 800b9fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9fe:	9300      	str	r3, [sp, #0]
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	68b9      	ldr	r1, [r7, #8]
 800ba06:	68f8      	ldr	r0, [r7, #12]
 800ba08:	f000 f805 	bl	800ba16 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ba0c:	69fb      	ldr	r3, [r7, #28]
	}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3720      	adds	r7, #32
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}

0800ba16 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ba16:	b580      	push	{r7, lr}
 800ba18:	b086      	sub	sp, #24
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	60f8      	str	r0, [r7, #12]
 800ba1e:	60b9      	str	r1, [r7, #8]
 800ba20:	607a      	str	r2, [r7, #4]
 800ba22:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d10b      	bne.n	800ba42 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800ba2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba2e:	f383 8811 	msr	BASEPRI, r3
 800ba32:	f3bf 8f6f 	isb	sy
 800ba36:	f3bf 8f4f 	dsb	sy
 800ba3a:	617b      	str	r3, [r7, #20]
}
 800ba3c:	bf00      	nop
 800ba3e:	bf00      	nop
 800ba40:	e7fd      	b.n	800ba3e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800ba42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d01e      	beq.n	800ba86 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ba48:	f000 faf0 	bl	800c02c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ba4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba4e:	68fa      	ldr	r2, [r7, #12]
 800ba50:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800ba52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba54:	68ba      	ldr	r2, [r7, #8]
 800ba56:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800ba58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5a:	683a      	ldr	r2, [r7, #0]
 800ba5c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800ba5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba60:	6a3a      	ldr	r2, [r7, #32]
 800ba62:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800ba64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba66:	3304      	adds	r3, #4
 800ba68:	4618      	mov	r0, r3
 800ba6a:	f7fe fa96 	bl	8009f9a <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d008      	beq.n	800ba86 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800ba74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba7a:	f043 0304 	orr.w	r3, r3, #4
 800ba7e:	b2da      	uxtb	r2, r3
 800ba80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ba86:	bf00      	nop
 800ba88:	3718      	adds	r7, #24
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
	...

0800ba90 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b08a      	sub	sp, #40	@ 0x28
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	60f8      	str	r0, [r7, #12]
 800ba98:	60b9      	str	r1, [r7, #8]
 800ba9a:	607a      	str	r2, [r7, #4]
 800ba9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d10b      	bne.n	800bac0 <xTimerGenericCommand+0x30>
	__asm volatile
 800baa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baac:	f383 8811 	msr	BASEPRI, r3
 800bab0:	f3bf 8f6f 	isb	sy
 800bab4:	f3bf 8f4f 	dsb	sy
 800bab8:	623b      	str	r3, [r7, #32]
}
 800baba:	bf00      	nop
 800babc:	bf00      	nop
 800babe:	e7fd      	b.n	800babc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bac0:	4b19      	ldr	r3, [pc, #100]	@ (800bb28 <xTimerGenericCommand+0x98>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d02a      	beq.n	800bb1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	2b05      	cmp	r3, #5
 800bad8:	dc18      	bgt.n	800bb0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bada:	f7ff fe0f 	bl	800b6fc <xTaskGetSchedulerState>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b02      	cmp	r3, #2
 800bae2:	d109      	bne.n	800baf8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bae4:	4b10      	ldr	r3, [pc, #64]	@ (800bb28 <xTimerGenericCommand+0x98>)
 800bae6:	6818      	ldr	r0, [r3, #0]
 800bae8:	f107 0110 	add.w	r1, r7, #16
 800baec:	2300      	movs	r3, #0
 800baee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800baf0:	f7fe fbee 	bl	800a2d0 <xQueueGenericSend>
 800baf4:	6278      	str	r0, [r7, #36]	@ 0x24
 800baf6:	e012      	b.n	800bb1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800baf8:	4b0b      	ldr	r3, [pc, #44]	@ (800bb28 <xTimerGenericCommand+0x98>)
 800bafa:	6818      	ldr	r0, [r3, #0]
 800bafc:	f107 0110 	add.w	r1, r7, #16
 800bb00:	2300      	movs	r3, #0
 800bb02:	2200      	movs	r2, #0
 800bb04:	f7fe fbe4 	bl	800a2d0 <xQueueGenericSend>
 800bb08:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb0a:	e008      	b.n	800bb1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bb0c:	4b06      	ldr	r3, [pc, #24]	@ (800bb28 <xTimerGenericCommand+0x98>)
 800bb0e:	6818      	ldr	r0, [r3, #0]
 800bb10:	f107 0110 	add.w	r1, r7, #16
 800bb14:	2300      	movs	r3, #0
 800bb16:	683a      	ldr	r2, [r7, #0]
 800bb18:	f7fe fcdc 	bl	800a4d4 <xQueueGenericSendFromISR>
 800bb1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bb1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bb20:	4618      	mov	r0, r3
 800bb22:	3728      	adds	r7, #40	@ 0x28
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bd80      	pop	{r7, pc}
 800bb28:	2000123c 	.word	0x2000123c

0800bb2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b088      	sub	sp, #32
 800bb30:	af02      	add	r7, sp, #8
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb36:	4b23      	ldr	r3, [pc, #140]	@ (800bbc4 <prvProcessExpiredTimer+0x98>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	68db      	ldr	r3, [r3, #12]
 800bb3c:	68db      	ldr	r3, [r3, #12]
 800bb3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	3304      	adds	r3, #4
 800bb44:	4618      	mov	r0, r3
 800bb46:	f7fe fa8f 	bl	800a068 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb50:	f003 0304 	and.w	r3, r3, #4
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d023      	beq.n	800bba0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	699a      	ldr	r2, [r3, #24]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	18d1      	adds	r1, r2, r3
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	683a      	ldr	r2, [r7, #0]
 800bb64:	6978      	ldr	r0, [r7, #20]
 800bb66:	f000 f8d3 	bl	800bd10 <prvInsertTimerInActiveList>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d020      	beq.n	800bbb2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bb70:	2300      	movs	r3, #0
 800bb72:	9300      	str	r3, [sp, #0]
 800bb74:	2300      	movs	r3, #0
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	2100      	movs	r1, #0
 800bb7a:	6978      	ldr	r0, [r7, #20]
 800bb7c:	f7ff ff88 	bl	800ba90 <xTimerGenericCommand>
 800bb80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d114      	bne.n	800bbb2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800bb88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb8c:	f383 8811 	msr	BASEPRI, r3
 800bb90:	f3bf 8f6f 	isb	sy
 800bb94:	f3bf 8f4f 	dsb	sy
 800bb98:	60fb      	str	r3, [r7, #12]
}
 800bb9a:	bf00      	nop
 800bb9c:	bf00      	nop
 800bb9e:	e7fd      	b.n	800bb9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bba6:	f023 0301 	bic.w	r3, r3, #1
 800bbaa:	b2da      	uxtb	r2, r3
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bbb2:	697b      	ldr	r3, [r7, #20]
 800bbb4:	6a1b      	ldr	r3, [r3, #32]
 800bbb6:	6978      	ldr	r0, [r7, #20]
 800bbb8:	4798      	blx	r3
}
 800bbba:	bf00      	nop
 800bbbc:	3718      	adds	r7, #24
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}
 800bbc2:	bf00      	nop
 800bbc4:	20001234 	.word	0x20001234

0800bbc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b084      	sub	sp, #16
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bbd0:	f107 0308 	add.w	r3, r7, #8
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f000 f859 	bl	800bc8c <prvGetNextExpireTime>
 800bbda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	4619      	mov	r1, r3
 800bbe0:	68f8      	ldr	r0, [r7, #12]
 800bbe2:	f000 f805 	bl	800bbf0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bbe6:	f000 f8d5 	bl	800bd94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bbea:	bf00      	nop
 800bbec:	e7f0      	b.n	800bbd0 <prvTimerTask+0x8>
	...

0800bbf0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b084      	sub	sp, #16
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bbfa:	f7ff f99b 	bl	800af34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bbfe:	f107 0308 	add.w	r3, r7, #8
 800bc02:	4618      	mov	r0, r3
 800bc04:	f000 f864 	bl	800bcd0 <prvSampleTimeNow>
 800bc08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d130      	bne.n	800bc72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d10a      	bne.n	800bc2c <prvProcessTimerOrBlockTask+0x3c>
 800bc16:	687a      	ldr	r2, [r7, #4]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d806      	bhi.n	800bc2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bc1e:	f7ff f997 	bl	800af50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bc22:	68f9      	ldr	r1, [r7, #12]
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f7ff ff81 	bl	800bb2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bc2a:	e024      	b.n	800bc76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d008      	beq.n	800bc44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bc32:	4b13      	ldr	r3, [pc, #76]	@ (800bc80 <prvProcessTimerOrBlockTask+0x90>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d101      	bne.n	800bc40 <prvProcessTimerOrBlockTask+0x50>
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	e000      	b.n	800bc42 <prvProcessTimerOrBlockTask+0x52>
 800bc40:	2300      	movs	r3, #0
 800bc42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bc44:	4b0f      	ldr	r3, [pc, #60]	@ (800bc84 <prvProcessTimerOrBlockTask+0x94>)
 800bc46:	6818      	ldr	r0, [r3, #0]
 800bc48:	687a      	ldr	r2, [r7, #4]
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	1ad3      	subs	r3, r2, r3
 800bc4e:	683a      	ldr	r2, [r7, #0]
 800bc50:	4619      	mov	r1, r3
 800bc52:	f7fe fef7 	bl	800aa44 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bc56:	f7ff f97b 	bl	800af50 <xTaskResumeAll>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d10a      	bne.n	800bc76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bc60:	4b09      	ldr	r3, [pc, #36]	@ (800bc88 <prvProcessTimerOrBlockTask+0x98>)
 800bc62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc66:	601a      	str	r2, [r3, #0]
 800bc68:	f3bf 8f4f 	dsb	sy
 800bc6c:	f3bf 8f6f 	isb	sy
}
 800bc70:	e001      	b.n	800bc76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bc72:	f7ff f96d 	bl	800af50 <xTaskResumeAll>
}
 800bc76:	bf00      	nop
 800bc78:	3710      	adds	r7, #16
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}
 800bc7e:	bf00      	nop
 800bc80:	20001238 	.word	0x20001238
 800bc84:	2000123c 	.word	0x2000123c
 800bc88:	e000ed04 	.word	0xe000ed04

0800bc8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b085      	sub	sp, #20
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bc94:	4b0d      	ldr	r3, [pc, #52]	@ (800bccc <prvGetNextExpireTime+0x40>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d101      	bne.n	800bca2 <prvGetNextExpireTime+0x16>
 800bc9e:	2201      	movs	r2, #1
 800bca0:	e000      	b.n	800bca4 <prvGetNextExpireTime+0x18>
 800bca2:	2200      	movs	r2, #0
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d105      	bne.n	800bcbc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bcb0:	4b06      	ldr	r3, [pc, #24]	@ (800bccc <prvGetNextExpireTime+0x40>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	68db      	ldr	r3, [r3, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	60fb      	str	r3, [r7, #12]
 800bcba:	e001      	b.n	800bcc0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3714      	adds	r7, #20
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bc80      	pop	{r7}
 800bcca:	4770      	bx	lr
 800bccc:	20001234 	.word	0x20001234

0800bcd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b084      	sub	sp, #16
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bcd8:	f7ff f9d8 	bl	800b08c <xTaskGetTickCount>
 800bcdc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bcde:	4b0b      	ldr	r3, [pc, #44]	@ (800bd0c <prvSampleTimeNow+0x3c>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	68fa      	ldr	r2, [r7, #12]
 800bce4:	429a      	cmp	r2, r3
 800bce6:	d205      	bcs.n	800bcf4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bce8:	f000 f93a 	bl	800bf60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2201      	movs	r2, #1
 800bcf0:	601a      	str	r2, [r3, #0]
 800bcf2:	e002      	b.n	800bcfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bcfa:	4a04      	ldr	r2, [pc, #16]	@ (800bd0c <prvSampleTimeNow+0x3c>)
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bd00:	68fb      	ldr	r3, [r7, #12]
}
 800bd02:	4618      	mov	r0, r3
 800bd04:	3710      	adds	r7, #16
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	20001244 	.word	0x20001244

0800bd10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b086      	sub	sp, #24
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	60f8      	str	r0, [r7, #12]
 800bd18:	60b9      	str	r1, [r7, #8]
 800bd1a:	607a      	str	r2, [r7, #4]
 800bd1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	68ba      	ldr	r2, [r7, #8]
 800bd26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	68fa      	ldr	r2, [r7, #12]
 800bd2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bd2e:	68ba      	ldr	r2, [r7, #8]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d812      	bhi.n	800bd5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd36:	687a      	ldr	r2, [r7, #4]
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	1ad2      	subs	r2, r2, r3
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	699b      	ldr	r3, [r3, #24]
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d302      	bcc.n	800bd4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bd44:	2301      	movs	r3, #1
 800bd46:	617b      	str	r3, [r7, #20]
 800bd48:	e01b      	b.n	800bd82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bd4a:	4b10      	ldr	r3, [pc, #64]	@ (800bd8c <prvInsertTimerInActiveList+0x7c>)
 800bd4c:	681a      	ldr	r2, [r3, #0]
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	3304      	adds	r3, #4
 800bd52:	4619      	mov	r1, r3
 800bd54:	4610      	mov	r0, r2
 800bd56:	f7fe f94f 	bl	8009ff8 <vListInsert>
 800bd5a:	e012      	b.n	800bd82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bd5c:	687a      	ldr	r2, [r7, #4]
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d206      	bcs.n	800bd72 <prvInsertTimerInActiveList+0x62>
 800bd64:	68ba      	ldr	r2, [r7, #8]
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	429a      	cmp	r2, r3
 800bd6a:	d302      	bcc.n	800bd72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	617b      	str	r3, [r7, #20]
 800bd70:	e007      	b.n	800bd82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bd72:	4b07      	ldr	r3, [pc, #28]	@ (800bd90 <prvInsertTimerInActiveList+0x80>)
 800bd74:	681a      	ldr	r2, [r3, #0]
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	3304      	adds	r3, #4
 800bd7a:	4619      	mov	r1, r3
 800bd7c:	4610      	mov	r0, r2
 800bd7e:	f7fe f93b 	bl	8009ff8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bd82:	697b      	ldr	r3, [r7, #20]
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3718      	adds	r7, #24
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	20001238 	.word	0x20001238
 800bd90:	20001234 	.word	0x20001234

0800bd94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b08e      	sub	sp, #56	@ 0x38
 800bd98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd9a:	e0ce      	b.n	800bf3a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	da19      	bge.n	800bdd6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bda2:	1d3b      	adds	r3, r7, #4
 800bda4:	3304      	adds	r3, #4
 800bda6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bda8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d10b      	bne.n	800bdc6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bdae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb2:	f383 8811 	msr	BASEPRI, r3
 800bdb6:	f3bf 8f6f 	isb	sy
 800bdba:	f3bf 8f4f 	dsb	sy
 800bdbe:	61fb      	str	r3, [r7, #28]
}
 800bdc0:	bf00      	nop
 800bdc2:	bf00      	nop
 800bdc4:	e7fd      	b.n	800bdc2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bdc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdcc:	6850      	ldr	r0, [r2, #4]
 800bdce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdd0:	6892      	ldr	r2, [r2, #8]
 800bdd2:	4611      	mov	r1, r2
 800bdd4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	f2c0 80ae 	blt.w	800bf3a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde4:	695b      	ldr	r3, [r3, #20]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d004      	beq.n	800bdf4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bdea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdec:	3304      	adds	r3, #4
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7fe f93a 	bl	800a068 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bdf4:	463b      	mov	r3, r7
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7ff ff6a 	bl	800bcd0 <prvSampleTimeNow>
 800bdfc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	2b09      	cmp	r3, #9
 800be02:	f200 8097 	bhi.w	800bf34 <prvProcessReceivedCommands+0x1a0>
 800be06:	a201      	add	r2, pc, #4	@ (adr r2, 800be0c <prvProcessReceivedCommands+0x78>)
 800be08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be0c:	0800be35 	.word	0x0800be35
 800be10:	0800be35 	.word	0x0800be35
 800be14:	0800be35 	.word	0x0800be35
 800be18:	0800beab 	.word	0x0800beab
 800be1c:	0800bebf 	.word	0x0800bebf
 800be20:	0800bf0b 	.word	0x0800bf0b
 800be24:	0800be35 	.word	0x0800be35
 800be28:	0800be35 	.word	0x0800be35
 800be2c:	0800beab 	.word	0x0800beab
 800be30:	0800bebf 	.word	0x0800bebf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be3a:	f043 0301 	orr.w	r3, r3, #1
 800be3e:	b2da      	uxtb	r2, r3
 800be40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800be46:	68ba      	ldr	r2, [r7, #8]
 800be48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be4a:	699b      	ldr	r3, [r3, #24]
 800be4c:	18d1      	adds	r1, r2, r3
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be54:	f7ff ff5c 	bl	800bd10 <prvInsertTimerInActiveList>
 800be58:	4603      	mov	r3, r0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d06c      	beq.n	800bf38 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be60:	6a1b      	ldr	r3, [r3, #32]
 800be62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be6c:	f003 0304 	and.w	r3, r3, #4
 800be70:	2b00      	cmp	r3, #0
 800be72:	d061      	beq.n	800bf38 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800be74:	68ba      	ldr	r2, [r7, #8]
 800be76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be78:	699b      	ldr	r3, [r3, #24]
 800be7a:	441a      	add	r2, r3
 800be7c:	2300      	movs	r3, #0
 800be7e:	9300      	str	r3, [sp, #0]
 800be80:	2300      	movs	r3, #0
 800be82:	2100      	movs	r1, #0
 800be84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be86:	f7ff fe03 	bl	800ba90 <xTimerGenericCommand>
 800be8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800be8c:	6a3b      	ldr	r3, [r7, #32]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d152      	bne.n	800bf38 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800be92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be96:	f383 8811 	msr	BASEPRI, r3
 800be9a:	f3bf 8f6f 	isb	sy
 800be9e:	f3bf 8f4f 	dsb	sy
 800bea2:	61bb      	str	r3, [r7, #24]
}
 800bea4:	bf00      	nop
 800bea6:	bf00      	nop
 800bea8:	e7fd      	b.n	800bea6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800beaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800beb0:	f023 0301 	bic.w	r3, r3, #1
 800beb4:	b2da      	uxtb	r2, r3
 800beb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beb8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bebc:	e03d      	b.n	800bf3a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bec4:	f043 0301 	orr.w	r3, r3, #1
 800bec8:	b2da      	uxtb	r2, r3
 800beca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800becc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bed0:	68ba      	ldr	r2, [r7, #8]
 800bed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bed4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bed8:	699b      	ldr	r3, [r3, #24]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d10b      	bne.n	800bef6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	617b      	str	r3, [r7, #20]
}
 800bef0:	bf00      	nop
 800bef2:	bf00      	nop
 800bef4:	e7fd      	b.n	800bef2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bef8:	699a      	ldr	r2, [r3, #24]
 800befa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befc:	18d1      	adds	r1, r2, r3
 800befe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf04:	f7ff ff04 	bl	800bd10 <prvInsertTimerInActiveList>
					break;
 800bf08:	e017      	b.n	800bf3a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bf0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf10:	f003 0302 	and.w	r3, r3, #2
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d103      	bne.n	800bf20 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bf18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf1a:	f000 fba7 	bl	800c66c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bf1e:	e00c      	b.n	800bf3a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf26:	f023 0301 	bic.w	r3, r3, #1
 800bf2a:	b2da      	uxtb	r2, r3
 800bf2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bf32:	e002      	b.n	800bf3a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800bf34:	bf00      	nop
 800bf36:	e000      	b.n	800bf3a <prvProcessReceivedCommands+0x1a6>
					break;
 800bf38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf3a:	4b08      	ldr	r3, [pc, #32]	@ (800bf5c <prvProcessReceivedCommands+0x1c8>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	1d39      	adds	r1, r7, #4
 800bf40:	2200      	movs	r2, #0
 800bf42:	4618      	mov	r0, r3
 800bf44:	f7fe fb64 	bl	800a610 <xQueueReceive>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	f47f af26 	bne.w	800bd9c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bf50:	bf00      	nop
 800bf52:	bf00      	nop
 800bf54:	3730      	adds	r7, #48	@ 0x30
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	bf00      	nop
 800bf5c:	2000123c 	.word	0x2000123c

0800bf60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b088      	sub	sp, #32
 800bf64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf66:	e049      	b.n	800bffc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf68:	4b2e      	ldr	r3, [pc, #184]	@ (800c024 <prvSwitchTimerLists+0xc4>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	68db      	ldr	r3, [r3, #12]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf72:	4b2c      	ldr	r3, [pc, #176]	@ (800c024 <prvSwitchTimerLists+0xc4>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	68db      	ldr	r3, [r3, #12]
 800bf78:	68db      	ldr	r3, [r3, #12]
 800bf7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	3304      	adds	r3, #4
 800bf80:	4618      	mov	r0, r3
 800bf82:	f7fe f871 	bl	800a068 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	6a1b      	ldr	r3, [r3, #32]
 800bf8a:	68f8      	ldr	r0, [r7, #12]
 800bf8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf94:	f003 0304 	and.w	r3, r3, #4
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d02f      	beq.n	800bffc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	699b      	ldr	r3, [r3, #24]
 800bfa0:	693a      	ldr	r2, [r7, #16]
 800bfa2:	4413      	add	r3, r2
 800bfa4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bfa6:	68ba      	ldr	r2, [r7, #8]
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	429a      	cmp	r2, r3
 800bfac:	d90e      	bls.n	800bfcc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	68ba      	ldr	r2, [r7, #8]
 800bfb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	68fa      	ldr	r2, [r7, #12]
 800bfb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bfba:	4b1a      	ldr	r3, [pc, #104]	@ (800c024 <prvSwitchTimerLists+0xc4>)
 800bfbc:	681a      	ldr	r2, [r3, #0]
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	3304      	adds	r3, #4
 800bfc2:	4619      	mov	r1, r3
 800bfc4:	4610      	mov	r0, r2
 800bfc6:	f7fe f817 	bl	8009ff8 <vListInsert>
 800bfca:	e017      	b.n	800bffc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bfcc:	2300      	movs	r3, #0
 800bfce:	9300      	str	r3, [sp, #0]
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	693a      	ldr	r2, [r7, #16]
 800bfd4:	2100      	movs	r1, #0
 800bfd6:	68f8      	ldr	r0, [r7, #12]
 800bfd8:	f7ff fd5a 	bl	800ba90 <xTimerGenericCommand>
 800bfdc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d10b      	bne.n	800bffc <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bfe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfe8:	f383 8811 	msr	BASEPRI, r3
 800bfec:	f3bf 8f6f 	isb	sy
 800bff0:	f3bf 8f4f 	dsb	sy
 800bff4:	603b      	str	r3, [r7, #0]
}
 800bff6:	bf00      	nop
 800bff8:	bf00      	nop
 800bffa:	e7fd      	b.n	800bff8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bffc:	4b09      	ldr	r3, [pc, #36]	@ (800c024 <prvSwitchTimerLists+0xc4>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d1b0      	bne.n	800bf68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c006:	4b07      	ldr	r3, [pc, #28]	@ (800c024 <prvSwitchTimerLists+0xc4>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c00c:	4b06      	ldr	r3, [pc, #24]	@ (800c028 <prvSwitchTimerLists+0xc8>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	4a04      	ldr	r2, [pc, #16]	@ (800c024 <prvSwitchTimerLists+0xc4>)
 800c012:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c014:	4a04      	ldr	r2, [pc, #16]	@ (800c028 <prvSwitchTimerLists+0xc8>)
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	6013      	str	r3, [r2, #0]
}
 800c01a:	bf00      	nop
 800c01c:	3718      	adds	r7, #24
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	20001234 	.word	0x20001234
 800c028:	20001238 	.word	0x20001238

0800c02c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b082      	sub	sp, #8
 800c030:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c032:	f000 f94b 	bl	800c2cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c036:	4b15      	ldr	r3, [pc, #84]	@ (800c08c <prvCheckForValidListAndQueue+0x60>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d120      	bne.n	800c080 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c03e:	4814      	ldr	r0, [pc, #80]	@ (800c090 <prvCheckForValidListAndQueue+0x64>)
 800c040:	f7fd ff8c 	bl	8009f5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c044:	4813      	ldr	r0, [pc, #76]	@ (800c094 <prvCheckForValidListAndQueue+0x68>)
 800c046:	f7fd ff89 	bl	8009f5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c04a:	4b13      	ldr	r3, [pc, #76]	@ (800c098 <prvCheckForValidListAndQueue+0x6c>)
 800c04c:	4a10      	ldr	r2, [pc, #64]	@ (800c090 <prvCheckForValidListAndQueue+0x64>)
 800c04e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c050:	4b12      	ldr	r3, [pc, #72]	@ (800c09c <prvCheckForValidListAndQueue+0x70>)
 800c052:	4a10      	ldr	r2, [pc, #64]	@ (800c094 <prvCheckForValidListAndQueue+0x68>)
 800c054:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c056:	2300      	movs	r3, #0
 800c058:	9300      	str	r3, [sp, #0]
 800c05a:	4b11      	ldr	r3, [pc, #68]	@ (800c0a0 <prvCheckForValidListAndQueue+0x74>)
 800c05c:	4a11      	ldr	r2, [pc, #68]	@ (800c0a4 <prvCheckForValidListAndQueue+0x78>)
 800c05e:	2110      	movs	r1, #16
 800c060:	200a      	movs	r0, #10
 800c062:	f7fe f895 	bl	800a190 <xQueueGenericCreateStatic>
 800c066:	4603      	mov	r3, r0
 800c068:	4a08      	ldr	r2, [pc, #32]	@ (800c08c <prvCheckForValidListAndQueue+0x60>)
 800c06a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c06c:	4b07      	ldr	r3, [pc, #28]	@ (800c08c <prvCheckForValidListAndQueue+0x60>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d005      	beq.n	800c080 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c074:	4b05      	ldr	r3, [pc, #20]	@ (800c08c <prvCheckForValidListAndQueue+0x60>)
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	490b      	ldr	r1, [pc, #44]	@ (800c0a8 <prvCheckForValidListAndQueue+0x7c>)
 800c07a:	4618      	mov	r0, r3
 800c07c:	f7fe fcba 	bl	800a9f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c080:	f000 f954 	bl	800c32c <vPortExitCritical>
}
 800c084:	bf00      	nop
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}
 800c08a:	bf00      	nop
 800c08c:	2000123c 	.word	0x2000123c
 800c090:	2000120c 	.word	0x2000120c
 800c094:	20001220 	.word	0x20001220
 800c098:	20001234 	.word	0x20001234
 800c09c:	20001238 	.word	0x20001238
 800c0a0:	200012e8 	.word	0x200012e8
 800c0a4:	20001248 	.word	0x20001248
 800c0a8:	0800f930 	.word	0x0800f930

0800c0ac <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b086      	sub	sp, #24
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d10b      	bne.n	800c0d6 <pvTimerGetTimerID+0x2a>
	__asm volatile
 800c0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c2:	f383 8811 	msr	BASEPRI, r3
 800c0c6:	f3bf 8f6f 	isb	sy
 800c0ca:	f3bf 8f4f 	dsb	sy
 800c0ce:	60fb      	str	r3, [r7, #12]
}
 800c0d0:	bf00      	nop
 800c0d2:	bf00      	nop
 800c0d4:	e7fd      	b.n	800c0d2 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800c0d6:	f000 f8f9 	bl	800c2cc <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	69db      	ldr	r3, [r3, #28]
 800c0de:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800c0e0:	f000 f924 	bl	800c32c <vPortExitCritical>

	return pvReturn;
 800c0e4:	693b      	ldr	r3, [r7, #16]
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3718      	adds	r7, #24
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
	...

0800c0f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b085      	sub	sp, #20
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60f8      	str	r0, [r7, #12]
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	3b04      	subs	r3, #4
 800c100:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c108:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	3b04      	subs	r3, #4
 800c10e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	f023 0201 	bic.w	r2, r3, #1
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	3b04      	subs	r3, #4
 800c11e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c120:	4a08      	ldr	r2, [pc, #32]	@ (800c144 <pxPortInitialiseStack+0x54>)
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	3b14      	subs	r3, #20
 800c12a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c12c:	687a      	ldr	r2, [r7, #4]
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	3b20      	subs	r3, #32
 800c136:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c138:	68fb      	ldr	r3, [r7, #12]
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3714      	adds	r7, #20
 800c13e:	46bd      	mov	sp, r7
 800c140:	bc80      	pop	{r7}
 800c142:	4770      	bx	lr
 800c144:	0800c149 	.word	0x0800c149

0800c148 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c148:	b480      	push	{r7}
 800c14a:	b085      	sub	sp, #20
 800c14c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800c14e:	2300      	movs	r3, #0
 800c150:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c152:	4b12      	ldr	r3, [pc, #72]	@ (800c19c <prvTaskExitError+0x54>)
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c15a:	d00b      	beq.n	800c174 <prvTaskExitError+0x2c>
	__asm volatile
 800c15c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c160:	f383 8811 	msr	BASEPRI, r3
 800c164:	f3bf 8f6f 	isb	sy
 800c168:	f3bf 8f4f 	dsb	sy
 800c16c:	60fb      	str	r3, [r7, #12]
}
 800c16e:	bf00      	nop
 800c170:	bf00      	nop
 800c172:	e7fd      	b.n	800c170 <prvTaskExitError+0x28>
	__asm volatile
 800c174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c178:	f383 8811 	msr	BASEPRI, r3
 800c17c:	f3bf 8f6f 	isb	sy
 800c180:	f3bf 8f4f 	dsb	sy
 800c184:	60bb      	str	r3, [r7, #8]
}
 800c186:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c188:	bf00      	nop
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d0fc      	beq.n	800c18a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c190:	bf00      	nop
 800c192:	bf00      	nop
 800c194:	3714      	adds	r7, #20
 800c196:	46bd      	mov	sp, r7
 800c198:	bc80      	pop	{r7}
 800c19a:	4770      	bx	lr
 800c19c:	20000030 	.word	0x20000030

0800c1a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c1a0:	4b07      	ldr	r3, [pc, #28]	@ (800c1c0 <pxCurrentTCBConst2>)
 800c1a2:	6819      	ldr	r1, [r3, #0]
 800c1a4:	6808      	ldr	r0, [r1, #0]
 800c1a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c1aa:	f380 8809 	msr	PSP, r0
 800c1ae:	f3bf 8f6f 	isb	sy
 800c1b2:	f04f 0000 	mov.w	r0, #0
 800c1b6:	f380 8811 	msr	BASEPRI, r0
 800c1ba:	f04e 0e0d 	orr.w	lr, lr, #13
 800c1be:	4770      	bx	lr

0800c1c0 <pxCurrentTCBConst2>:
 800c1c0:	20000d0c 	.word	0x20000d0c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c1c4:	bf00      	nop
 800c1c6:	bf00      	nop

0800c1c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800c1c8:	4806      	ldr	r0, [pc, #24]	@ (800c1e4 <prvPortStartFirstTask+0x1c>)
 800c1ca:	6800      	ldr	r0, [r0, #0]
 800c1cc:	6800      	ldr	r0, [r0, #0]
 800c1ce:	f380 8808 	msr	MSP, r0
 800c1d2:	b662      	cpsie	i
 800c1d4:	b661      	cpsie	f
 800c1d6:	f3bf 8f4f 	dsb	sy
 800c1da:	f3bf 8f6f 	isb	sy
 800c1de:	df00      	svc	0
 800c1e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c1e2:	bf00      	nop
 800c1e4:	e000ed08 	.word	0xe000ed08

0800c1e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b084      	sub	sp, #16
 800c1ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c1ee:	4b32      	ldr	r3, [pc, #200]	@ (800c2b8 <xPortStartScheduler+0xd0>)
 800c1f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	781b      	ldrb	r3, [r3, #0]
 800c1f6:	b2db      	uxtb	r3, r3
 800c1f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	22ff      	movs	r2, #255	@ 0xff
 800c1fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	781b      	ldrb	r3, [r3, #0]
 800c204:	b2db      	uxtb	r3, r3
 800c206:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c208:	78fb      	ldrb	r3, [r7, #3]
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c210:	b2da      	uxtb	r2, r3
 800c212:	4b2a      	ldr	r3, [pc, #168]	@ (800c2bc <xPortStartScheduler+0xd4>)
 800c214:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c216:	4b2a      	ldr	r3, [pc, #168]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c218:	2207      	movs	r2, #7
 800c21a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c21c:	e009      	b.n	800c232 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c21e:	4b28      	ldr	r3, [pc, #160]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	3b01      	subs	r3, #1
 800c224:	4a26      	ldr	r2, [pc, #152]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c226:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c228:	78fb      	ldrb	r3, [r7, #3]
 800c22a:	b2db      	uxtb	r3, r3
 800c22c:	005b      	lsls	r3, r3, #1
 800c22e:	b2db      	uxtb	r3, r3
 800c230:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c232:	78fb      	ldrb	r3, [r7, #3]
 800c234:	b2db      	uxtb	r3, r3
 800c236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c23a:	2b80      	cmp	r3, #128	@ 0x80
 800c23c:	d0ef      	beq.n	800c21e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c23e:	4b20      	ldr	r3, [pc, #128]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f1c3 0307 	rsb	r3, r3, #7
 800c246:	2b04      	cmp	r3, #4
 800c248:	d00b      	beq.n	800c262 <xPortStartScheduler+0x7a>
	__asm volatile
 800c24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c24e:	f383 8811 	msr	BASEPRI, r3
 800c252:	f3bf 8f6f 	isb	sy
 800c256:	f3bf 8f4f 	dsb	sy
 800c25a:	60bb      	str	r3, [r7, #8]
}
 800c25c:	bf00      	nop
 800c25e:	bf00      	nop
 800c260:	e7fd      	b.n	800c25e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c262:	4b17      	ldr	r3, [pc, #92]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	021b      	lsls	r3, r3, #8
 800c268:	4a15      	ldr	r2, [pc, #84]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c26a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c26c:	4b14      	ldr	r3, [pc, #80]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c274:	4a12      	ldr	r2, [pc, #72]	@ (800c2c0 <xPortStartScheduler+0xd8>)
 800c276:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	b2da      	uxtb	r2, r3
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c280:	4b10      	ldr	r3, [pc, #64]	@ (800c2c4 <xPortStartScheduler+0xdc>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4a0f      	ldr	r2, [pc, #60]	@ (800c2c4 <xPortStartScheduler+0xdc>)
 800c286:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c28a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c28c:	4b0d      	ldr	r3, [pc, #52]	@ (800c2c4 <xPortStartScheduler+0xdc>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a0c      	ldr	r2, [pc, #48]	@ (800c2c4 <xPortStartScheduler+0xdc>)
 800c292:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c296:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c298:	f000 f8b8 	bl	800c40c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c29c:	4b0a      	ldr	r3, [pc, #40]	@ (800c2c8 <xPortStartScheduler+0xe0>)
 800c29e:	2200      	movs	r2, #0
 800c2a0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c2a2:	f7ff ff91 	bl	800c1c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c2a6:	f7fe ffb9 	bl	800b21c <vTaskSwitchContext>
	prvTaskExitError();
 800c2aa:	f7ff ff4d 	bl	800c148 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c2ae:	2300      	movs	r3, #0
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3710      	adds	r7, #16
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}
 800c2b8:	e000e400 	.word	0xe000e400
 800c2bc:	20001338 	.word	0x20001338
 800c2c0:	2000133c 	.word	0x2000133c
 800c2c4:	e000ed20 	.word	0xe000ed20
 800c2c8:	20000030 	.word	0x20000030

0800c2cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b083      	sub	sp, #12
 800c2d0:	af00      	add	r7, sp, #0
	__asm volatile
 800c2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2d6:	f383 8811 	msr	BASEPRI, r3
 800c2da:	f3bf 8f6f 	isb	sy
 800c2de:	f3bf 8f4f 	dsb	sy
 800c2e2:	607b      	str	r3, [r7, #4]
}
 800c2e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c2e6:	4b0f      	ldr	r3, [pc, #60]	@ (800c324 <vPortEnterCritical+0x58>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	3301      	adds	r3, #1
 800c2ec:	4a0d      	ldr	r2, [pc, #52]	@ (800c324 <vPortEnterCritical+0x58>)
 800c2ee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c2f0:	4b0c      	ldr	r3, [pc, #48]	@ (800c324 <vPortEnterCritical+0x58>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	2b01      	cmp	r3, #1
 800c2f6:	d110      	bne.n	800c31a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c2f8:	4b0b      	ldr	r3, [pc, #44]	@ (800c328 <vPortEnterCritical+0x5c>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	b2db      	uxtb	r3, r3
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d00b      	beq.n	800c31a <vPortEnterCritical+0x4e>
	__asm volatile
 800c302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c306:	f383 8811 	msr	BASEPRI, r3
 800c30a:	f3bf 8f6f 	isb	sy
 800c30e:	f3bf 8f4f 	dsb	sy
 800c312:	603b      	str	r3, [r7, #0]
}
 800c314:	bf00      	nop
 800c316:	bf00      	nop
 800c318:	e7fd      	b.n	800c316 <vPortEnterCritical+0x4a>
	}
}
 800c31a:	bf00      	nop
 800c31c:	370c      	adds	r7, #12
 800c31e:	46bd      	mov	sp, r7
 800c320:	bc80      	pop	{r7}
 800c322:	4770      	bx	lr
 800c324:	20000030 	.word	0x20000030
 800c328:	e000ed04 	.word	0xe000ed04

0800c32c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c32c:	b480      	push	{r7}
 800c32e:	b083      	sub	sp, #12
 800c330:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c332:	4b12      	ldr	r3, [pc, #72]	@ (800c37c <vPortExitCritical+0x50>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d10b      	bne.n	800c352 <vPortExitCritical+0x26>
	__asm volatile
 800c33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c33e:	f383 8811 	msr	BASEPRI, r3
 800c342:	f3bf 8f6f 	isb	sy
 800c346:	f3bf 8f4f 	dsb	sy
 800c34a:	607b      	str	r3, [r7, #4]
}
 800c34c:	bf00      	nop
 800c34e:	bf00      	nop
 800c350:	e7fd      	b.n	800c34e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c352:	4b0a      	ldr	r3, [pc, #40]	@ (800c37c <vPortExitCritical+0x50>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3b01      	subs	r3, #1
 800c358:	4a08      	ldr	r2, [pc, #32]	@ (800c37c <vPortExitCritical+0x50>)
 800c35a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c35c:	4b07      	ldr	r3, [pc, #28]	@ (800c37c <vPortExitCritical+0x50>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d105      	bne.n	800c370 <vPortExitCritical+0x44>
 800c364:	2300      	movs	r3, #0
 800c366:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	f383 8811 	msr	BASEPRI, r3
}
 800c36e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c370:	bf00      	nop
 800c372:	370c      	adds	r7, #12
 800c374:	46bd      	mov	sp, r7
 800c376:	bc80      	pop	{r7}
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	20000030 	.word	0x20000030

0800c380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c380:	f3ef 8009 	mrs	r0, PSP
 800c384:	f3bf 8f6f 	isb	sy
 800c388:	4b0d      	ldr	r3, [pc, #52]	@ (800c3c0 <pxCurrentTCBConst>)
 800c38a:	681a      	ldr	r2, [r3, #0]
 800c38c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c390:	6010      	str	r0, [r2, #0]
 800c392:	e92d 4008 	stmdb	sp!, {r3, lr}
 800c396:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c39a:	f380 8811 	msr	BASEPRI, r0
 800c39e:	f7fe ff3d 	bl	800b21c <vTaskSwitchContext>
 800c3a2:	f04f 0000 	mov.w	r0, #0
 800c3a6:	f380 8811 	msr	BASEPRI, r0
 800c3aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c3ae:	6819      	ldr	r1, [r3, #0]
 800c3b0:	6808      	ldr	r0, [r1, #0]
 800c3b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c3b6:	f380 8809 	msr	PSP, r0
 800c3ba:	f3bf 8f6f 	isb	sy
 800c3be:	4770      	bx	lr

0800c3c0 <pxCurrentTCBConst>:
 800c3c0:	20000d0c 	.word	0x20000d0c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c3c4:	bf00      	nop
 800c3c6:	bf00      	nop

0800c3c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b082      	sub	sp, #8
 800c3cc:	af00      	add	r7, sp, #0
	__asm volatile
 800c3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d2:	f383 8811 	msr	BASEPRI, r3
 800c3d6:	f3bf 8f6f 	isb	sy
 800c3da:	f3bf 8f4f 	dsb	sy
 800c3de:	607b      	str	r3, [r7, #4]
}
 800c3e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c3e2:	f7fe fe61 	bl	800b0a8 <xTaskIncrementTick>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d003      	beq.n	800c3f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c3ec:	4b06      	ldr	r3, [pc, #24]	@ (800c408 <xPortSysTickHandler+0x40>)
 800c3ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3f2:	601a      	str	r2, [r3, #0]
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	f383 8811 	msr	BASEPRI, r3
}
 800c3fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c400:	bf00      	nop
 800c402:	3708      	adds	r7, #8
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}
 800c408:	e000ed04 	.word	0xe000ed04

0800c40c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c40c:	b480      	push	{r7}
 800c40e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c410:	4b0a      	ldr	r3, [pc, #40]	@ (800c43c <vPortSetupTimerInterrupt+0x30>)
 800c412:	2200      	movs	r2, #0
 800c414:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c416:	4b0a      	ldr	r3, [pc, #40]	@ (800c440 <vPortSetupTimerInterrupt+0x34>)
 800c418:	2200      	movs	r2, #0
 800c41a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c41c:	4b09      	ldr	r3, [pc, #36]	@ (800c444 <vPortSetupTimerInterrupt+0x38>)
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	4a09      	ldr	r2, [pc, #36]	@ (800c448 <vPortSetupTimerInterrupt+0x3c>)
 800c422:	fba2 2303 	umull	r2, r3, r2, r3
 800c426:	099b      	lsrs	r3, r3, #6
 800c428:	4a08      	ldr	r2, [pc, #32]	@ (800c44c <vPortSetupTimerInterrupt+0x40>)
 800c42a:	3b01      	subs	r3, #1
 800c42c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c42e:	4b03      	ldr	r3, [pc, #12]	@ (800c43c <vPortSetupTimerInterrupt+0x30>)
 800c430:	2207      	movs	r2, #7
 800c432:	601a      	str	r2, [r3, #0]
}
 800c434:	bf00      	nop
 800c436:	46bd      	mov	sp, r7
 800c438:	bc80      	pop	{r7}
 800c43a:	4770      	bx	lr
 800c43c:	e000e010 	.word	0xe000e010
 800c440:	e000e018 	.word	0xe000e018
 800c444:	20000000 	.word	0x20000000
 800c448:	10624dd3 	.word	0x10624dd3
 800c44c:	e000e014 	.word	0xe000e014

0800c450 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c450:	b480      	push	{r7}
 800c452:	b085      	sub	sp, #20
 800c454:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c456:	f3ef 8305 	mrs	r3, IPSR
 800c45a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	2b0f      	cmp	r3, #15
 800c460:	d915      	bls.n	800c48e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c462:	4a17      	ldr	r2, [pc, #92]	@ (800c4c0 <vPortValidateInterruptPriority+0x70>)
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	4413      	add	r3, r2
 800c468:	781b      	ldrb	r3, [r3, #0]
 800c46a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c46c:	4b15      	ldr	r3, [pc, #84]	@ (800c4c4 <vPortValidateInterruptPriority+0x74>)
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	7afa      	ldrb	r2, [r7, #11]
 800c472:	429a      	cmp	r2, r3
 800c474:	d20b      	bcs.n	800c48e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c47a:	f383 8811 	msr	BASEPRI, r3
 800c47e:	f3bf 8f6f 	isb	sy
 800c482:	f3bf 8f4f 	dsb	sy
 800c486:	607b      	str	r3, [r7, #4]
}
 800c488:	bf00      	nop
 800c48a:	bf00      	nop
 800c48c:	e7fd      	b.n	800c48a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c48e:	4b0e      	ldr	r3, [pc, #56]	@ (800c4c8 <vPortValidateInterruptPriority+0x78>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c496:	4b0d      	ldr	r3, [pc, #52]	@ (800c4cc <vPortValidateInterruptPriority+0x7c>)
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d90b      	bls.n	800c4b6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4a2:	f383 8811 	msr	BASEPRI, r3
 800c4a6:	f3bf 8f6f 	isb	sy
 800c4aa:	f3bf 8f4f 	dsb	sy
 800c4ae:	603b      	str	r3, [r7, #0]
}
 800c4b0:	bf00      	nop
 800c4b2:	bf00      	nop
 800c4b4:	e7fd      	b.n	800c4b2 <vPortValidateInterruptPriority+0x62>
	}
 800c4b6:	bf00      	nop
 800c4b8:	3714      	adds	r7, #20
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bc80      	pop	{r7}
 800c4be:	4770      	bx	lr
 800c4c0:	e000e3f0 	.word	0xe000e3f0
 800c4c4:	20001338 	.word	0x20001338
 800c4c8:	e000ed0c 	.word	0xe000ed0c
 800c4cc:	2000133c 	.word	0x2000133c

0800c4d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b08a      	sub	sp, #40	@ 0x28
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c4dc:	f7fe fd2a 	bl	800af34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c4e0:	4b5c      	ldr	r3, [pc, #368]	@ (800c654 <pvPortMalloc+0x184>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d101      	bne.n	800c4ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c4e8:	f000 f924 	bl	800c734 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c4ec:	4b5a      	ldr	r3, [pc, #360]	@ (800c658 <pvPortMalloc+0x188>)
 800c4ee:	681a      	ldr	r2, [r3, #0]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	4013      	ands	r3, r2
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	f040 8095 	bne.w	800c624 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d01e      	beq.n	800c53e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c500:	2208      	movs	r2, #8
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	4413      	add	r3, r2
 800c506:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f003 0307 	and.w	r3, r3, #7
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d015      	beq.n	800c53e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f023 0307 	bic.w	r3, r3, #7
 800c518:	3308      	adds	r3, #8
 800c51a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f003 0307 	and.w	r3, r3, #7
 800c522:	2b00      	cmp	r3, #0
 800c524:	d00b      	beq.n	800c53e <pvPortMalloc+0x6e>
	__asm volatile
 800c526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c52a:	f383 8811 	msr	BASEPRI, r3
 800c52e:	f3bf 8f6f 	isb	sy
 800c532:	f3bf 8f4f 	dsb	sy
 800c536:	617b      	str	r3, [r7, #20]
}
 800c538:	bf00      	nop
 800c53a:	bf00      	nop
 800c53c:	e7fd      	b.n	800c53a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d06f      	beq.n	800c624 <pvPortMalloc+0x154>
 800c544:	4b45      	ldr	r3, [pc, #276]	@ (800c65c <pvPortMalloc+0x18c>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	687a      	ldr	r2, [r7, #4]
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d86a      	bhi.n	800c624 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c54e:	4b44      	ldr	r3, [pc, #272]	@ (800c660 <pvPortMalloc+0x190>)
 800c550:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c552:	4b43      	ldr	r3, [pc, #268]	@ (800c660 <pvPortMalloc+0x190>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c558:	e004      	b.n	800c564 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c55c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c566:	685b      	ldr	r3, [r3, #4]
 800c568:	687a      	ldr	r2, [r7, #4]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d903      	bls.n	800c576 <pvPortMalloc+0xa6>
 800c56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d1f1      	bne.n	800c55a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c576:	4b37      	ldr	r3, [pc, #220]	@ (800c654 <pvPortMalloc+0x184>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c57c:	429a      	cmp	r2, r3
 800c57e:	d051      	beq.n	800c624 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c580:	6a3b      	ldr	r3, [r7, #32]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	2208      	movs	r2, #8
 800c586:	4413      	add	r3, r2
 800c588:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58c:	681a      	ldr	r2, [r3, #0]
 800c58e:	6a3b      	ldr	r3, [r7, #32]
 800c590:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c594:	685a      	ldr	r2, [r3, #4]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	1ad2      	subs	r2, r2, r3
 800c59a:	2308      	movs	r3, #8
 800c59c:	005b      	lsls	r3, r3, #1
 800c59e:	429a      	cmp	r2, r3
 800c5a0:	d920      	bls.n	800c5e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c5a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	4413      	add	r3, r2
 800c5a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5aa:	69bb      	ldr	r3, [r7, #24]
 800c5ac:	f003 0307 	and.w	r3, r3, #7
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d00b      	beq.n	800c5cc <pvPortMalloc+0xfc>
	__asm volatile
 800c5b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5b8:	f383 8811 	msr	BASEPRI, r3
 800c5bc:	f3bf 8f6f 	isb	sy
 800c5c0:	f3bf 8f4f 	dsb	sy
 800c5c4:	613b      	str	r3, [r7, #16]
}
 800c5c6:	bf00      	nop
 800c5c8:	bf00      	nop
 800c5ca:	e7fd      	b.n	800c5c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ce:	685a      	ldr	r2, [r3, #4]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	1ad2      	subs	r2, r2, r3
 800c5d4:	69bb      	ldr	r3, [r7, #24]
 800c5d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5da:	687a      	ldr	r2, [r7, #4]
 800c5dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c5de:	69b8      	ldr	r0, [r7, #24]
 800c5e0:	f000 f90a 	bl	800c7f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c5e4:	4b1d      	ldr	r3, [pc, #116]	@ (800c65c <pvPortMalloc+0x18c>)
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ea:	685b      	ldr	r3, [r3, #4]
 800c5ec:	1ad3      	subs	r3, r2, r3
 800c5ee:	4a1b      	ldr	r2, [pc, #108]	@ (800c65c <pvPortMalloc+0x18c>)
 800c5f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c5f2:	4b1a      	ldr	r3, [pc, #104]	@ (800c65c <pvPortMalloc+0x18c>)
 800c5f4:	681a      	ldr	r2, [r3, #0]
 800c5f6:	4b1b      	ldr	r3, [pc, #108]	@ (800c664 <pvPortMalloc+0x194>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d203      	bcs.n	800c606 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c5fe:	4b17      	ldr	r3, [pc, #92]	@ (800c65c <pvPortMalloc+0x18c>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	4a18      	ldr	r2, [pc, #96]	@ (800c664 <pvPortMalloc+0x194>)
 800c604:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c608:	685a      	ldr	r2, [r3, #4]
 800c60a:	4b13      	ldr	r3, [pc, #76]	@ (800c658 <pvPortMalloc+0x188>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	431a      	orrs	r2, r3
 800c610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c612:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c616:	2200      	movs	r2, #0
 800c618:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c61a:	4b13      	ldr	r3, [pc, #76]	@ (800c668 <pvPortMalloc+0x198>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	3301      	adds	r3, #1
 800c620:	4a11      	ldr	r2, [pc, #68]	@ (800c668 <pvPortMalloc+0x198>)
 800c622:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c624:	f7fe fc94 	bl	800af50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c628:	69fb      	ldr	r3, [r7, #28]
 800c62a:	f003 0307 	and.w	r3, r3, #7
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00b      	beq.n	800c64a <pvPortMalloc+0x17a>
	__asm volatile
 800c632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c636:	f383 8811 	msr	BASEPRI, r3
 800c63a:	f3bf 8f6f 	isb	sy
 800c63e:	f3bf 8f4f 	dsb	sy
 800c642:	60fb      	str	r3, [r7, #12]
}
 800c644:	bf00      	nop
 800c646:	bf00      	nop
 800c648:	e7fd      	b.n	800c646 <pvPortMalloc+0x176>
	return pvReturn;
 800c64a:	69fb      	ldr	r3, [r7, #28]
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3728      	adds	r7, #40	@ 0x28
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}
 800c654:	20002330 	.word	0x20002330
 800c658:	20002344 	.word	0x20002344
 800c65c:	20002334 	.word	0x20002334
 800c660:	20002328 	.word	0x20002328
 800c664:	20002338 	.word	0x20002338
 800c668:	2000233c 	.word	0x2000233c

0800c66c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b086      	sub	sp, #24
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d04f      	beq.n	800c71e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c67e:	2308      	movs	r3, #8
 800c680:	425b      	negs	r3, r3
 800c682:	697a      	ldr	r2, [r7, #20]
 800c684:	4413      	add	r3, r2
 800c686:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c688:	697b      	ldr	r3, [r7, #20]
 800c68a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c68c:	693b      	ldr	r3, [r7, #16]
 800c68e:	685a      	ldr	r2, [r3, #4]
 800c690:	4b25      	ldr	r3, [pc, #148]	@ (800c728 <vPortFree+0xbc>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	4013      	ands	r3, r2
 800c696:	2b00      	cmp	r3, #0
 800c698:	d10b      	bne.n	800c6b2 <vPortFree+0x46>
	__asm volatile
 800c69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c69e:	f383 8811 	msr	BASEPRI, r3
 800c6a2:	f3bf 8f6f 	isb	sy
 800c6a6:	f3bf 8f4f 	dsb	sy
 800c6aa:	60fb      	str	r3, [r7, #12]
}
 800c6ac:	bf00      	nop
 800c6ae:	bf00      	nop
 800c6b0:	e7fd      	b.n	800c6ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d00b      	beq.n	800c6d2 <vPortFree+0x66>
	__asm volatile
 800c6ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6be:	f383 8811 	msr	BASEPRI, r3
 800c6c2:	f3bf 8f6f 	isb	sy
 800c6c6:	f3bf 8f4f 	dsb	sy
 800c6ca:	60bb      	str	r3, [r7, #8]
}
 800c6cc:	bf00      	nop
 800c6ce:	bf00      	nop
 800c6d0:	e7fd      	b.n	800c6ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c6d2:	693b      	ldr	r3, [r7, #16]
 800c6d4:	685a      	ldr	r2, [r3, #4]
 800c6d6:	4b14      	ldr	r3, [pc, #80]	@ (800c728 <vPortFree+0xbc>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	4013      	ands	r3, r2
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d01e      	beq.n	800c71e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d11a      	bne.n	800c71e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	685a      	ldr	r2, [r3, #4]
 800c6ec:	4b0e      	ldr	r3, [pc, #56]	@ (800c728 <vPortFree+0xbc>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	43db      	mvns	r3, r3
 800c6f2:	401a      	ands	r2, r3
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c6f8:	f7fe fc1c 	bl	800af34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	685a      	ldr	r2, [r3, #4]
 800c700:	4b0a      	ldr	r3, [pc, #40]	@ (800c72c <vPortFree+0xc0>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	4413      	add	r3, r2
 800c706:	4a09      	ldr	r2, [pc, #36]	@ (800c72c <vPortFree+0xc0>)
 800c708:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c70a:	6938      	ldr	r0, [r7, #16]
 800c70c:	f000 f874 	bl	800c7f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c710:	4b07      	ldr	r3, [pc, #28]	@ (800c730 <vPortFree+0xc4>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	3301      	adds	r3, #1
 800c716:	4a06      	ldr	r2, [pc, #24]	@ (800c730 <vPortFree+0xc4>)
 800c718:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c71a:	f7fe fc19 	bl	800af50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c71e:	bf00      	nop
 800c720:	3718      	adds	r7, #24
 800c722:	46bd      	mov	sp, r7
 800c724:	bd80      	pop	{r7, pc}
 800c726:	bf00      	nop
 800c728:	20002344 	.word	0x20002344
 800c72c:	20002334 	.word	0x20002334
 800c730:	20002340 	.word	0x20002340

0800c734 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c734:	b480      	push	{r7}
 800c736:	b085      	sub	sp, #20
 800c738:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c73a:	f640 73e8 	movw	r3, #4072	@ 0xfe8
 800c73e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c740:	4b27      	ldr	r3, [pc, #156]	@ (800c7e0 <prvHeapInit+0xac>)
 800c742:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	f003 0307 	and.w	r3, r3, #7
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d00c      	beq.n	800c768 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	3307      	adds	r3, #7
 800c752:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	f023 0307 	bic.w	r3, r3, #7
 800c75a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c75c:	68ba      	ldr	r2, [r7, #8]
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	1ad3      	subs	r3, r2, r3
 800c762:	4a1f      	ldr	r2, [pc, #124]	@ (800c7e0 <prvHeapInit+0xac>)
 800c764:	4413      	add	r3, r2
 800c766:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c76c:	4a1d      	ldr	r2, [pc, #116]	@ (800c7e4 <prvHeapInit+0xb0>)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c772:	4b1c      	ldr	r3, [pc, #112]	@ (800c7e4 <prvHeapInit+0xb0>)
 800c774:	2200      	movs	r2, #0
 800c776:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	68ba      	ldr	r2, [r7, #8]
 800c77c:	4413      	add	r3, r2
 800c77e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c780:	2208      	movs	r2, #8
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	1a9b      	subs	r3, r3, r2
 800c786:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	f023 0307 	bic.w	r3, r3, #7
 800c78e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	4a15      	ldr	r2, [pc, #84]	@ (800c7e8 <prvHeapInit+0xb4>)
 800c794:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c796:	4b14      	ldr	r3, [pc, #80]	@ (800c7e8 <prvHeapInit+0xb4>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	2200      	movs	r2, #0
 800c79c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c79e:	4b12      	ldr	r3, [pc, #72]	@ (800c7e8 <prvHeapInit+0xb4>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	68fa      	ldr	r2, [r7, #12]
 800c7ae:	1ad2      	subs	r2, r2, r3
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c7b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c7e8 <prvHeapInit+0xb4>)
 800c7b6:	681a      	ldr	r2, [r3, #0]
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	685b      	ldr	r3, [r3, #4]
 800c7c0:	4a0a      	ldr	r2, [pc, #40]	@ (800c7ec <prvHeapInit+0xb8>)
 800c7c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c7c4:	683b      	ldr	r3, [r7, #0]
 800c7c6:	685b      	ldr	r3, [r3, #4]
 800c7c8:	4a09      	ldr	r2, [pc, #36]	@ (800c7f0 <prvHeapInit+0xbc>)
 800c7ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c7cc:	4b09      	ldr	r3, [pc, #36]	@ (800c7f4 <prvHeapInit+0xc0>)
 800c7ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c7d2:	601a      	str	r2, [r3, #0]
}
 800c7d4:	bf00      	nop
 800c7d6:	3714      	adds	r7, #20
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bc80      	pop	{r7}
 800c7dc:	4770      	bx	lr
 800c7de:	bf00      	nop
 800c7e0:	20001340 	.word	0x20001340
 800c7e4:	20002328 	.word	0x20002328
 800c7e8:	20002330 	.word	0x20002330
 800c7ec:	20002338 	.word	0x20002338
 800c7f0:	20002334 	.word	0x20002334
 800c7f4:	20002344 	.word	0x20002344

0800c7f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b085      	sub	sp, #20
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c800:	4b27      	ldr	r3, [pc, #156]	@ (800c8a0 <prvInsertBlockIntoFreeList+0xa8>)
 800c802:	60fb      	str	r3, [r7, #12]
 800c804:	e002      	b.n	800c80c <prvInsertBlockIntoFreeList+0x14>
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	60fb      	str	r3, [r7, #12]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	429a      	cmp	r2, r3
 800c814:	d8f7      	bhi.n	800c806 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	685b      	ldr	r3, [r3, #4]
 800c81e:	68ba      	ldr	r2, [r7, #8]
 800c820:	4413      	add	r3, r2
 800c822:	687a      	ldr	r2, [r7, #4]
 800c824:	429a      	cmp	r2, r3
 800c826:	d108      	bne.n	800c83a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	685a      	ldr	r2, [r3, #4]
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	441a      	add	r2, r3
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	685b      	ldr	r3, [r3, #4]
 800c842:	68ba      	ldr	r2, [r7, #8]
 800c844:	441a      	add	r2, r3
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	429a      	cmp	r2, r3
 800c84c:	d118      	bne.n	800c880 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	681a      	ldr	r2, [r3, #0]
 800c852:	4b14      	ldr	r3, [pc, #80]	@ (800c8a4 <prvInsertBlockIntoFreeList+0xac>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	429a      	cmp	r2, r3
 800c858:	d00d      	beq.n	800c876 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	685a      	ldr	r2, [r3, #4]
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	685b      	ldr	r3, [r3, #4]
 800c864:	441a      	add	r2, r3
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	681a      	ldr	r2, [r3, #0]
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	601a      	str	r2, [r3, #0]
 800c874:	e008      	b.n	800c888 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c876:	4b0b      	ldr	r3, [pc, #44]	@ (800c8a4 <prvInsertBlockIntoFreeList+0xac>)
 800c878:	681a      	ldr	r2, [r3, #0]
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	601a      	str	r2, [r3, #0]
 800c87e:	e003      	b.n	800c888 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681a      	ldr	r2, [r3, #0]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c888:	68fa      	ldr	r2, [r7, #12]
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d002      	beq.n	800c896 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	687a      	ldr	r2, [r7, #4]
 800c894:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c896:	bf00      	nop
 800c898:	3714      	adds	r7, #20
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bc80      	pop	{r7}
 800c89e:	4770      	bx	lr
 800c8a0:	20002328 	.word	0x20002328
 800c8a4:	20002330 	.word	0x20002330

0800c8a8 <atoi>:
 800c8a8:	220a      	movs	r2, #10
 800c8aa:	2100      	movs	r1, #0
 800c8ac:	f000 b87a 	b.w	800c9a4 <strtol>

0800c8b0 <_strtol_l.isra.0>:
 800c8b0:	2b24      	cmp	r3, #36	@ 0x24
 800c8b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8b6:	4686      	mov	lr, r0
 800c8b8:	4690      	mov	r8, r2
 800c8ba:	d801      	bhi.n	800c8c0 <_strtol_l.isra.0+0x10>
 800c8bc:	2b01      	cmp	r3, #1
 800c8be:	d106      	bne.n	800c8ce <_strtol_l.isra.0+0x1e>
 800c8c0:	f000 ff66 	bl	800d790 <__errno>
 800c8c4:	2316      	movs	r3, #22
 800c8c6:	6003      	str	r3, [r0, #0]
 800c8c8:	2000      	movs	r0, #0
 800c8ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8ce:	460d      	mov	r5, r1
 800c8d0:	4833      	ldr	r0, [pc, #204]	@ (800c9a0 <_strtol_l.isra.0+0xf0>)
 800c8d2:	462a      	mov	r2, r5
 800c8d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8d8:	5d06      	ldrb	r6, [r0, r4]
 800c8da:	f016 0608 	ands.w	r6, r6, #8
 800c8de:	d1f8      	bne.n	800c8d2 <_strtol_l.isra.0+0x22>
 800c8e0:	2c2d      	cmp	r4, #45	@ 0x2d
 800c8e2:	d110      	bne.n	800c906 <_strtol_l.isra.0+0x56>
 800c8e4:	2601      	movs	r6, #1
 800c8e6:	782c      	ldrb	r4, [r5, #0]
 800c8e8:	1c95      	adds	r5, r2, #2
 800c8ea:	f033 0210 	bics.w	r2, r3, #16
 800c8ee:	d115      	bne.n	800c91c <_strtol_l.isra.0+0x6c>
 800c8f0:	2c30      	cmp	r4, #48	@ 0x30
 800c8f2:	d10d      	bne.n	800c910 <_strtol_l.isra.0+0x60>
 800c8f4:	782a      	ldrb	r2, [r5, #0]
 800c8f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c8fa:	2a58      	cmp	r2, #88	@ 0x58
 800c8fc:	d108      	bne.n	800c910 <_strtol_l.isra.0+0x60>
 800c8fe:	786c      	ldrb	r4, [r5, #1]
 800c900:	3502      	adds	r5, #2
 800c902:	2310      	movs	r3, #16
 800c904:	e00a      	b.n	800c91c <_strtol_l.isra.0+0x6c>
 800c906:	2c2b      	cmp	r4, #43	@ 0x2b
 800c908:	bf04      	itt	eq
 800c90a:	782c      	ldrbeq	r4, [r5, #0]
 800c90c:	1c95      	addeq	r5, r2, #2
 800c90e:	e7ec      	b.n	800c8ea <_strtol_l.isra.0+0x3a>
 800c910:	2b00      	cmp	r3, #0
 800c912:	d1f6      	bne.n	800c902 <_strtol_l.isra.0+0x52>
 800c914:	2c30      	cmp	r4, #48	@ 0x30
 800c916:	bf14      	ite	ne
 800c918:	230a      	movne	r3, #10
 800c91a:	2308      	moveq	r3, #8
 800c91c:	2200      	movs	r2, #0
 800c91e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c922:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c926:	fbbc f9f3 	udiv	r9, ip, r3
 800c92a:	4610      	mov	r0, r2
 800c92c:	fb03 ca19 	mls	sl, r3, r9, ip
 800c930:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c934:	2f09      	cmp	r7, #9
 800c936:	d80f      	bhi.n	800c958 <_strtol_l.isra.0+0xa8>
 800c938:	463c      	mov	r4, r7
 800c93a:	42a3      	cmp	r3, r4
 800c93c:	dd1b      	ble.n	800c976 <_strtol_l.isra.0+0xc6>
 800c93e:	1c57      	adds	r7, r2, #1
 800c940:	d007      	beq.n	800c952 <_strtol_l.isra.0+0xa2>
 800c942:	4581      	cmp	r9, r0
 800c944:	d314      	bcc.n	800c970 <_strtol_l.isra.0+0xc0>
 800c946:	d101      	bne.n	800c94c <_strtol_l.isra.0+0x9c>
 800c948:	45a2      	cmp	sl, r4
 800c94a:	db11      	blt.n	800c970 <_strtol_l.isra.0+0xc0>
 800c94c:	2201      	movs	r2, #1
 800c94e:	fb00 4003 	mla	r0, r0, r3, r4
 800c952:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c956:	e7eb      	b.n	800c930 <_strtol_l.isra.0+0x80>
 800c958:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c95c:	2f19      	cmp	r7, #25
 800c95e:	d801      	bhi.n	800c964 <_strtol_l.isra.0+0xb4>
 800c960:	3c37      	subs	r4, #55	@ 0x37
 800c962:	e7ea      	b.n	800c93a <_strtol_l.isra.0+0x8a>
 800c964:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c968:	2f19      	cmp	r7, #25
 800c96a:	d804      	bhi.n	800c976 <_strtol_l.isra.0+0xc6>
 800c96c:	3c57      	subs	r4, #87	@ 0x57
 800c96e:	e7e4      	b.n	800c93a <_strtol_l.isra.0+0x8a>
 800c970:	f04f 32ff 	mov.w	r2, #4294967295
 800c974:	e7ed      	b.n	800c952 <_strtol_l.isra.0+0xa2>
 800c976:	1c53      	adds	r3, r2, #1
 800c978:	d108      	bne.n	800c98c <_strtol_l.isra.0+0xdc>
 800c97a:	2322      	movs	r3, #34	@ 0x22
 800c97c:	4660      	mov	r0, ip
 800c97e:	f8ce 3000 	str.w	r3, [lr]
 800c982:	f1b8 0f00 	cmp.w	r8, #0
 800c986:	d0a0      	beq.n	800c8ca <_strtol_l.isra.0+0x1a>
 800c988:	1e69      	subs	r1, r5, #1
 800c98a:	e006      	b.n	800c99a <_strtol_l.isra.0+0xea>
 800c98c:	b106      	cbz	r6, 800c990 <_strtol_l.isra.0+0xe0>
 800c98e:	4240      	negs	r0, r0
 800c990:	f1b8 0f00 	cmp.w	r8, #0
 800c994:	d099      	beq.n	800c8ca <_strtol_l.isra.0+0x1a>
 800c996:	2a00      	cmp	r2, #0
 800c998:	d1f6      	bne.n	800c988 <_strtol_l.isra.0+0xd8>
 800c99a:	f8c8 1000 	str.w	r1, [r8]
 800c99e:	e794      	b.n	800c8ca <_strtol_l.isra.0+0x1a>
 800c9a0:	0800f9df 	.word	0x0800f9df

0800c9a4 <strtol>:
 800c9a4:	4613      	mov	r3, r2
 800c9a6:	460a      	mov	r2, r1
 800c9a8:	4601      	mov	r1, r0
 800c9aa:	4802      	ldr	r0, [pc, #8]	@ (800c9b4 <strtol+0x10>)
 800c9ac:	6800      	ldr	r0, [r0, #0]
 800c9ae:	f7ff bf7f 	b.w	800c8b0 <_strtol_l.isra.0>
 800c9b2:	bf00      	nop
 800c9b4:	200001ac 	.word	0x200001ac

0800c9b8 <__cvt>:
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9be:	461d      	mov	r5, r3
 800c9c0:	bfbb      	ittet	lt
 800c9c2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800c9c6:	461d      	movlt	r5, r3
 800c9c8:	2300      	movge	r3, #0
 800c9ca:	232d      	movlt	r3, #45	@ 0x2d
 800c9cc:	b088      	sub	sp, #32
 800c9ce:	4614      	mov	r4, r2
 800c9d0:	bfb8      	it	lt
 800c9d2:	4614      	movlt	r4, r2
 800c9d4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c9d6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800c9d8:	7013      	strb	r3, [r2, #0]
 800c9da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c9dc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800c9e0:	f023 0820 	bic.w	r8, r3, #32
 800c9e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c9e8:	d005      	beq.n	800c9f6 <__cvt+0x3e>
 800c9ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c9ee:	d100      	bne.n	800c9f2 <__cvt+0x3a>
 800c9f0:	3601      	adds	r6, #1
 800c9f2:	2302      	movs	r3, #2
 800c9f4:	e000      	b.n	800c9f8 <__cvt+0x40>
 800c9f6:	2303      	movs	r3, #3
 800c9f8:	aa07      	add	r2, sp, #28
 800c9fa:	9204      	str	r2, [sp, #16]
 800c9fc:	aa06      	add	r2, sp, #24
 800c9fe:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ca02:	e9cd 3600 	strd	r3, r6, [sp]
 800ca06:	4622      	mov	r2, r4
 800ca08:	462b      	mov	r3, r5
 800ca0a:	f000 ff95 	bl	800d938 <_dtoa_r>
 800ca0e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ca12:	4607      	mov	r7, r0
 800ca14:	d119      	bne.n	800ca4a <__cvt+0x92>
 800ca16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ca18:	07db      	lsls	r3, r3, #31
 800ca1a:	d50e      	bpl.n	800ca3a <__cvt+0x82>
 800ca1c:	eb00 0906 	add.w	r9, r0, r6
 800ca20:	2200      	movs	r2, #0
 800ca22:	2300      	movs	r3, #0
 800ca24:	4620      	mov	r0, r4
 800ca26:	4629      	mov	r1, r5
 800ca28:	f7f4 f82e 	bl	8000a88 <__aeabi_dcmpeq>
 800ca2c:	b108      	cbz	r0, 800ca32 <__cvt+0x7a>
 800ca2e:	f8cd 901c 	str.w	r9, [sp, #28]
 800ca32:	2230      	movs	r2, #48	@ 0x30
 800ca34:	9b07      	ldr	r3, [sp, #28]
 800ca36:	454b      	cmp	r3, r9
 800ca38:	d31e      	bcc.n	800ca78 <__cvt+0xc0>
 800ca3a:	4638      	mov	r0, r7
 800ca3c:	9b07      	ldr	r3, [sp, #28]
 800ca3e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ca40:	1bdb      	subs	r3, r3, r7
 800ca42:	6013      	str	r3, [r2, #0]
 800ca44:	b008      	add	sp, #32
 800ca46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca4a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ca4e:	eb00 0906 	add.w	r9, r0, r6
 800ca52:	d1e5      	bne.n	800ca20 <__cvt+0x68>
 800ca54:	7803      	ldrb	r3, [r0, #0]
 800ca56:	2b30      	cmp	r3, #48	@ 0x30
 800ca58:	d10a      	bne.n	800ca70 <__cvt+0xb8>
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	4620      	mov	r0, r4
 800ca60:	4629      	mov	r1, r5
 800ca62:	f7f4 f811 	bl	8000a88 <__aeabi_dcmpeq>
 800ca66:	b918      	cbnz	r0, 800ca70 <__cvt+0xb8>
 800ca68:	f1c6 0601 	rsb	r6, r6, #1
 800ca6c:	f8ca 6000 	str.w	r6, [sl]
 800ca70:	f8da 3000 	ldr.w	r3, [sl]
 800ca74:	4499      	add	r9, r3
 800ca76:	e7d3      	b.n	800ca20 <__cvt+0x68>
 800ca78:	1c59      	adds	r1, r3, #1
 800ca7a:	9107      	str	r1, [sp, #28]
 800ca7c:	701a      	strb	r2, [r3, #0]
 800ca7e:	e7d9      	b.n	800ca34 <__cvt+0x7c>

0800ca80 <__exponent>:
 800ca80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca82:	2900      	cmp	r1, #0
 800ca84:	bfb6      	itet	lt
 800ca86:	232d      	movlt	r3, #45	@ 0x2d
 800ca88:	232b      	movge	r3, #43	@ 0x2b
 800ca8a:	4249      	neglt	r1, r1
 800ca8c:	2909      	cmp	r1, #9
 800ca8e:	7002      	strb	r2, [r0, #0]
 800ca90:	7043      	strb	r3, [r0, #1]
 800ca92:	dd29      	ble.n	800cae8 <__exponent+0x68>
 800ca94:	f10d 0307 	add.w	r3, sp, #7
 800ca98:	461d      	mov	r5, r3
 800ca9a:	270a      	movs	r7, #10
 800ca9c:	fbb1 f6f7 	udiv	r6, r1, r7
 800caa0:	461a      	mov	r2, r3
 800caa2:	fb07 1416 	mls	r4, r7, r6, r1
 800caa6:	3430      	adds	r4, #48	@ 0x30
 800caa8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800caac:	460c      	mov	r4, r1
 800caae:	2c63      	cmp	r4, #99	@ 0x63
 800cab0:	4631      	mov	r1, r6
 800cab2:	f103 33ff 	add.w	r3, r3, #4294967295
 800cab6:	dcf1      	bgt.n	800ca9c <__exponent+0x1c>
 800cab8:	3130      	adds	r1, #48	@ 0x30
 800caba:	1e94      	subs	r4, r2, #2
 800cabc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cac0:	4623      	mov	r3, r4
 800cac2:	1c41      	adds	r1, r0, #1
 800cac4:	42ab      	cmp	r3, r5
 800cac6:	d30a      	bcc.n	800cade <__exponent+0x5e>
 800cac8:	f10d 0309 	add.w	r3, sp, #9
 800cacc:	1a9b      	subs	r3, r3, r2
 800cace:	42ac      	cmp	r4, r5
 800cad0:	bf88      	it	hi
 800cad2:	2300      	movhi	r3, #0
 800cad4:	3302      	adds	r3, #2
 800cad6:	4403      	add	r3, r0
 800cad8:	1a18      	subs	r0, r3, r0
 800cada:	b003      	add	sp, #12
 800cadc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cade:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cae2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cae6:	e7ed      	b.n	800cac4 <__exponent+0x44>
 800cae8:	2330      	movs	r3, #48	@ 0x30
 800caea:	3130      	adds	r1, #48	@ 0x30
 800caec:	7083      	strb	r3, [r0, #2]
 800caee:	70c1      	strb	r1, [r0, #3]
 800caf0:	1d03      	adds	r3, r0, #4
 800caf2:	e7f1      	b.n	800cad8 <__exponent+0x58>

0800caf4 <_printf_float>:
 800caf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caf8:	b091      	sub	sp, #68	@ 0x44
 800cafa:	460c      	mov	r4, r1
 800cafc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800cb00:	4616      	mov	r6, r2
 800cb02:	461f      	mov	r7, r3
 800cb04:	4605      	mov	r5, r0
 800cb06:	f000 fdf9 	bl	800d6fc <_localeconv_r>
 800cb0a:	6803      	ldr	r3, [r0, #0]
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	9308      	str	r3, [sp, #32]
 800cb10:	f7f3 fb8e 	bl	8000230 <strlen>
 800cb14:	2300      	movs	r3, #0
 800cb16:	930e      	str	r3, [sp, #56]	@ 0x38
 800cb18:	f8d8 3000 	ldr.w	r3, [r8]
 800cb1c:	9009      	str	r0, [sp, #36]	@ 0x24
 800cb1e:	3307      	adds	r3, #7
 800cb20:	f023 0307 	bic.w	r3, r3, #7
 800cb24:	f103 0208 	add.w	r2, r3, #8
 800cb28:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cb2c:	f8d4 b000 	ldr.w	fp, [r4]
 800cb30:	f8c8 2000 	str.w	r2, [r8]
 800cb34:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cb38:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cb3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb3e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800cb42:	f04f 32ff 	mov.w	r2, #4294967295
 800cb46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cb4a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cb4e:	4b9c      	ldr	r3, [pc, #624]	@ (800cdc0 <_printf_float+0x2cc>)
 800cb50:	f7f3 ffcc 	bl	8000aec <__aeabi_dcmpun>
 800cb54:	bb70      	cbnz	r0, 800cbb4 <_printf_float+0xc0>
 800cb56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cb5a:	f04f 32ff 	mov.w	r2, #4294967295
 800cb5e:	4b98      	ldr	r3, [pc, #608]	@ (800cdc0 <_printf_float+0x2cc>)
 800cb60:	f7f3 ffa6 	bl	8000ab0 <__aeabi_dcmple>
 800cb64:	bb30      	cbnz	r0, 800cbb4 <_printf_float+0xc0>
 800cb66:	2200      	movs	r2, #0
 800cb68:	2300      	movs	r3, #0
 800cb6a:	4640      	mov	r0, r8
 800cb6c:	4649      	mov	r1, r9
 800cb6e:	f7f3 ff95 	bl	8000a9c <__aeabi_dcmplt>
 800cb72:	b110      	cbz	r0, 800cb7a <_printf_float+0x86>
 800cb74:	232d      	movs	r3, #45	@ 0x2d
 800cb76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb7a:	4a92      	ldr	r2, [pc, #584]	@ (800cdc4 <_printf_float+0x2d0>)
 800cb7c:	4b92      	ldr	r3, [pc, #584]	@ (800cdc8 <_printf_float+0x2d4>)
 800cb7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cb82:	bf8c      	ite	hi
 800cb84:	4690      	movhi	r8, r2
 800cb86:	4698      	movls	r8, r3
 800cb88:	2303      	movs	r3, #3
 800cb8a:	f04f 0900 	mov.w	r9, #0
 800cb8e:	6123      	str	r3, [r4, #16]
 800cb90:	f02b 0304 	bic.w	r3, fp, #4
 800cb94:	6023      	str	r3, [r4, #0]
 800cb96:	4633      	mov	r3, r6
 800cb98:	4621      	mov	r1, r4
 800cb9a:	4628      	mov	r0, r5
 800cb9c:	9700      	str	r7, [sp, #0]
 800cb9e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800cba0:	f000 f9d4 	bl	800cf4c <_printf_common>
 800cba4:	3001      	adds	r0, #1
 800cba6:	f040 8090 	bne.w	800ccca <_printf_float+0x1d6>
 800cbaa:	f04f 30ff 	mov.w	r0, #4294967295
 800cbae:	b011      	add	sp, #68	@ 0x44
 800cbb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbb4:	4642      	mov	r2, r8
 800cbb6:	464b      	mov	r3, r9
 800cbb8:	4640      	mov	r0, r8
 800cbba:	4649      	mov	r1, r9
 800cbbc:	f7f3 ff96 	bl	8000aec <__aeabi_dcmpun>
 800cbc0:	b148      	cbz	r0, 800cbd6 <_printf_float+0xe2>
 800cbc2:	464b      	mov	r3, r9
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	bfb8      	it	lt
 800cbc8:	232d      	movlt	r3, #45	@ 0x2d
 800cbca:	4a80      	ldr	r2, [pc, #512]	@ (800cdcc <_printf_float+0x2d8>)
 800cbcc:	bfb8      	it	lt
 800cbce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cbd2:	4b7f      	ldr	r3, [pc, #508]	@ (800cdd0 <_printf_float+0x2dc>)
 800cbd4:	e7d3      	b.n	800cb7e <_printf_float+0x8a>
 800cbd6:	6863      	ldr	r3, [r4, #4]
 800cbd8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800cbdc:	1c5a      	adds	r2, r3, #1
 800cbde:	d13f      	bne.n	800cc60 <_printf_float+0x16c>
 800cbe0:	2306      	movs	r3, #6
 800cbe2:	6063      	str	r3, [r4, #4]
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800cbea:	6023      	str	r3, [r4, #0]
 800cbec:	9206      	str	r2, [sp, #24]
 800cbee:	aa0e      	add	r2, sp, #56	@ 0x38
 800cbf0:	e9cd a204 	strd	sl, r2, [sp, #16]
 800cbf4:	aa0d      	add	r2, sp, #52	@ 0x34
 800cbf6:	9203      	str	r2, [sp, #12]
 800cbf8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800cbfc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800cc00:	6863      	ldr	r3, [r4, #4]
 800cc02:	4642      	mov	r2, r8
 800cc04:	9300      	str	r3, [sp, #0]
 800cc06:	4628      	mov	r0, r5
 800cc08:	464b      	mov	r3, r9
 800cc0a:	910a      	str	r1, [sp, #40]	@ 0x28
 800cc0c:	f7ff fed4 	bl	800c9b8 <__cvt>
 800cc10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cc12:	4680      	mov	r8, r0
 800cc14:	2947      	cmp	r1, #71	@ 0x47
 800cc16:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800cc18:	d128      	bne.n	800cc6c <_printf_float+0x178>
 800cc1a:	1cc8      	adds	r0, r1, #3
 800cc1c:	db02      	blt.n	800cc24 <_printf_float+0x130>
 800cc1e:	6863      	ldr	r3, [r4, #4]
 800cc20:	4299      	cmp	r1, r3
 800cc22:	dd40      	ble.n	800cca6 <_printf_float+0x1b2>
 800cc24:	f1aa 0a02 	sub.w	sl, sl, #2
 800cc28:	fa5f fa8a 	uxtb.w	sl, sl
 800cc2c:	4652      	mov	r2, sl
 800cc2e:	3901      	subs	r1, #1
 800cc30:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cc34:	910d      	str	r1, [sp, #52]	@ 0x34
 800cc36:	f7ff ff23 	bl	800ca80 <__exponent>
 800cc3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc3c:	4681      	mov	r9, r0
 800cc3e:	1813      	adds	r3, r2, r0
 800cc40:	2a01      	cmp	r2, #1
 800cc42:	6123      	str	r3, [r4, #16]
 800cc44:	dc02      	bgt.n	800cc4c <_printf_float+0x158>
 800cc46:	6822      	ldr	r2, [r4, #0]
 800cc48:	07d2      	lsls	r2, r2, #31
 800cc4a:	d501      	bpl.n	800cc50 <_printf_float+0x15c>
 800cc4c:	3301      	adds	r3, #1
 800cc4e:	6123      	str	r3, [r4, #16]
 800cc50:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d09e      	beq.n	800cb96 <_printf_float+0xa2>
 800cc58:	232d      	movs	r3, #45	@ 0x2d
 800cc5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc5e:	e79a      	b.n	800cb96 <_printf_float+0xa2>
 800cc60:	2947      	cmp	r1, #71	@ 0x47
 800cc62:	d1bf      	bne.n	800cbe4 <_printf_float+0xf0>
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d1bd      	bne.n	800cbe4 <_printf_float+0xf0>
 800cc68:	2301      	movs	r3, #1
 800cc6a:	e7ba      	b.n	800cbe2 <_printf_float+0xee>
 800cc6c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cc70:	d9dc      	bls.n	800cc2c <_printf_float+0x138>
 800cc72:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cc76:	d118      	bne.n	800ccaa <_printf_float+0x1b6>
 800cc78:	2900      	cmp	r1, #0
 800cc7a:	6863      	ldr	r3, [r4, #4]
 800cc7c:	dd0b      	ble.n	800cc96 <_printf_float+0x1a2>
 800cc7e:	6121      	str	r1, [r4, #16]
 800cc80:	b913      	cbnz	r3, 800cc88 <_printf_float+0x194>
 800cc82:	6822      	ldr	r2, [r4, #0]
 800cc84:	07d0      	lsls	r0, r2, #31
 800cc86:	d502      	bpl.n	800cc8e <_printf_float+0x19a>
 800cc88:	3301      	adds	r3, #1
 800cc8a:	440b      	add	r3, r1
 800cc8c:	6123      	str	r3, [r4, #16]
 800cc8e:	f04f 0900 	mov.w	r9, #0
 800cc92:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cc94:	e7dc      	b.n	800cc50 <_printf_float+0x15c>
 800cc96:	b913      	cbnz	r3, 800cc9e <_printf_float+0x1aa>
 800cc98:	6822      	ldr	r2, [r4, #0]
 800cc9a:	07d2      	lsls	r2, r2, #31
 800cc9c:	d501      	bpl.n	800cca2 <_printf_float+0x1ae>
 800cc9e:	3302      	adds	r3, #2
 800cca0:	e7f4      	b.n	800cc8c <_printf_float+0x198>
 800cca2:	2301      	movs	r3, #1
 800cca4:	e7f2      	b.n	800cc8c <_printf_float+0x198>
 800cca6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ccaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccac:	4299      	cmp	r1, r3
 800ccae:	db05      	blt.n	800ccbc <_printf_float+0x1c8>
 800ccb0:	6823      	ldr	r3, [r4, #0]
 800ccb2:	6121      	str	r1, [r4, #16]
 800ccb4:	07d8      	lsls	r0, r3, #31
 800ccb6:	d5ea      	bpl.n	800cc8e <_printf_float+0x19a>
 800ccb8:	1c4b      	adds	r3, r1, #1
 800ccba:	e7e7      	b.n	800cc8c <_printf_float+0x198>
 800ccbc:	2900      	cmp	r1, #0
 800ccbe:	bfcc      	ite	gt
 800ccc0:	2201      	movgt	r2, #1
 800ccc2:	f1c1 0202 	rsble	r2, r1, #2
 800ccc6:	4413      	add	r3, r2
 800ccc8:	e7e0      	b.n	800cc8c <_printf_float+0x198>
 800ccca:	6823      	ldr	r3, [r4, #0]
 800cccc:	055a      	lsls	r2, r3, #21
 800ccce:	d407      	bmi.n	800cce0 <_printf_float+0x1ec>
 800ccd0:	6923      	ldr	r3, [r4, #16]
 800ccd2:	4642      	mov	r2, r8
 800ccd4:	4631      	mov	r1, r6
 800ccd6:	4628      	mov	r0, r5
 800ccd8:	47b8      	blx	r7
 800ccda:	3001      	adds	r0, #1
 800ccdc:	d12b      	bne.n	800cd36 <_printf_float+0x242>
 800ccde:	e764      	b.n	800cbaa <_printf_float+0xb6>
 800cce0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cce4:	f240 80dc 	bls.w	800cea0 <_printf_float+0x3ac>
 800cce8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ccec:	2200      	movs	r2, #0
 800ccee:	2300      	movs	r3, #0
 800ccf0:	f7f3 feca 	bl	8000a88 <__aeabi_dcmpeq>
 800ccf4:	2800      	cmp	r0, #0
 800ccf6:	d033      	beq.n	800cd60 <_printf_float+0x26c>
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	4631      	mov	r1, r6
 800ccfc:	4628      	mov	r0, r5
 800ccfe:	4a35      	ldr	r2, [pc, #212]	@ (800cdd4 <_printf_float+0x2e0>)
 800cd00:	47b8      	blx	r7
 800cd02:	3001      	adds	r0, #1
 800cd04:	f43f af51 	beq.w	800cbaa <_printf_float+0xb6>
 800cd08:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800cd0c:	4543      	cmp	r3, r8
 800cd0e:	db02      	blt.n	800cd16 <_printf_float+0x222>
 800cd10:	6823      	ldr	r3, [r4, #0]
 800cd12:	07d8      	lsls	r0, r3, #31
 800cd14:	d50f      	bpl.n	800cd36 <_printf_float+0x242>
 800cd16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cd1a:	4631      	mov	r1, r6
 800cd1c:	4628      	mov	r0, r5
 800cd1e:	47b8      	blx	r7
 800cd20:	3001      	adds	r0, #1
 800cd22:	f43f af42 	beq.w	800cbaa <_printf_float+0xb6>
 800cd26:	f04f 0900 	mov.w	r9, #0
 800cd2a:	f108 38ff 	add.w	r8, r8, #4294967295
 800cd2e:	f104 0a1a 	add.w	sl, r4, #26
 800cd32:	45c8      	cmp	r8, r9
 800cd34:	dc09      	bgt.n	800cd4a <_printf_float+0x256>
 800cd36:	6823      	ldr	r3, [r4, #0]
 800cd38:	079b      	lsls	r3, r3, #30
 800cd3a:	f100 8102 	bmi.w	800cf42 <_printf_float+0x44e>
 800cd3e:	68e0      	ldr	r0, [r4, #12]
 800cd40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd42:	4298      	cmp	r0, r3
 800cd44:	bfb8      	it	lt
 800cd46:	4618      	movlt	r0, r3
 800cd48:	e731      	b.n	800cbae <_printf_float+0xba>
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	4652      	mov	r2, sl
 800cd4e:	4631      	mov	r1, r6
 800cd50:	4628      	mov	r0, r5
 800cd52:	47b8      	blx	r7
 800cd54:	3001      	adds	r0, #1
 800cd56:	f43f af28 	beq.w	800cbaa <_printf_float+0xb6>
 800cd5a:	f109 0901 	add.w	r9, r9, #1
 800cd5e:	e7e8      	b.n	800cd32 <_printf_float+0x23e>
 800cd60:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	dc38      	bgt.n	800cdd8 <_printf_float+0x2e4>
 800cd66:	2301      	movs	r3, #1
 800cd68:	4631      	mov	r1, r6
 800cd6a:	4628      	mov	r0, r5
 800cd6c:	4a19      	ldr	r2, [pc, #100]	@ (800cdd4 <_printf_float+0x2e0>)
 800cd6e:	47b8      	blx	r7
 800cd70:	3001      	adds	r0, #1
 800cd72:	f43f af1a 	beq.w	800cbaa <_printf_float+0xb6>
 800cd76:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800cd7a:	ea59 0303 	orrs.w	r3, r9, r3
 800cd7e:	d102      	bne.n	800cd86 <_printf_float+0x292>
 800cd80:	6823      	ldr	r3, [r4, #0]
 800cd82:	07d9      	lsls	r1, r3, #31
 800cd84:	d5d7      	bpl.n	800cd36 <_printf_float+0x242>
 800cd86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cd8a:	4631      	mov	r1, r6
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	47b8      	blx	r7
 800cd90:	3001      	adds	r0, #1
 800cd92:	f43f af0a 	beq.w	800cbaa <_printf_float+0xb6>
 800cd96:	f04f 0a00 	mov.w	sl, #0
 800cd9a:	f104 0b1a 	add.w	fp, r4, #26
 800cd9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cda0:	425b      	negs	r3, r3
 800cda2:	4553      	cmp	r3, sl
 800cda4:	dc01      	bgt.n	800cdaa <_printf_float+0x2b6>
 800cda6:	464b      	mov	r3, r9
 800cda8:	e793      	b.n	800ccd2 <_printf_float+0x1de>
 800cdaa:	2301      	movs	r3, #1
 800cdac:	465a      	mov	r2, fp
 800cdae:	4631      	mov	r1, r6
 800cdb0:	4628      	mov	r0, r5
 800cdb2:	47b8      	blx	r7
 800cdb4:	3001      	adds	r0, #1
 800cdb6:	f43f aef8 	beq.w	800cbaa <_printf_float+0xb6>
 800cdba:	f10a 0a01 	add.w	sl, sl, #1
 800cdbe:	e7ee      	b.n	800cd9e <_printf_float+0x2aa>
 800cdc0:	7fefffff 	.word	0x7fefffff
 800cdc4:	0800fae3 	.word	0x0800fae3
 800cdc8:	0800fadf 	.word	0x0800fadf
 800cdcc:	0800faeb 	.word	0x0800faeb
 800cdd0:	0800fae7 	.word	0x0800fae7
 800cdd4:	0800faef 	.word	0x0800faef
 800cdd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cdda:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800cdde:	4553      	cmp	r3, sl
 800cde0:	bfa8      	it	ge
 800cde2:	4653      	movge	r3, sl
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	4699      	mov	r9, r3
 800cde8:	dc36      	bgt.n	800ce58 <_printf_float+0x364>
 800cdea:	f04f 0b00 	mov.w	fp, #0
 800cdee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cdf2:	f104 021a 	add.w	r2, r4, #26
 800cdf6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cdf8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdfa:	eba3 0309 	sub.w	r3, r3, r9
 800cdfe:	455b      	cmp	r3, fp
 800ce00:	dc31      	bgt.n	800ce66 <_printf_float+0x372>
 800ce02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce04:	459a      	cmp	sl, r3
 800ce06:	dc3a      	bgt.n	800ce7e <_printf_float+0x38a>
 800ce08:	6823      	ldr	r3, [r4, #0]
 800ce0a:	07da      	lsls	r2, r3, #31
 800ce0c:	d437      	bmi.n	800ce7e <_printf_float+0x38a>
 800ce0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce10:	ebaa 0903 	sub.w	r9, sl, r3
 800ce14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce16:	ebaa 0303 	sub.w	r3, sl, r3
 800ce1a:	4599      	cmp	r9, r3
 800ce1c:	bfa8      	it	ge
 800ce1e:	4699      	movge	r9, r3
 800ce20:	f1b9 0f00 	cmp.w	r9, #0
 800ce24:	dc33      	bgt.n	800ce8e <_printf_float+0x39a>
 800ce26:	f04f 0800 	mov.w	r8, #0
 800ce2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce2e:	f104 0b1a 	add.w	fp, r4, #26
 800ce32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce34:	ebaa 0303 	sub.w	r3, sl, r3
 800ce38:	eba3 0309 	sub.w	r3, r3, r9
 800ce3c:	4543      	cmp	r3, r8
 800ce3e:	f77f af7a 	ble.w	800cd36 <_printf_float+0x242>
 800ce42:	2301      	movs	r3, #1
 800ce44:	465a      	mov	r2, fp
 800ce46:	4631      	mov	r1, r6
 800ce48:	4628      	mov	r0, r5
 800ce4a:	47b8      	blx	r7
 800ce4c:	3001      	adds	r0, #1
 800ce4e:	f43f aeac 	beq.w	800cbaa <_printf_float+0xb6>
 800ce52:	f108 0801 	add.w	r8, r8, #1
 800ce56:	e7ec      	b.n	800ce32 <_printf_float+0x33e>
 800ce58:	4642      	mov	r2, r8
 800ce5a:	4631      	mov	r1, r6
 800ce5c:	4628      	mov	r0, r5
 800ce5e:	47b8      	blx	r7
 800ce60:	3001      	adds	r0, #1
 800ce62:	d1c2      	bne.n	800cdea <_printf_float+0x2f6>
 800ce64:	e6a1      	b.n	800cbaa <_printf_float+0xb6>
 800ce66:	2301      	movs	r3, #1
 800ce68:	4631      	mov	r1, r6
 800ce6a:	4628      	mov	r0, r5
 800ce6c:	920a      	str	r2, [sp, #40]	@ 0x28
 800ce6e:	47b8      	blx	r7
 800ce70:	3001      	adds	r0, #1
 800ce72:	f43f ae9a 	beq.w	800cbaa <_printf_float+0xb6>
 800ce76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce78:	f10b 0b01 	add.w	fp, fp, #1
 800ce7c:	e7bb      	b.n	800cdf6 <_printf_float+0x302>
 800ce7e:	4631      	mov	r1, r6
 800ce80:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ce84:	4628      	mov	r0, r5
 800ce86:	47b8      	blx	r7
 800ce88:	3001      	adds	r0, #1
 800ce8a:	d1c0      	bne.n	800ce0e <_printf_float+0x31a>
 800ce8c:	e68d      	b.n	800cbaa <_printf_float+0xb6>
 800ce8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce90:	464b      	mov	r3, r9
 800ce92:	4631      	mov	r1, r6
 800ce94:	4628      	mov	r0, r5
 800ce96:	4442      	add	r2, r8
 800ce98:	47b8      	blx	r7
 800ce9a:	3001      	adds	r0, #1
 800ce9c:	d1c3      	bne.n	800ce26 <_printf_float+0x332>
 800ce9e:	e684      	b.n	800cbaa <_printf_float+0xb6>
 800cea0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800cea4:	f1ba 0f01 	cmp.w	sl, #1
 800cea8:	dc01      	bgt.n	800ceae <_printf_float+0x3ba>
 800ceaa:	07db      	lsls	r3, r3, #31
 800ceac:	d536      	bpl.n	800cf1c <_printf_float+0x428>
 800ceae:	2301      	movs	r3, #1
 800ceb0:	4642      	mov	r2, r8
 800ceb2:	4631      	mov	r1, r6
 800ceb4:	4628      	mov	r0, r5
 800ceb6:	47b8      	blx	r7
 800ceb8:	3001      	adds	r0, #1
 800ceba:	f43f ae76 	beq.w	800cbaa <_printf_float+0xb6>
 800cebe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cec2:	4631      	mov	r1, r6
 800cec4:	4628      	mov	r0, r5
 800cec6:	47b8      	blx	r7
 800cec8:	3001      	adds	r0, #1
 800ceca:	f43f ae6e 	beq.w	800cbaa <_printf_float+0xb6>
 800cece:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ced2:	2200      	movs	r2, #0
 800ced4:	2300      	movs	r3, #0
 800ced6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ceda:	f7f3 fdd5 	bl	8000a88 <__aeabi_dcmpeq>
 800cede:	b9c0      	cbnz	r0, 800cf12 <_printf_float+0x41e>
 800cee0:	4653      	mov	r3, sl
 800cee2:	f108 0201 	add.w	r2, r8, #1
 800cee6:	4631      	mov	r1, r6
 800cee8:	4628      	mov	r0, r5
 800ceea:	47b8      	blx	r7
 800ceec:	3001      	adds	r0, #1
 800ceee:	d10c      	bne.n	800cf0a <_printf_float+0x416>
 800cef0:	e65b      	b.n	800cbaa <_printf_float+0xb6>
 800cef2:	2301      	movs	r3, #1
 800cef4:	465a      	mov	r2, fp
 800cef6:	4631      	mov	r1, r6
 800cef8:	4628      	mov	r0, r5
 800cefa:	47b8      	blx	r7
 800cefc:	3001      	adds	r0, #1
 800cefe:	f43f ae54 	beq.w	800cbaa <_printf_float+0xb6>
 800cf02:	f108 0801 	add.w	r8, r8, #1
 800cf06:	45d0      	cmp	r8, sl
 800cf08:	dbf3      	blt.n	800cef2 <_printf_float+0x3fe>
 800cf0a:	464b      	mov	r3, r9
 800cf0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cf10:	e6e0      	b.n	800ccd4 <_printf_float+0x1e0>
 800cf12:	f04f 0800 	mov.w	r8, #0
 800cf16:	f104 0b1a 	add.w	fp, r4, #26
 800cf1a:	e7f4      	b.n	800cf06 <_printf_float+0x412>
 800cf1c:	2301      	movs	r3, #1
 800cf1e:	4642      	mov	r2, r8
 800cf20:	e7e1      	b.n	800cee6 <_printf_float+0x3f2>
 800cf22:	2301      	movs	r3, #1
 800cf24:	464a      	mov	r2, r9
 800cf26:	4631      	mov	r1, r6
 800cf28:	4628      	mov	r0, r5
 800cf2a:	47b8      	blx	r7
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	f43f ae3c 	beq.w	800cbaa <_printf_float+0xb6>
 800cf32:	f108 0801 	add.w	r8, r8, #1
 800cf36:	68e3      	ldr	r3, [r4, #12]
 800cf38:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cf3a:	1a5b      	subs	r3, r3, r1
 800cf3c:	4543      	cmp	r3, r8
 800cf3e:	dcf0      	bgt.n	800cf22 <_printf_float+0x42e>
 800cf40:	e6fd      	b.n	800cd3e <_printf_float+0x24a>
 800cf42:	f04f 0800 	mov.w	r8, #0
 800cf46:	f104 0919 	add.w	r9, r4, #25
 800cf4a:	e7f4      	b.n	800cf36 <_printf_float+0x442>

0800cf4c <_printf_common>:
 800cf4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf50:	4616      	mov	r6, r2
 800cf52:	4698      	mov	r8, r3
 800cf54:	688a      	ldr	r2, [r1, #8]
 800cf56:	690b      	ldr	r3, [r1, #16]
 800cf58:	4607      	mov	r7, r0
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	bfb8      	it	lt
 800cf5e:	4613      	movlt	r3, r2
 800cf60:	6033      	str	r3, [r6, #0]
 800cf62:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cf66:	460c      	mov	r4, r1
 800cf68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cf6c:	b10a      	cbz	r2, 800cf72 <_printf_common+0x26>
 800cf6e:	3301      	adds	r3, #1
 800cf70:	6033      	str	r3, [r6, #0]
 800cf72:	6823      	ldr	r3, [r4, #0]
 800cf74:	0699      	lsls	r1, r3, #26
 800cf76:	bf42      	ittt	mi
 800cf78:	6833      	ldrmi	r3, [r6, #0]
 800cf7a:	3302      	addmi	r3, #2
 800cf7c:	6033      	strmi	r3, [r6, #0]
 800cf7e:	6825      	ldr	r5, [r4, #0]
 800cf80:	f015 0506 	ands.w	r5, r5, #6
 800cf84:	d106      	bne.n	800cf94 <_printf_common+0x48>
 800cf86:	f104 0a19 	add.w	sl, r4, #25
 800cf8a:	68e3      	ldr	r3, [r4, #12]
 800cf8c:	6832      	ldr	r2, [r6, #0]
 800cf8e:	1a9b      	subs	r3, r3, r2
 800cf90:	42ab      	cmp	r3, r5
 800cf92:	dc2b      	bgt.n	800cfec <_printf_common+0xa0>
 800cf94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cf98:	6822      	ldr	r2, [r4, #0]
 800cf9a:	3b00      	subs	r3, #0
 800cf9c:	bf18      	it	ne
 800cf9e:	2301      	movne	r3, #1
 800cfa0:	0692      	lsls	r2, r2, #26
 800cfa2:	d430      	bmi.n	800d006 <_printf_common+0xba>
 800cfa4:	4641      	mov	r1, r8
 800cfa6:	4638      	mov	r0, r7
 800cfa8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cfac:	47c8      	blx	r9
 800cfae:	3001      	adds	r0, #1
 800cfb0:	d023      	beq.n	800cffa <_printf_common+0xae>
 800cfb2:	6823      	ldr	r3, [r4, #0]
 800cfb4:	6922      	ldr	r2, [r4, #16]
 800cfb6:	f003 0306 	and.w	r3, r3, #6
 800cfba:	2b04      	cmp	r3, #4
 800cfbc:	bf14      	ite	ne
 800cfbe:	2500      	movne	r5, #0
 800cfc0:	6833      	ldreq	r3, [r6, #0]
 800cfc2:	f04f 0600 	mov.w	r6, #0
 800cfc6:	bf08      	it	eq
 800cfc8:	68e5      	ldreq	r5, [r4, #12]
 800cfca:	f104 041a 	add.w	r4, r4, #26
 800cfce:	bf08      	it	eq
 800cfd0:	1aed      	subeq	r5, r5, r3
 800cfd2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cfd6:	bf08      	it	eq
 800cfd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cfdc:	4293      	cmp	r3, r2
 800cfde:	bfc4      	itt	gt
 800cfe0:	1a9b      	subgt	r3, r3, r2
 800cfe2:	18ed      	addgt	r5, r5, r3
 800cfe4:	42b5      	cmp	r5, r6
 800cfe6:	d11a      	bne.n	800d01e <_printf_common+0xd2>
 800cfe8:	2000      	movs	r0, #0
 800cfea:	e008      	b.n	800cffe <_printf_common+0xb2>
 800cfec:	2301      	movs	r3, #1
 800cfee:	4652      	mov	r2, sl
 800cff0:	4641      	mov	r1, r8
 800cff2:	4638      	mov	r0, r7
 800cff4:	47c8      	blx	r9
 800cff6:	3001      	adds	r0, #1
 800cff8:	d103      	bne.n	800d002 <_printf_common+0xb6>
 800cffa:	f04f 30ff 	mov.w	r0, #4294967295
 800cffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d002:	3501      	adds	r5, #1
 800d004:	e7c1      	b.n	800cf8a <_printf_common+0x3e>
 800d006:	2030      	movs	r0, #48	@ 0x30
 800d008:	18e1      	adds	r1, r4, r3
 800d00a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d00e:	1c5a      	adds	r2, r3, #1
 800d010:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d014:	4422      	add	r2, r4
 800d016:	3302      	adds	r3, #2
 800d018:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d01c:	e7c2      	b.n	800cfa4 <_printf_common+0x58>
 800d01e:	2301      	movs	r3, #1
 800d020:	4622      	mov	r2, r4
 800d022:	4641      	mov	r1, r8
 800d024:	4638      	mov	r0, r7
 800d026:	47c8      	blx	r9
 800d028:	3001      	adds	r0, #1
 800d02a:	d0e6      	beq.n	800cffa <_printf_common+0xae>
 800d02c:	3601      	adds	r6, #1
 800d02e:	e7d9      	b.n	800cfe4 <_printf_common+0x98>

0800d030 <_printf_i>:
 800d030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d034:	7e0f      	ldrb	r7, [r1, #24]
 800d036:	4691      	mov	r9, r2
 800d038:	2f78      	cmp	r7, #120	@ 0x78
 800d03a:	4680      	mov	r8, r0
 800d03c:	460c      	mov	r4, r1
 800d03e:	469a      	mov	sl, r3
 800d040:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d042:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d046:	d807      	bhi.n	800d058 <_printf_i+0x28>
 800d048:	2f62      	cmp	r7, #98	@ 0x62
 800d04a:	d80a      	bhi.n	800d062 <_printf_i+0x32>
 800d04c:	2f00      	cmp	r7, #0
 800d04e:	f000 80d1 	beq.w	800d1f4 <_printf_i+0x1c4>
 800d052:	2f58      	cmp	r7, #88	@ 0x58
 800d054:	f000 80b8 	beq.w	800d1c8 <_printf_i+0x198>
 800d058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d05c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d060:	e03a      	b.n	800d0d8 <_printf_i+0xa8>
 800d062:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d066:	2b15      	cmp	r3, #21
 800d068:	d8f6      	bhi.n	800d058 <_printf_i+0x28>
 800d06a:	a101      	add	r1, pc, #4	@ (adr r1, 800d070 <_printf_i+0x40>)
 800d06c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d070:	0800d0c9 	.word	0x0800d0c9
 800d074:	0800d0dd 	.word	0x0800d0dd
 800d078:	0800d059 	.word	0x0800d059
 800d07c:	0800d059 	.word	0x0800d059
 800d080:	0800d059 	.word	0x0800d059
 800d084:	0800d059 	.word	0x0800d059
 800d088:	0800d0dd 	.word	0x0800d0dd
 800d08c:	0800d059 	.word	0x0800d059
 800d090:	0800d059 	.word	0x0800d059
 800d094:	0800d059 	.word	0x0800d059
 800d098:	0800d059 	.word	0x0800d059
 800d09c:	0800d1db 	.word	0x0800d1db
 800d0a0:	0800d107 	.word	0x0800d107
 800d0a4:	0800d195 	.word	0x0800d195
 800d0a8:	0800d059 	.word	0x0800d059
 800d0ac:	0800d059 	.word	0x0800d059
 800d0b0:	0800d1fd 	.word	0x0800d1fd
 800d0b4:	0800d059 	.word	0x0800d059
 800d0b8:	0800d107 	.word	0x0800d107
 800d0bc:	0800d059 	.word	0x0800d059
 800d0c0:	0800d059 	.word	0x0800d059
 800d0c4:	0800d19d 	.word	0x0800d19d
 800d0c8:	6833      	ldr	r3, [r6, #0]
 800d0ca:	1d1a      	adds	r2, r3, #4
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	6032      	str	r2, [r6, #0]
 800d0d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d0d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d0d8:	2301      	movs	r3, #1
 800d0da:	e09c      	b.n	800d216 <_printf_i+0x1e6>
 800d0dc:	6833      	ldr	r3, [r6, #0]
 800d0de:	6820      	ldr	r0, [r4, #0]
 800d0e0:	1d19      	adds	r1, r3, #4
 800d0e2:	6031      	str	r1, [r6, #0]
 800d0e4:	0606      	lsls	r6, r0, #24
 800d0e6:	d501      	bpl.n	800d0ec <_printf_i+0xbc>
 800d0e8:	681d      	ldr	r5, [r3, #0]
 800d0ea:	e003      	b.n	800d0f4 <_printf_i+0xc4>
 800d0ec:	0645      	lsls	r5, r0, #25
 800d0ee:	d5fb      	bpl.n	800d0e8 <_printf_i+0xb8>
 800d0f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d0f4:	2d00      	cmp	r5, #0
 800d0f6:	da03      	bge.n	800d100 <_printf_i+0xd0>
 800d0f8:	232d      	movs	r3, #45	@ 0x2d
 800d0fa:	426d      	negs	r5, r5
 800d0fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d100:	230a      	movs	r3, #10
 800d102:	4858      	ldr	r0, [pc, #352]	@ (800d264 <_printf_i+0x234>)
 800d104:	e011      	b.n	800d12a <_printf_i+0xfa>
 800d106:	6821      	ldr	r1, [r4, #0]
 800d108:	6833      	ldr	r3, [r6, #0]
 800d10a:	0608      	lsls	r0, r1, #24
 800d10c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d110:	d402      	bmi.n	800d118 <_printf_i+0xe8>
 800d112:	0649      	lsls	r1, r1, #25
 800d114:	bf48      	it	mi
 800d116:	b2ad      	uxthmi	r5, r5
 800d118:	2f6f      	cmp	r7, #111	@ 0x6f
 800d11a:	6033      	str	r3, [r6, #0]
 800d11c:	bf14      	ite	ne
 800d11e:	230a      	movne	r3, #10
 800d120:	2308      	moveq	r3, #8
 800d122:	4850      	ldr	r0, [pc, #320]	@ (800d264 <_printf_i+0x234>)
 800d124:	2100      	movs	r1, #0
 800d126:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d12a:	6866      	ldr	r6, [r4, #4]
 800d12c:	2e00      	cmp	r6, #0
 800d12e:	60a6      	str	r6, [r4, #8]
 800d130:	db05      	blt.n	800d13e <_printf_i+0x10e>
 800d132:	6821      	ldr	r1, [r4, #0]
 800d134:	432e      	orrs	r6, r5
 800d136:	f021 0104 	bic.w	r1, r1, #4
 800d13a:	6021      	str	r1, [r4, #0]
 800d13c:	d04b      	beq.n	800d1d6 <_printf_i+0x1a6>
 800d13e:	4616      	mov	r6, r2
 800d140:	fbb5 f1f3 	udiv	r1, r5, r3
 800d144:	fb03 5711 	mls	r7, r3, r1, r5
 800d148:	5dc7      	ldrb	r7, [r0, r7]
 800d14a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d14e:	462f      	mov	r7, r5
 800d150:	42bb      	cmp	r3, r7
 800d152:	460d      	mov	r5, r1
 800d154:	d9f4      	bls.n	800d140 <_printf_i+0x110>
 800d156:	2b08      	cmp	r3, #8
 800d158:	d10b      	bne.n	800d172 <_printf_i+0x142>
 800d15a:	6823      	ldr	r3, [r4, #0]
 800d15c:	07df      	lsls	r7, r3, #31
 800d15e:	d508      	bpl.n	800d172 <_printf_i+0x142>
 800d160:	6923      	ldr	r3, [r4, #16]
 800d162:	6861      	ldr	r1, [r4, #4]
 800d164:	4299      	cmp	r1, r3
 800d166:	bfde      	ittt	le
 800d168:	2330      	movle	r3, #48	@ 0x30
 800d16a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d16e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d172:	1b92      	subs	r2, r2, r6
 800d174:	6122      	str	r2, [r4, #16]
 800d176:	464b      	mov	r3, r9
 800d178:	4621      	mov	r1, r4
 800d17a:	4640      	mov	r0, r8
 800d17c:	f8cd a000 	str.w	sl, [sp]
 800d180:	aa03      	add	r2, sp, #12
 800d182:	f7ff fee3 	bl	800cf4c <_printf_common>
 800d186:	3001      	adds	r0, #1
 800d188:	d14a      	bne.n	800d220 <_printf_i+0x1f0>
 800d18a:	f04f 30ff 	mov.w	r0, #4294967295
 800d18e:	b004      	add	sp, #16
 800d190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d194:	6823      	ldr	r3, [r4, #0]
 800d196:	f043 0320 	orr.w	r3, r3, #32
 800d19a:	6023      	str	r3, [r4, #0]
 800d19c:	2778      	movs	r7, #120	@ 0x78
 800d19e:	4832      	ldr	r0, [pc, #200]	@ (800d268 <_printf_i+0x238>)
 800d1a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d1a4:	6823      	ldr	r3, [r4, #0]
 800d1a6:	6831      	ldr	r1, [r6, #0]
 800d1a8:	061f      	lsls	r7, r3, #24
 800d1aa:	f851 5b04 	ldr.w	r5, [r1], #4
 800d1ae:	d402      	bmi.n	800d1b6 <_printf_i+0x186>
 800d1b0:	065f      	lsls	r7, r3, #25
 800d1b2:	bf48      	it	mi
 800d1b4:	b2ad      	uxthmi	r5, r5
 800d1b6:	6031      	str	r1, [r6, #0]
 800d1b8:	07d9      	lsls	r1, r3, #31
 800d1ba:	bf44      	itt	mi
 800d1bc:	f043 0320 	orrmi.w	r3, r3, #32
 800d1c0:	6023      	strmi	r3, [r4, #0]
 800d1c2:	b11d      	cbz	r5, 800d1cc <_printf_i+0x19c>
 800d1c4:	2310      	movs	r3, #16
 800d1c6:	e7ad      	b.n	800d124 <_printf_i+0xf4>
 800d1c8:	4826      	ldr	r0, [pc, #152]	@ (800d264 <_printf_i+0x234>)
 800d1ca:	e7e9      	b.n	800d1a0 <_printf_i+0x170>
 800d1cc:	6823      	ldr	r3, [r4, #0]
 800d1ce:	f023 0320 	bic.w	r3, r3, #32
 800d1d2:	6023      	str	r3, [r4, #0]
 800d1d4:	e7f6      	b.n	800d1c4 <_printf_i+0x194>
 800d1d6:	4616      	mov	r6, r2
 800d1d8:	e7bd      	b.n	800d156 <_printf_i+0x126>
 800d1da:	6833      	ldr	r3, [r6, #0]
 800d1dc:	6825      	ldr	r5, [r4, #0]
 800d1de:	1d18      	adds	r0, r3, #4
 800d1e0:	6961      	ldr	r1, [r4, #20]
 800d1e2:	6030      	str	r0, [r6, #0]
 800d1e4:	062e      	lsls	r6, r5, #24
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	d501      	bpl.n	800d1ee <_printf_i+0x1be>
 800d1ea:	6019      	str	r1, [r3, #0]
 800d1ec:	e002      	b.n	800d1f4 <_printf_i+0x1c4>
 800d1ee:	0668      	lsls	r0, r5, #25
 800d1f0:	d5fb      	bpl.n	800d1ea <_printf_i+0x1ba>
 800d1f2:	8019      	strh	r1, [r3, #0]
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	4616      	mov	r6, r2
 800d1f8:	6123      	str	r3, [r4, #16]
 800d1fa:	e7bc      	b.n	800d176 <_printf_i+0x146>
 800d1fc:	6833      	ldr	r3, [r6, #0]
 800d1fe:	2100      	movs	r1, #0
 800d200:	1d1a      	adds	r2, r3, #4
 800d202:	6032      	str	r2, [r6, #0]
 800d204:	681e      	ldr	r6, [r3, #0]
 800d206:	6862      	ldr	r2, [r4, #4]
 800d208:	4630      	mov	r0, r6
 800d20a:	f000 faee 	bl	800d7ea <memchr>
 800d20e:	b108      	cbz	r0, 800d214 <_printf_i+0x1e4>
 800d210:	1b80      	subs	r0, r0, r6
 800d212:	6060      	str	r0, [r4, #4]
 800d214:	6863      	ldr	r3, [r4, #4]
 800d216:	6123      	str	r3, [r4, #16]
 800d218:	2300      	movs	r3, #0
 800d21a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d21e:	e7aa      	b.n	800d176 <_printf_i+0x146>
 800d220:	4632      	mov	r2, r6
 800d222:	4649      	mov	r1, r9
 800d224:	4640      	mov	r0, r8
 800d226:	6923      	ldr	r3, [r4, #16]
 800d228:	47d0      	blx	sl
 800d22a:	3001      	adds	r0, #1
 800d22c:	d0ad      	beq.n	800d18a <_printf_i+0x15a>
 800d22e:	6823      	ldr	r3, [r4, #0]
 800d230:	079b      	lsls	r3, r3, #30
 800d232:	d413      	bmi.n	800d25c <_printf_i+0x22c>
 800d234:	68e0      	ldr	r0, [r4, #12]
 800d236:	9b03      	ldr	r3, [sp, #12]
 800d238:	4298      	cmp	r0, r3
 800d23a:	bfb8      	it	lt
 800d23c:	4618      	movlt	r0, r3
 800d23e:	e7a6      	b.n	800d18e <_printf_i+0x15e>
 800d240:	2301      	movs	r3, #1
 800d242:	4632      	mov	r2, r6
 800d244:	4649      	mov	r1, r9
 800d246:	4640      	mov	r0, r8
 800d248:	47d0      	blx	sl
 800d24a:	3001      	adds	r0, #1
 800d24c:	d09d      	beq.n	800d18a <_printf_i+0x15a>
 800d24e:	3501      	adds	r5, #1
 800d250:	68e3      	ldr	r3, [r4, #12]
 800d252:	9903      	ldr	r1, [sp, #12]
 800d254:	1a5b      	subs	r3, r3, r1
 800d256:	42ab      	cmp	r3, r5
 800d258:	dcf2      	bgt.n	800d240 <_printf_i+0x210>
 800d25a:	e7eb      	b.n	800d234 <_printf_i+0x204>
 800d25c:	2500      	movs	r5, #0
 800d25e:	f104 0619 	add.w	r6, r4, #25
 800d262:	e7f5      	b.n	800d250 <_printf_i+0x220>
 800d264:	0800faf1 	.word	0x0800faf1
 800d268:	0800fb02 	.word	0x0800fb02

0800d26c <std>:
 800d26c:	2300      	movs	r3, #0
 800d26e:	b510      	push	{r4, lr}
 800d270:	4604      	mov	r4, r0
 800d272:	e9c0 3300 	strd	r3, r3, [r0]
 800d276:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d27a:	6083      	str	r3, [r0, #8]
 800d27c:	8181      	strh	r1, [r0, #12]
 800d27e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d280:	81c2      	strh	r2, [r0, #14]
 800d282:	6183      	str	r3, [r0, #24]
 800d284:	4619      	mov	r1, r3
 800d286:	2208      	movs	r2, #8
 800d288:	305c      	adds	r0, #92	@ 0x5c
 800d28a:	f000 fa1b 	bl	800d6c4 <memset>
 800d28e:	4b0d      	ldr	r3, [pc, #52]	@ (800d2c4 <std+0x58>)
 800d290:	6224      	str	r4, [r4, #32]
 800d292:	6263      	str	r3, [r4, #36]	@ 0x24
 800d294:	4b0c      	ldr	r3, [pc, #48]	@ (800d2c8 <std+0x5c>)
 800d296:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d298:	4b0c      	ldr	r3, [pc, #48]	@ (800d2cc <std+0x60>)
 800d29a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d29c:	4b0c      	ldr	r3, [pc, #48]	@ (800d2d0 <std+0x64>)
 800d29e:	6323      	str	r3, [r4, #48]	@ 0x30
 800d2a0:	4b0c      	ldr	r3, [pc, #48]	@ (800d2d4 <std+0x68>)
 800d2a2:	429c      	cmp	r4, r3
 800d2a4:	d006      	beq.n	800d2b4 <std+0x48>
 800d2a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d2aa:	4294      	cmp	r4, r2
 800d2ac:	d002      	beq.n	800d2b4 <std+0x48>
 800d2ae:	33d0      	adds	r3, #208	@ 0xd0
 800d2b0:	429c      	cmp	r4, r3
 800d2b2:	d105      	bne.n	800d2c0 <std+0x54>
 800d2b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d2b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2bc:	f000 ba92 	b.w	800d7e4 <__retarget_lock_init_recursive>
 800d2c0:	bd10      	pop	{r4, pc}
 800d2c2:	bf00      	nop
 800d2c4:	0800d515 	.word	0x0800d515
 800d2c8:	0800d537 	.word	0x0800d537
 800d2cc:	0800d56f 	.word	0x0800d56f
 800d2d0:	0800d593 	.word	0x0800d593
 800d2d4:	20002348 	.word	0x20002348

0800d2d8 <stdio_exit_handler>:
 800d2d8:	4a02      	ldr	r2, [pc, #8]	@ (800d2e4 <stdio_exit_handler+0xc>)
 800d2da:	4903      	ldr	r1, [pc, #12]	@ (800d2e8 <stdio_exit_handler+0x10>)
 800d2dc:	4803      	ldr	r0, [pc, #12]	@ (800d2ec <stdio_exit_handler+0x14>)
 800d2de:	f000 b869 	b.w	800d3b4 <_fwalk_sglue>
 800d2e2:	bf00      	nop
 800d2e4:	20000034 	.word	0x20000034
 800d2e8:	0800f43d 	.word	0x0800f43d
 800d2ec:	200001b0 	.word	0x200001b0

0800d2f0 <cleanup_stdio>:
 800d2f0:	6841      	ldr	r1, [r0, #4]
 800d2f2:	4b0c      	ldr	r3, [pc, #48]	@ (800d324 <cleanup_stdio+0x34>)
 800d2f4:	b510      	push	{r4, lr}
 800d2f6:	4299      	cmp	r1, r3
 800d2f8:	4604      	mov	r4, r0
 800d2fa:	d001      	beq.n	800d300 <cleanup_stdio+0x10>
 800d2fc:	f002 f89e 	bl	800f43c <_fflush_r>
 800d300:	68a1      	ldr	r1, [r4, #8]
 800d302:	4b09      	ldr	r3, [pc, #36]	@ (800d328 <cleanup_stdio+0x38>)
 800d304:	4299      	cmp	r1, r3
 800d306:	d002      	beq.n	800d30e <cleanup_stdio+0x1e>
 800d308:	4620      	mov	r0, r4
 800d30a:	f002 f897 	bl	800f43c <_fflush_r>
 800d30e:	68e1      	ldr	r1, [r4, #12]
 800d310:	4b06      	ldr	r3, [pc, #24]	@ (800d32c <cleanup_stdio+0x3c>)
 800d312:	4299      	cmp	r1, r3
 800d314:	d004      	beq.n	800d320 <cleanup_stdio+0x30>
 800d316:	4620      	mov	r0, r4
 800d318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d31c:	f002 b88e 	b.w	800f43c <_fflush_r>
 800d320:	bd10      	pop	{r4, pc}
 800d322:	bf00      	nop
 800d324:	20002348 	.word	0x20002348
 800d328:	200023b0 	.word	0x200023b0
 800d32c:	20002418 	.word	0x20002418

0800d330 <global_stdio_init.part.0>:
 800d330:	b510      	push	{r4, lr}
 800d332:	4b0b      	ldr	r3, [pc, #44]	@ (800d360 <global_stdio_init.part.0+0x30>)
 800d334:	4c0b      	ldr	r4, [pc, #44]	@ (800d364 <global_stdio_init.part.0+0x34>)
 800d336:	4a0c      	ldr	r2, [pc, #48]	@ (800d368 <global_stdio_init.part.0+0x38>)
 800d338:	4620      	mov	r0, r4
 800d33a:	601a      	str	r2, [r3, #0]
 800d33c:	2104      	movs	r1, #4
 800d33e:	2200      	movs	r2, #0
 800d340:	f7ff ff94 	bl	800d26c <std>
 800d344:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d348:	2201      	movs	r2, #1
 800d34a:	2109      	movs	r1, #9
 800d34c:	f7ff ff8e 	bl	800d26c <std>
 800d350:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d354:	2202      	movs	r2, #2
 800d356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d35a:	2112      	movs	r1, #18
 800d35c:	f7ff bf86 	b.w	800d26c <std>
 800d360:	20002480 	.word	0x20002480
 800d364:	20002348 	.word	0x20002348
 800d368:	0800d2d9 	.word	0x0800d2d9

0800d36c <__sfp_lock_acquire>:
 800d36c:	4801      	ldr	r0, [pc, #4]	@ (800d374 <__sfp_lock_acquire+0x8>)
 800d36e:	f000 ba3a 	b.w	800d7e6 <__retarget_lock_acquire_recursive>
 800d372:	bf00      	nop
 800d374:	20002489 	.word	0x20002489

0800d378 <__sfp_lock_release>:
 800d378:	4801      	ldr	r0, [pc, #4]	@ (800d380 <__sfp_lock_release+0x8>)
 800d37a:	f000 ba35 	b.w	800d7e8 <__retarget_lock_release_recursive>
 800d37e:	bf00      	nop
 800d380:	20002489 	.word	0x20002489

0800d384 <__sinit>:
 800d384:	b510      	push	{r4, lr}
 800d386:	4604      	mov	r4, r0
 800d388:	f7ff fff0 	bl	800d36c <__sfp_lock_acquire>
 800d38c:	6a23      	ldr	r3, [r4, #32]
 800d38e:	b11b      	cbz	r3, 800d398 <__sinit+0x14>
 800d390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d394:	f7ff bff0 	b.w	800d378 <__sfp_lock_release>
 800d398:	4b04      	ldr	r3, [pc, #16]	@ (800d3ac <__sinit+0x28>)
 800d39a:	6223      	str	r3, [r4, #32]
 800d39c:	4b04      	ldr	r3, [pc, #16]	@ (800d3b0 <__sinit+0x2c>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d1f5      	bne.n	800d390 <__sinit+0xc>
 800d3a4:	f7ff ffc4 	bl	800d330 <global_stdio_init.part.0>
 800d3a8:	e7f2      	b.n	800d390 <__sinit+0xc>
 800d3aa:	bf00      	nop
 800d3ac:	0800d2f1 	.word	0x0800d2f1
 800d3b0:	20002480 	.word	0x20002480

0800d3b4 <_fwalk_sglue>:
 800d3b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3b8:	4607      	mov	r7, r0
 800d3ba:	4688      	mov	r8, r1
 800d3bc:	4614      	mov	r4, r2
 800d3be:	2600      	movs	r6, #0
 800d3c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d3c4:	f1b9 0901 	subs.w	r9, r9, #1
 800d3c8:	d505      	bpl.n	800d3d6 <_fwalk_sglue+0x22>
 800d3ca:	6824      	ldr	r4, [r4, #0]
 800d3cc:	2c00      	cmp	r4, #0
 800d3ce:	d1f7      	bne.n	800d3c0 <_fwalk_sglue+0xc>
 800d3d0:	4630      	mov	r0, r6
 800d3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3d6:	89ab      	ldrh	r3, [r5, #12]
 800d3d8:	2b01      	cmp	r3, #1
 800d3da:	d907      	bls.n	800d3ec <_fwalk_sglue+0x38>
 800d3dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d3e0:	3301      	adds	r3, #1
 800d3e2:	d003      	beq.n	800d3ec <_fwalk_sglue+0x38>
 800d3e4:	4629      	mov	r1, r5
 800d3e6:	4638      	mov	r0, r7
 800d3e8:	47c0      	blx	r8
 800d3ea:	4306      	orrs	r6, r0
 800d3ec:	3568      	adds	r5, #104	@ 0x68
 800d3ee:	e7e9      	b.n	800d3c4 <_fwalk_sglue+0x10>

0800d3f0 <iprintf>:
 800d3f0:	b40f      	push	{r0, r1, r2, r3}
 800d3f2:	b507      	push	{r0, r1, r2, lr}
 800d3f4:	4906      	ldr	r1, [pc, #24]	@ (800d410 <iprintf+0x20>)
 800d3f6:	ab04      	add	r3, sp, #16
 800d3f8:	6808      	ldr	r0, [r1, #0]
 800d3fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3fe:	6881      	ldr	r1, [r0, #8]
 800d400:	9301      	str	r3, [sp, #4]
 800d402:	f001 fe83 	bl	800f10c <_vfiprintf_r>
 800d406:	b003      	add	sp, #12
 800d408:	f85d eb04 	ldr.w	lr, [sp], #4
 800d40c:	b004      	add	sp, #16
 800d40e:	4770      	bx	lr
 800d410:	200001ac 	.word	0x200001ac

0800d414 <_puts_r>:
 800d414:	6a03      	ldr	r3, [r0, #32]
 800d416:	b570      	push	{r4, r5, r6, lr}
 800d418:	4605      	mov	r5, r0
 800d41a:	460e      	mov	r6, r1
 800d41c:	6884      	ldr	r4, [r0, #8]
 800d41e:	b90b      	cbnz	r3, 800d424 <_puts_r+0x10>
 800d420:	f7ff ffb0 	bl	800d384 <__sinit>
 800d424:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d426:	07db      	lsls	r3, r3, #31
 800d428:	d405      	bmi.n	800d436 <_puts_r+0x22>
 800d42a:	89a3      	ldrh	r3, [r4, #12]
 800d42c:	0598      	lsls	r0, r3, #22
 800d42e:	d402      	bmi.n	800d436 <_puts_r+0x22>
 800d430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d432:	f000 f9d8 	bl	800d7e6 <__retarget_lock_acquire_recursive>
 800d436:	89a3      	ldrh	r3, [r4, #12]
 800d438:	0719      	lsls	r1, r3, #28
 800d43a:	d502      	bpl.n	800d442 <_puts_r+0x2e>
 800d43c:	6923      	ldr	r3, [r4, #16]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d135      	bne.n	800d4ae <_puts_r+0x9a>
 800d442:	4621      	mov	r1, r4
 800d444:	4628      	mov	r0, r5
 800d446:	f000 f8e7 	bl	800d618 <__swsetup_r>
 800d44a:	b380      	cbz	r0, 800d4ae <_puts_r+0x9a>
 800d44c:	f04f 35ff 	mov.w	r5, #4294967295
 800d450:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d452:	07da      	lsls	r2, r3, #31
 800d454:	d405      	bmi.n	800d462 <_puts_r+0x4e>
 800d456:	89a3      	ldrh	r3, [r4, #12]
 800d458:	059b      	lsls	r3, r3, #22
 800d45a:	d402      	bmi.n	800d462 <_puts_r+0x4e>
 800d45c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d45e:	f000 f9c3 	bl	800d7e8 <__retarget_lock_release_recursive>
 800d462:	4628      	mov	r0, r5
 800d464:	bd70      	pop	{r4, r5, r6, pc}
 800d466:	2b00      	cmp	r3, #0
 800d468:	da04      	bge.n	800d474 <_puts_r+0x60>
 800d46a:	69a2      	ldr	r2, [r4, #24]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	dc17      	bgt.n	800d4a0 <_puts_r+0x8c>
 800d470:	290a      	cmp	r1, #10
 800d472:	d015      	beq.n	800d4a0 <_puts_r+0x8c>
 800d474:	6823      	ldr	r3, [r4, #0]
 800d476:	1c5a      	adds	r2, r3, #1
 800d478:	6022      	str	r2, [r4, #0]
 800d47a:	7019      	strb	r1, [r3, #0]
 800d47c:	68a3      	ldr	r3, [r4, #8]
 800d47e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d482:	3b01      	subs	r3, #1
 800d484:	60a3      	str	r3, [r4, #8]
 800d486:	2900      	cmp	r1, #0
 800d488:	d1ed      	bne.n	800d466 <_puts_r+0x52>
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	da11      	bge.n	800d4b2 <_puts_r+0x9e>
 800d48e:	4622      	mov	r2, r4
 800d490:	210a      	movs	r1, #10
 800d492:	4628      	mov	r0, r5
 800d494:	f000 f881 	bl	800d59a <__swbuf_r>
 800d498:	3001      	adds	r0, #1
 800d49a:	d0d7      	beq.n	800d44c <_puts_r+0x38>
 800d49c:	250a      	movs	r5, #10
 800d49e:	e7d7      	b.n	800d450 <_puts_r+0x3c>
 800d4a0:	4622      	mov	r2, r4
 800d4a2:	4628      	mov	r0, r5
 800d4a4:	f000 f879 	bl	800d59a <__swbuf_r>
 800d4a8:	3001      	adds	r0, #1
 800d4aa:	d1e7      	bne.n	800d47c <_puts_r+0x68>
 800d4ac:	e7ce      	b.n	800d44c <_puts_r+0x38>
 800d4ae:	3e01      	subs	r6, #1
 800d4b0:	e7e4      	b.n	800d47c <_puts_r+0x68>
 800d4b2:	6823      	ldr	r3, [r4, #0]
 800d4b4:	1c5a      	adds	r2, r3, #1
 800d4b6:	6022      	str	r2, [r4, #0]
 800d4b8:	220a      	movs	r2, #10
 800d4ba:	701a      	strb	r2, [r3, #0]
 800d4bc:	e7ee      	b.n	800d49c <_puts_r+0x88>
	...

0800d4c0 <puts>:
 800d4c0:	4b02      	ldr	r3, [pc, #8]	@ (800d4cc <puts+0xc>)
 800d4c2:	4601      	mov	r1, r0
 800d4c4:	6818      	ldr	r0, [r3, #0]
 800d4c6:	f7ff bfa5 	b.w	800d414 <_puts_r>
 800d4ca:	bf00      	nop
 800d4cc:	200001ac 	.word	0x200001ac

0800d4d0 <siprintf>:
 800d4d0:	b40e      	push	{r1, r2, r3}
 800d4d2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d4d6:	b510      	push	{r4, lr}
 800d4d8:	2400      	movs	r4, #0
 800d4da:	b09d      	sub	sp, #116	@ 0x74
 800d4dc:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d4de:	9002      	str	r0, [sp, #8]
 800d4e0:	9006      	str	r0, [sp, #24]
 800d4e2:	9107      	str	r1, [sp, #28]
 800d4e4:	9104      	str	r1, [sp, #16]
 800d4e6:	4809      	ldr	r0, [pc, #36]	@ (800d50c <siprintf+0x3c>)
 800d4e8:	4909      	ldr	r1, [pc, #36]	@ (800d510 <siprintf+0x40>)
 800d4ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4ee:	9105      	str	r1, [sp, #20]
 800d4f0:	6800      	ldr	r0, [r0, #0]
 800d4f2:	a902      	add	r1, sp, #8
 800d4f4:	9301      	str	r3, [sp, #4]
 800d4f6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d4f8:	f001 fce4 	bl	800eec4 <_svfiprintf_r>
 800d4fc:	9b02      	ldr	r3, [sp, #8]
 800d4fe:	701c      	strb	r4, [r3, #0]
 800d500:	b01d      	add	sp, #116	@ 0x74
 800d502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d506:	b003      	add	sp, #12
 800d508:	4770      	bx	lr
 800d50a:	bf00      	nop
 800d50c:	200001ac 	.word	0x200001ac
 800d510:	ffff0208 	.word	0xffff0208

0800d514 <__sread>:
 800d514:	b510      	push	{r4, lr}
 800d516:	460c      	mov	r4, r1
 800d518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d51c:	f000 f914 	bl	800d748 <_read_r>
 800d520:	2800      	cmp	r0, #0
 800d522:	bfab      	itete	ge
 800d524:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d526:	89a3      	ldrhlt	r3, [r4, #12]
 800d528:	181b      	addge	r3, r3, r0
 800d52a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d52e:	bfac      	ite	ge
 800d530:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d532:	81a3      	strhlt	r3, [r4, #12]
 800d534:	bd10      	pop	{r4, pc}

0800d536 <__swrite>:
 800d536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d53a:	461f      	mov	r7, r3
 800d53c:	898b      	ldrh	r3, [r1, #12]
 800d53e:	4605      	mov	r5, r0
 800d540:	05db      	lsls	r3, r3, #23
 800d542:	460c      	mov	r4, r1
 800d544:	4616      	mov	r6, r2
 800d546:	d505      	bpl.n	800d554 <__swrite+0x1e>
 800d548:	2302      	movs	r3, #2
 800d54a:	2200      	movs	r2, #0
 800d54c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d550:	f000 f8e8 	bl	800d724 <_lseek_r>
 800d554:	89a3      	ldrh	r3, [r4, #12]
 800d556:	4632      	mov	r2, r6
 800d558:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d55c:	81a3      	strh	r3, [r4, #12]
 800d55e:	4628      	mov	r0, r5
 800d560:	463b      	mov	r3, r7
 800d562:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d56a:	f000 b8ff 	b.w	800d76c <_write_r>

0800d56e <__sseek>:
 800d56e:	b510      	push	{r4, lr}
 800d570:	460c      	mov	r4, r1
 800d572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d576:	f000 f8d5 	bl	800d724 <_lseek_r>
 800d57a:	1c43      	adds	r3, r0, #1
 800d57c:	89a3      	ldrh	r3, [r4, #12]
 800d57e:	bf15      	itete	ne
 800d580:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d582:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d586:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d58a:	81a3      	strheq	r3, [r4, #12]
 800d58c:	bf18      	it	ne
 800d58e:	81a3      	strhne	r3, [r4, #12]
 800d590:	bd10      	pop	{r4, pc}

0800d592 <__sclose>:
 800d592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d596:	f000 b8b5 	b.w	800d704 <_close_r>

0800d59a <__swbuf_r>:
 800d59a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d59c:	460e      	mov	r6, r1
 800d59e:	4614      	mov	r4, r2
 800d5a0:	4605      	mov	r5, r0
 800d5a2:	b118      	cbz	r0, 800d5ac <__swbuf_r+0x12>
 800d5a4:	6a03      	ldr	r3, [r0, #32]
 800d5a6:	b90b      	cbnz	r3, 800d5ac <__swbuf_r+0x12>
 800d5a8:	f7ff feec 	bl	800d384 <__sinit>
 800d5ac:	69a3      	ldr	r3, [r4, #24]
 800d5ae:	60a3      	str	r3, [r4, #8]
 800d5b0:	89a3      	ldrh	r3, [r4, #12]
 800d5b2:	071a      	lsls	r2, r3, #28
 800d5b4:	d501      	bpl.n	800d5ba <__swbuf_r+0x20>
 800d5b6:	6923      	ldr	r3, [r4, #16]
 800d5b8:	b943      	cbnz	r3, 800d5cc <__swbuf_r+0x32>
 800d5ba:	4621      	mov	r1, r4
 800d5bc:	4628      	mov	r0, r5
 800d5be:	f000 f82b 	bl	800d618 <__swsetup_r>
 800d5c2:	b118      	cbz	r0, 800d5cc <__swbuf_r+0x32>
 800d5c4:	f04f 37ff 	mov.w	r7, #4294967295
 800d5c8:	4638      	mov	r0, r7
 800d5ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5cc:	6823      	ldr	r3, [r4, #0]
 800d5ce:	6922      	ldr	r2, [r4, #16]
 800d5d0:	b2f6      	uxtb	r6, r6
 800d5d2:	1a98      	subs	r0, r3, r2
 800d5d4:	6963      	ldr	r3, [r4, #20]
 800d5d6:	4637      	mov	r7, r6
 800d5d8:	4283      	cmp	r3, r0
 800d5da:	dc05      	bgt.n	800d5e8 <__swbuf_r+0x4e>
 800d5dc:	4621      	mov	r1, r4
 800d5de:	4628      	mov	r0, r5
 800d5e0:	f001 ff2c 	bl	800f43c <_fflush_r>
 800d5e4:	2800      	cmp	r0, #0
 800d5e6:	d1ed      	bne.n	800d5c4 <__swbuf_r+0x2a>
 800d5e8:	68a3      	ldr	r3, [r4, #8]
 800d5ea:	3b01      	subs	r3, #1
 800d5ec:	60a3      	str	r3, [r4, #8]
 800d5ee:	6823      	ldr	r3, [r4, #0]
 800d5f0:	1c5a      	adds	r2, r3, #1
 800d5f2:	6022      	str	r2, [r4, #0]
 800d5f4:	701e      	strb	r6, [r3, #0]
 800d5f6:	6962      	ldr	r2, [r4, #20]
 800d5f8:	1c43      	adds	r3, r0, #1
 800d5fa:	429a      	cmp	r2, r3
 800d5fc:	d004      	beq.n	800d608 <__swbuf_r+0x6e>
 800d5fe:	89a3      	ldrh	r3, [r4, #12]
 800d600:	07db      	lsls	r3, r3, #31
 800d602:	d5e1      	bpl.n	800d5c8 <__swbuf_r+0x2e>
 800d604:	2e0a      	cmp	r6, #10
 800d606:	d1df      	bne.n	800d5c8 <__swbuf_r+0x2e>
 800d608:	4621      	mov	r1, r4
 800d60a:	4628      	mov	r0, r5
 800d60c:	f001 ff16 	bl	800f43c <_fflush_r>
 800d610:	2800      	cmp	r0, #0
 800d612:	d0d9      	beq.n	800d5c8 <__swbuf_r+0x2e>
 800d614:	e7d6      	b.n	800d5c4 <__swbuf_r+0x2a>
	...

0800d618 <__swsetup_r>:
 800d618:	b538      	push	{r3, r4, r5, lr}
 800d61a:	4b29      	ldr	r3, [pc, #164]	@ (800d6c0 <__swsetup_r+0xa8>)
 800d61c:	4605      	mov	r5, r0
 800d61e:	6818      	ldr	r0, [r3, #0]
 800d620:	460c      	mov	r4, r1
 800d622:	b118      	cbz	r0, 800d62c <__swsetup_r+0x14>
 800d624:	6a03      	ldr	r3, [r0, #32]
 800d626:	b90b      	cbnz	r3, 800d62c <__swsetup_r+0x14>
 800d628:	f7ff feac 	bl	800d384 <__sinit>
 800d62c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d630:	0719      	lsls	r1, r3, #28
 800d632:	d422      	bmi.n	800d67a <__swsetup_r+0x62>
 800d634:	06da      	lsls	r2, r3, #27
 800d636:	d407      	bmi.n	800d648 <__swsetup_r+0x30>
 800d638:	2209      	movs	r2, #9
 800d63a:	602a      	str	r2, [r5, #0]
 800d63c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d640:	f04f 30ff 	mov.w	r0, #4294967295
 800d644:	81a3      	strh	r3, [r4, #12]
 800d646:	e033      	b.n	800d6b0 <__swsetup_r+0x98>
 800d648:	0758      	lsls	r0, r3, #29
 800d64a:	d512      	bpl.n	800d672 <__swsetup_r+0x5a>
 800d64c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d64e:	b141      	cbz	r1, 800d662 <__swsetup_r+0x4a>
 800d650:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d654:	4299      	cmp	r1, r3
 800d656:	d002      	beq.n	800d65e <__swsetup_r+0x46>
 800d658:	4628      	mov	r0, r5
 800d65a:	f000 ff41 	bl	800e4e0 <_free_r>
 800d65e:	2300      	movs	r3, #0
 800d660:	6363      	str	r3, [r4, #52]	@ 0x34
 800d662:	89a3      	ldrh	r3, [r4, #12]
 800d664:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d668:	81a3      	strh	r3, [r4, #12]
 800d66a:	2300      	movs	r3, #0
 800d66c:	6063      	str	r3, [r4, #4]
 800d66e:	6923      	ldr	r3, [r4, #16]
 800d670:	6023      	str	r3, [r4, #0]
 800d672:	89a3      	ldrh	r3, [r4, #12]
 800d674:	f043 0308 	orr.w	r3, r3, #8
 800d678:	81a3      	strh	r3, [r4, #12]
 800d67a:	6923      	ldr	r3, [r4, #16]
 800d67c:	b94b      	cbnz	r3, 800d692 <__swsetup_r+0x7a>
 800d67e:	89a3      	ldrh	r3, [r4, #12]
 800d680:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d688:	d003      	beq.n	800d692 <__swsetup_r+0x7a>
 800d68a:	4621      	mov	r1, r4
 800d68c:	4628      	mov	r0, r5
 800d68e:	f001 ff22 	bl	800f4d6 <__smakebuf_r>
 800d692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d696:	f013 0201 	ands.w	r2, r3, #1
 800d69a:	d00a      	beq.n	800d6b2 <__swsetup_r+0x9a>
 800d69c:	2200      	movs	r2, #0
 800d69e:	60a2      	str	r2, [r4, #8]
 800d6a0:	6962      	ldr	r2, [r4, #20]
 800d6a2:	4252      	negs	r2, r2
 800d6a4:	61a2      	str	r2, [r4, #24]
 800d6a6:	6922      	ldr	r2, [r4, #16]
 800d6a8:	b942      	cbnz	r2, 800d6bc <__swsetup_r+0xa4>
 800d6aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d6ae:	d1c5      	bne.n	800d63c <__swsetup_r+0x24>
 800d6b0:	bd38      	pop	{r3, r4, r5, pc}
 800d6b2:	0799      	lsls	r1, r3, #30
 800d6b4:	bf58      	it	pl
 800d6b6:	6962      	ldrpl	r2, [r4, #20]
 800d6b8:	60a2      	str	r2, [r4, #8]
 800d6ba:	e7f4      	b.n	800d6a6 <__swsetup_r+0x8e>
 800d6bc:	2000      	movs	r0, #0
 800d6be:	e7f7      	b.n	800d6b0 <__swsetup_r+0x98>
 800d6c0:	200001ac 	.word	0x200001ac

0800d6c4 <memset>:
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	4402      	add	r2, r0
 800d6c8:	4293      	cmp	r3, r2
 800d6ca:	d100      	bne.n	800d6ce <memset+0xa>
 800d6cc:	4770      	bx	lr
 800d6ce:	f803 1b01 	strb.w	r1, [r3], #1
 800d6d2:	e7f9      	b.n	800d6c8 <memset+0x4>

0800d6d4 <strncpy>:
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	b510      	push	{r4, lr}
 800d6d8:	3901      	subs	r1, #1
 800d6da:	b132      	cbz	r2, 800d6ea <strncpy+0x16>
 800d6dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d6e0:	3a01      	subs	r2, #1
 800d6e2:	f803 4b01 	strb.w	r4, [r3], #1
 800d6e6:	2c00      	cmp	r4, #0
 800d6e8:	d1f7      	bne.n	800d6da <strncpy+0x6>
 800d6ea:	2100      	movs	r1, #0
 800d6ec:	441a      	add	r2, r3
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d100      	bne.n	800d6f4 <strncpy+0x20>
 800d6f2:	bd10      	pop	{r4, pc}
 800d6f4:	f803 1b01 	strb.w	r1, [r3], #1
 800d6f8:	e7f9      	b.n	800d6ee <strncpy+0x1a>
	...

0800d6fc <_localeconv_r>:
 800d6fc:	4800      	ldr	r0, [pc, #0]	@ (800d700 <_localeconv_r+0x4>)
 800d6fe:	4770      	bx	lr
 800d700:	20000130 	.word	0x20000130

0800d704 <_close_r>:
 800d704:	b538      	push	{r3, r4, r5, lr}
 800d706:	2300      	movs	r3, #0
 800d708:	4d05      	ldr	r5, [pc, #20]	@ (800d720 <_close_r+0x1c>)
 800d70a:	4604      	mov	r4, r0
 800d70c:	4608      	mov	r0, r1
 800d70e:	602b      	str	r3, [r5, #0]
 800d710:	f7f4 fb65 	bl	8001dde <_close>
 800d714:	1c43      	adds	r3, r0, #1
 800d716:	d102      	bne.n	800d71e <_close_r+0x1a>
 800d718:	682b      	ldr	r3, [r5, #0]
 800d71a:	b103      	cbz	r3, 800d71e <_close_r+0x1a>
 800d71c:	6023      	str	r3, [r4, #0]
 800d71e:	bd38      	pop	{r3, r4, r5, pc}
 800d720:	20002484 	.word	0x20002484

0800d724 <_lseek_r>:
 800d724:	b538      	push	{r3, r4, r5, lr}
 800d726:	4604      	mov	r4, r0
 800d728:	4608      	mov	r0, r1
 800d72a:	4611      	mov	r1, r2
 800d72c:	2200      	movs	r2, #0
 800d72e:	4d05      	ldr	r5, [pc, #20]	@ (800d744 <_lseek_r+0x20>)
 800d730:	602a      	str	r2, [r5, #0]
 800d732:	461a      	mov	r2, r3
 800d734:	f7f4 fb77 	bl	8001e26 <_lseek>
 800d738:	1c43      	adds	r3, r0, #1
 800d73a:	d102      	bne.n	800d742 <_lseek_r+0x1e>
 800d73c:	682b      	ldr	r3, [r5, #0]
 800d73e:	b103      	cbz	r3, 800d742 <_lseek_r+0x1e>
 800d740:	6023      	str	r3, [r4, #0]
 800d742:	bd38      	pop	{r3, r4, r5, pc}
 800d744:	20002484 	.word	0x20002484

0800d748 <_read_r>:
 800d748:	b538      	push	{r3, r4, r5, lr}
 800d74a:	4604      	mov	r4, r0
 800d74c:	4608      	mov	r0, r1
 800d74e:	4611      	mov	r1, r2
 800d750:	2200      	movs	r2, #0
 800d752:	4d05      	ldr	r5, [pc, #20]	@ (800d768 <_read_r+0x20>)
 800d754:	602a      	str	r2, [r5, #0]
 800d756:	461a      	mov	r2, r3
 800d758:	f7f4 fb08 	bl	8001d6c <_read>
 800d75c:	1c43      	adds	r3, r0, #1
 800d75e:	d102      	bne.n	800d766 <_read_r+0x1e>
 800d760:	682b      	ldr	r3, [r5, #0]
 800d762:	b103      	cbz	r3, 800d766 <_read_r+0x1e>
 800d764:	6023      	str	r3, [r4, #0]
 800d766:	bd38      	pop	{r3, r4, r5, pc}
 800d768:	20002484 	.word	0x20002484

0800d76c <_write_r>:
 800d76c:	b538      	push	{r3, r4, r5, lr}
 800d76e:	4604      	mov	r4, r0
 800d770:	4608      	mov	r0, r1
 800d772:	4611      	mov	r1, r2
 800d774:	2200      	movs	r2, #0
 800d776:	4d05      	ldr	r5, [pc, #20]	@ (800d78c <_write_r+0x20>)
 800d778:	602a      	str	r2, [r5, #0]
 800d77a:	461a      	mov	r2, r3
 800d77c:	f7f4 fb13 	bl	8001da6 <_write>
 800d780:	1c43      	adds	r3, r0, #1
 800d782:	d102      	bne.n	800d78a <_write_r+0x1e>
 800d784:	682b      	ldr	r3, [r5, #0]
 800d786:	b103      	cbz	r3, 800d78a <_write_r+0x1e>
 800d788:	6023      	str	r3, [r4, #0]
 800d78a:	bd38      	pop	{r3, r4, r5, pc}
 800d78c:	20002484 	.word	0x20002484

0800d790 <__errno>:
 800d790:	4b01      	ldr	r3, [pc, #4]	@ (800d798 <__errno+0x8>)
 800d792:	6818      	ldr	r0, [r3, #0]
 800d794:	4770      	bx	lr
 800d796:	bf00      	nop
 800d798:	200001ac 	.word	0x200001ac

0800d79c <__libc_init_array>:
 800d79c:	b570      	push	{r4, r5, r6, lr}
 800d79e:	2600      	movs	r6, #0
 800d7a0:	4d0c      	ldr	r5, [pc, #48]	@ (800d7d4 <__libc_init_array+0x38>)
 800d7a2:	4c0d      	ldr	r4, [pc, #52]	@ (800d7d8 <__libc_init_array+0x3c>)
 800d7a4:	1b64      	subs	r4, r4, r5
 800d7a6:	10a4      	asrs	r4, r4, #2
 800d7a8:	42a6      	cmp	r6, r4
 800d7aa:	d109      	bne.n	800d7c0 <__libc_init_array+0x24>
 800d7ac:	f002 f864 	bl	800f878 <_init>
 800d7b0:	2600      	movs	r6, #0
 800d7b2:	4d0a      	ldr	r5, [pc, #40]	@ (800d7dc <__libc_init_array+0x40>)
 800d7b4:	4c0a      	ldr	r4, [pc, #40]	@ (800d7e0 <__libc_init_array+0x44>)
 800d7b6:	1b64      	subs	r4, r4, r5
 800d7b8:	10a4      	asrs	r4, r4, #2
 800d7ba:	42a6      	cmp	r6, r4
 800d7bc:	d105      	bne.n	800d7ca <__libc_init_array+0x2e>
 800d7be:	bd70      	pop	{r4, r5, r6, pc}
 800d7c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7c4:	4798      	blx	r3
 800d7c6:	3601      	adds	r6, #1
 800d7c8:	e7ee      	b.n	800d7a8 <__libc_init_array+0xc>
 800d7ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7ce:	4798      	blx	r3
 800d7d0:	3601      	adds	r6, #1
 800d7d2:	e7f2      	b.n	800d7ba <__libc_init_array+0x1e>
 800d7d4:	0800fd58 	.word	0x0800fd58
 800d7d8:	0800fd58 	.word	0x0800fd58
 800d7dc:	0800fd58 	.word	0x0800fd58
 800d7e0:	0800fd5c 	.word	0x0800fd5c

0800d7e4 <__retarget_lock_init_recursive>:
 800d7e4:	4770      	bx	lr

0800d7e6 <__retarget_lock_acquire_recursive>:
 800d7e6:	4770      	bx	lr

0800d7e8 <__retarget_lock_release_recursive>:
 800d7e8:	4770      	bx	lr

0800d7ea <memchr>:
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	b510      	push	{r4, lr}
 800d7ee:	b2c9      	uxtb	r1, r1
 800d7f0:	4402      	add	r2, r0
 800d7f2:	4293      	cmp	r3, r2
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	d101      	bne.n	800d7fc <memchr+0x12>
 800d7f8:	2000      	movs	r0, #0
 800d7fa:	e003      	b.n	800d804 <memchr+0x1a>
 800d7fc:	7804      	ldrb	r4, [r0, #0]
 800d7fe:	3301      	adds	r3, #1
 800d800:	428c      	cmp	r4, r1
 800d802:	d1f6      	bne.n	800d7f2 <memchr+0x8>
 800d804:	bd10      	pop	{r4, pc}

0800d806 <memcpy>:
 800d806:	440a      	add	r2, r1
 800d808:	4291      	cmp	r1, r2
 800d80a:	f100 33ff 	add.w	r3, r0, #4294967295
 800d80e:	d100      	bne.n	800d812 <memcpy+0xc>
 800d810:	4770      	bx	lr
 800d812:	b510      	push	{r4, lr}
 800d814:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d818:	4291      	cmp	r1, r2
 800d81a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d81e:	d1f9      	bne.n	800d814 <memcpy+0xe>
 800d820:	bd10      	pop	{r4, pc}

0800d822 <quorem>:
 800d822:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d826:	6903      	ldr	r3, [r0, #16]
 800d828:	690c      	ldr	r4, [r1, #16]
 800d82a:	4607      	mov	r7, r0
 800d82c:	42a3      	cmp	r3, r4
 800d82e:	db7e      	blt.n	800d92e <quorem+0x10c>
 800d830:	3c01      	subs	r4, #1
 800d832:	00a3      	lsls	r3, r4, #2
 800d834:	f100 0514 	add.w	r5, r0, #20
 800d838:	f101 0814 	add.w	r8, r1, #20
 800d83c:	9300      	str	r3, [sp, #0]
 800d83e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d842:	9301      	str	r3, [sp, #4]
 800d844:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d848:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d84c:	3301      	adds	r3, #1
 800d84e:	429a      	cmp	r2, r3
 800d850:	fbb2 f6f3 	udiv	r6, r2, r3
 800d854:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d858:	d32e      	bcc.n	800d8b8 <quorem+0x96>
 800d85a:	f04f 0a00 	mov.w	sl, #0
 800d85e:	46c4      	mov	ip, r8
 800d860:	46ae      	mov	lr, r5
 800d862:	46d3      	mov	fp, sl
 800d864:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d868:	b298      	uxth	r0, r3
 800d86a:	fb06 a000 	mla	r0, r6, r0, sl
 800d86e:	0c1b      	lsrs	r3, r3, #16
 800d870:	0c02      	lsrs	r2, r0, #16
 800d872:	fb06 2303 	mla	r3, r6, r3, r2
 800d876:	f8de 2000 	ldr.w	r2, [lr]
 800d87a:	b280      	uxth	r0, r0
 800d87c:	b292      	uxth	r2, r2
 800d87e:	1a12      	subs	r2, r2, r0
 800d880:	445a      	add	r2, fp
 800d882:	f8de 0000 	ldr.w	r0, [lr]
 800d886:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d88a:	b29b      	uxth	r3, r3
 800d88c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d890:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d894:	b292      	uxth	r2, r2
 800d896:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d89a:	45e1      	cmp	r9, ip
 800d89c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d8a0:	f84e 2b04 	str.w	r2, [lr], #4
 800d8a4:	d2de      	bcs.n	800d864 <quorem+0x42>
 800d8a6:	9b00      	ldr	r3, [sp, #0]
 800d8a8:	58eb      	ldr	r3, [r5, r3]
 800d8aa:	b92b      	cbnz	r3, 800d8b8 <quorem+0x96>
 800d8ac:	9b01      	ldr	r3, [sp, #4]
 800d8ae:	3b04      	subs	r3, #4
 800d8b0:	429d      	cmp	r5, r3
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	d32f      	bcc.n	800d916 <quorem+0xf4>
 800d8b6:	613c      	str	r4, [r7, #16]
 800d8b8:	4638      	mov	r0, r7
 800d8ba:	f001 f993 	bl	800ebe4 <__mcmp>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	db25      	blt.n	800d90e <quorem+0xec>
 800d8c2:	4629      	mov	r1, r5
 800d8c4:	2000      	movs	r0, #0
 800d8c6:	f858 2b04 	ldr.w	r2, [r8], #4
 800d8ca:	f8d1 c000 	ldr.w	ip, [r1]
 800d8ce:	fa1f fe82 	uxth.w	lr, r2
 800d8d2:	fa1f f38c 	uxth.w	r3, ip
 800d8d6:	eba3 030e 	sub.w	r3, r3, lr
 800d8da:	4403      	add	r3, r0
 800d8dc:	0c12      	lsrs	r2, r2, #16
 800d8de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d8e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d8e6:	b29b      	uxth	r3, r3
 800d8e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8ec:	45c1      	cmp	r9, r8
 800d8ee:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d8f2:	f841 3b04 	str.w	r3, [r1], #4
 800d8f6:	d2e6      	bcs.n	800d8c6 <quorem+0xa4>
 800d8f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d8fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d900:	b922      	cbnz	r2, 800d90c <quorem+0xea>
 800d902:	3b04      	subs	r3, #4
 800d904:	429d      	cmp	r5, r3
 800d906:	461a      	mov	r2, r3
 800d908:	d30b      	bcc.n	800d922 <quorem+0x100>
 800d90a:	613c      	str	r4, [r7, #16]
 800d90c:	3601      	adds	r6, #1
 800d90e:	4630      	mov	r0, r6
 800d910:	b003      	add	sp, #12
 800d912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d916:	6812      	ldr	r2, [r2, #0]
 800d918:	3b04      	subs	r3, #4
 800d91a:	2a00      	cmp	r2, #0
 800d91c:	d1cb      	bne.n	800d8b6 <quorem+0x94>
 800d91e:	3c01      	subs	r4, #1
 800d920:	e7c6      	b.n	800d8b0 <quorem+0x8e>
 800d922:	6812      	ldr	r2, [r2, #0]
 800d924:	3b04      	subs	r3, #4
 800d926:	2a00      	cmp	r2, #0
 800d928:	d1ef      	bne.n	800d90a <quorem+0xe8>
 800d92a:	3c01      	subs	r4, #1
 800d92c:	e7ea      	b.n	800d904 <quorem+0xe2>
 800d92e:	2000      	movs	r0, #0
 800d930:	e7ee      	b.n	800d910 <quorem+0xee>
 800d932:	0000      	movs	r0, r0
 800d934:	0000      	movs	r0, r0
	...

0800d938 <_dtoa_r>:
 800d938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d93c:	4614      	mov	r4, r2
 800d93e:	461d      	mov	r5, r3
 800d940:	69c7      	ldr	r7, [r0, #28]
 800d942:	b097      	sub	sp, #92	@ 0x5c
 800d944:	4681      	mov	r9, r0
 800d946:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d94a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800d94c:	b97f      	cbnz	r7, 800d96e <_dtoa_r+0x36>
 800d94e:	2010      	movs	r0, #16
 800d950:	f000 fe0e 	bl	800e570 <malloc>
 800d954:	4602      	mov	r2, r0
 800d956:	f8c9 001c 	str.w	r0, [r9, #28]
 800d95a:	b920      	cbnz	r0, 800d966 <_dtoa_r+0x2e>
 800d95c:	21ef      	movs	r1, #239	@ 0xef
 800d95e:	4bac      	ldr	r3, [pc, #688]	@ (800dc10 <_dtoa_r+0x2d8>)
 800d960:	48ac      	ldr	r0, [pc, #688]	@ (800dc14 <_dtoa_r+0x2dc>)
 800d962:	f001 fe41 	bl	800f5e8 <__assert_func>
 800d966:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d96a:	6007      	str	r7, [r0, #0]
 800d96c:	60c7      	str	r7, [r0, #12]
 800d96e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d972:	6819      	ldr	r1, [r3, #0]
 800d974:	b159      	cbz	r1, 800d98e <_dtoa_r+0x56>
 800d976:	685a      	ldr	r2, [r3, #4]
 800d978:	2301      	movs	r3, #1
 800d97a:	4093      	lsls	r3, r2
 800d97c:	604a      	str	r2, [r1, #4]
 800d97e:	608b      	str	r3, [r1, #8]
 800d980:	4648      	mov	r0, r9
 800d982:	f000 fefd 	bl	800e780 <_Bfree>
 800d986:	2200      	movs	r2, #0
 800d988:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d98c:	601a      	str	r2, [r3, #0]
 800d98e:	1e2b      	subs	r3, r5, #0
 800d990:	bfaf      	iteee	ge
 800d992:	2300      	movge	r3, #0
 800d994:	2201      	movlt	r2, #1
 800d996:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d99a:	9307      	strlt	r3, [sp, #28]
 800d99c:	bfa8      	it	ge
 800d99e:	6033      	strge	r3, [r6, #0]
 800d9a0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d9a4:	4b9c      	ldr	r3, [pc, #624]	@ (800dc18 <_dtoa_r+0x2e0>)
 800d9a6:	bfb8      	it	lt
 800d9a8:	6032      	strlt	r2, [r6, #0]
 800d9aa:	ea33 0308 	bics.w	r3, r3, r8
 800d9ae:	d112      	bne.n	800d9d6 <_dtoa_r+0x9e>
 800d9b0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d9b4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d9b6:	6013      	str	r3, [r2, #0]
 800d9b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d9bc:	4323      	orrs	r3, r4
 800d9be:	f000 855e 	beq.w	800e47e <_dtoa_r+0xb46>
 800d9c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d9c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800dc1c <_dtoa_r+0x2e4>
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	f000 8560 	beq.w	800e48e <_dtoa_r+0xb56>
 800d9ce:	f10a 0303 	add.w	r3, sl, #3
 800d9d2:	f000 bd5a 	b.w	800e48a <_dtoa_r+0xb52>
 800d9d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d9da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d9de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	f7f3 f84f 	bl	8000a88 <__aeabi_dcmpeq>
 800d9ea:	4607      	mov	r7, r0
 800d9ec:	b158      	cbz	r0, 800da06 <_dtoa_r+0xce>
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d9f2:	6013      	str	r3, [r2, #0]
 800d9f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d9f6:	b113      	cbz	r3, 800d9fe <_dtoa_r+0xc6>
 800d9f8:	4b89      	ldr	r3, [pc, #548]	@ (800dc20 <_dtoa_r+0x2e8>)
 800d9fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d9fc:	6013      	str	r3, [r2, #0]
 800d9fe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800dc24 <_dtoa_r+0x2ec>
 800da02:	f000 bd44 	b.w	800e48e <_dtoa_r+0xb56>
 800da06:	ab14      	add	r3, sp, #80	@ 0x50
 800da08:	9301      	str	r3, [sp, #4]
 800da0a:	ab15      	add	r3, sp, #84	@ 0x54
 800da0c:	9300      	str	r3, [sp, #0]
 800da0e:	4648      	mov	r0, r9
 800da10:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800da14:	f001 f996 	bl	800ed44 <__d2b>
 800da18:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800da1c:	9003      	str	r0, [sp, #12]
 800da1e:	2e00      	cmp	r6, #0
 800da20:	d078      	beq.n	800db14 <_dtoa_r+0x1dc>
 800da22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800da26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da28:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800da2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da30:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800da34:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800da38:	9712      	str	r7, [sp, #72]	@ 0x48
 800da3a:	4619      	mov	r1, r3
 800da3c:	2200      	movs	r2, #0
 800da3e:	4b7a      	ldr	r3, [pc, #488]	@ (800dc28 <_dtoa_r+0x2f0>)
 800da40:	f7f2 fc02 	bl	8000248 <__aeabi_dsub>
 800da44:	a36c      	add	r3, pc, #432	@ (adr r3, 800dbf8 <_dtoa_r+0x2c0>)
 800da46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da4a:	f7f2 fdb5 	bl	80005b8 <__aeabi_dmul>
 800da4e:	a36c      	add	r3, pc, #432	@ (adr r3, 800dc00 <_dtoa_r+0x2c8>)
 800da50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da54:	f7f2 fbfa 	bl	800024c <__adddf3>
 800da58:	4604      	mov	r4, r0
 800da5a:	4630      	mov	r0, r6
 800da5c:	460d      	mov	r5, r1
 800da5e:	f7f2 fd41 	bl	80004e4 <__aeabi_i2d>
 800da62:	a369      	add	r3, pc, #420	@ (adr r3, 800dc08 <_dtoa_r+0x2d0>)
 800da64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da68:	f7f2 fda6 	bl	80005b8 <__aeabi_dmul>
 800da6c:	4602      	mov	r2, r0
 800da6e:	460b      	mov	r3, r1
 800da70:	4620      	mov	r0, r4
 800da72:	4629      	mov	r1, r5
 800da74:	f7f2 fbea 	bl	800024c <__adddf3>
 800da78:	4604      	mov	r4, r0
 800da7a:	460d      	mov	r5, r1
 800da7c:	f7f3 f84c 	bl	8000b18 <__aeabi_d2iz>
 800da80:	2200      	movs	r2, #0
 800da82:	4607      	mov	r7, r0
 800da84:	2300      	movs	r3, #0
 800da86:	4620      	mov	r0, r4
 800da88:	4629      	mov	r1, r5
 800da8a:	f7f3 f807 	bl	8000a9c <__aeabi_dcmplt>
 800da8e:	b140      	cbz	r0, 800daa2 <_dtoa_r+0x16a>
 800da90:	4638      	mov	r0, r7
 800da92:	f7f2 fd27 	bl	80004e4 <__aeabi_i2d>
 800da96:	4622      	mov	r2, r4
 800da98:	462b      	mov	r3, r5
 800da9a:	f7f2 fff5 	bl	8000a88 <__aeabi_dcmpeq>
 800da9e:	b900      	cbnz	r0, 800daa2 <_dtoa_r+0x16a>
 800daa0:	3f01      	subs	r7, #1
 800daa2:	2f16      	cmp	r7, #22
 800daa4:	d854      	bhi.n	800db50 <_dtoa_r+0x218>
 800daa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800daaa:	4b60      	ldr	r3, [pc, #384]	@ (800dc2c <_dtoa_r+0x2f4>)
 800daac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dab4:	f7f2 fff2 	bl	8000a9c <__aeabi_dcmplt>
 800dab8:	2800      	cmp	r0, #0
 800daba:	d04b      	beq.n	800db54 <_dtoa_r+0x21c>
 800dabc:	2300      	movs	r3, #0
 800dabe:	3f01      	subs	r7, #1
 800dac0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dac2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dac4:	1b9b      	subs	r3, r3, r6
 800dac6:	1e5a      	subs	r2, r3, #1
 800dac8:	bf49      	itett	mi
 800daca:	f1c3 0301 	rsbmi	r3, r3, #1
 800dace:	2300      	movpl	r3, #0
 800dad0:	9304      	strmi	r3, [sp, #16]
 800dad2:	2300      	movmi	r3, #0
 800dad4:	9209      	str	r2, [sp, #36]	@ 0x24
 800dad6:	bf54      	ite	pl
 800dad8:	9304      	strpl	r3, [sp, #16]
 800dada:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800dadc:	2f00      	cmp	r7, #0
 800dade:	db3b      	blt.n	800db58 <_dtoa_r+0x220>
 800dae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dae2:	970e      	str	r7, [sp, #56]	@ 0x38
 800dae4:	443b      	add	r3, r7
 800dae6:	9309      	str	r3, [sp, #36]	@ 0x24
 800dae8:	2300      	movs	r3, #0
 800daea:	930a      	str	r3, [sp, #40]	@ 0x28
 800daec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800daee:	2b09      	cmp	r3, #9
 800daf0:	d865      	bhi.n	800dbbe <_dtoa_r+0x286>
 800daf2:	2b05      	cmp	r3, #5
 800daf4:	bfc4      	itt	gt
 800daf6:	3b04      	subgt	r3, #4
 800daf8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800dafa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dafc:	bfc8      	it	gt
 800dafe:	2400      	movgt	r4, #0
 800db00:	f1a3 0302 	sub.w	r3, r3, #2
 800db04:	bfd8      	it	le
 800db06:	2401      	movle	r4, #1
 800db08:	2b03      	cmp	r3, #3
 800db0a:	d864      	bhi.n	800dbd6 <_dtoa_r+0x29e>
 800db0c:	e8df f003 	tbb	[pc, r3]
 800db10:	2c385553 	.word	0x2c385553
 800db14:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800db18:	441e      	add	r6, r3
 800db1a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800db1e:	2b20      	cmp	r3, #32
 800db20:	bfc1      	itttt	gt
 800db22:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800db26:	fa08 f803 	lslgt.w	r8, r8, r3
 800db2a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800db2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800db32:	bfd6      	itet	le
 800db34:	f1c3 0320 	rsble	r3, r3, #32
 800db38:	ea48 0003 	orrgt.w	r0, r8, r3
 800db3c:	fa04 f003 	lslle.w	r0, r4, r3
 800db40:	f7f2 fcc0 	bl	80004c4 <__aeabi_ui2d>
 800db44:	2201      	movs	r2, #1
 800db46:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800db4a:	3e01      	subs	r6, #1
 800db4c:	9212      	str	r2, [sp, #72]	@ 0x48
 800db4e:	e774      	b.n	800da3a <_dtoa_r+0x102>
 800db50:	2301      	movs	r3, #1
 800db52:	e7b5      	b.n	800dac0 <_dtoa_r+0x188>
 800db54:	900f      	str	r0, [sp, #60]	@ 0x3c
 800db56:	e7b4      	b.n	800dac2 <_dtoa_r+0x18a>
 800db58:	9b04      	ldr	r3, [sp, #16]
 800db5a:	1bdb      	subs	r3, r3, r7
 800db5c:	9304      	str	r3, [sp, #16]
 800db5e:	427b      	negs	r3, r7
 800db60:	930a      	str	r3, [sp, #40]	@ 0x28
 800db62:	2300      	movs	r3, #0
 800db64:	930e      	str	r3, [sp, #56]	@ 0x38
 800db66:	e7c1      	b.n	800daec <_dtoa_r+0x1b4>
 800db68:	2301      	movs	r3, #1
 800db6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800db6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db6e:	eb07 0b03 	add.w	fp, r7, r3
 800db72:	f10b 0301 	add.w	r3, fp, #1
 800db76:	2b01      	cmp	r3, #1
 800db78:	9308      	str	r3, [sp, #32]
 800db7a:	bfb8      	it	lt
 800db7c:	2301      	movlt	r3, #1
 800db7e:	e006      	b.n	800db8e <_dtoa_r+0x256>
 800db80:	2301      	movs	r3, #1
 800db82:	930b      	str	r3, [sp, #44]	@ 0x2c
 800db84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db86:	2b00      	cmp	r3, #0
 800db88:	dd28      	ble.n	800dbdc <_dtoa_r+0x2a4>
 800db8a:	469b      	mov	fp, r3
 800db8c:	9308      	str	r3, [sp, #32]
 800db8e:	2100      	movs	r1, #0
 800db90:	2204      	movs	r2, #4
 800db92:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800db96:	f102 0514 	add.w	r5, r2, #20
 800db9a:	429d      	cmp	r5, r3
 800db9c:	d926      	bls.n	800dbec <_dtoa_r+0x2b4>
 800db9e:	6041      	str	r1, [r0, #4]
 800dba0:	4648      	mov	r0, r9
 800dba2:	f000 fdad 	bl	800e700 <_Balloc>
 800dba6:	4682      	mov	sl, r0
 800dba8:	2800      	cmp	r0, #0
 800dbaa:	d143      	bne.n	800dc34 <_dtoa_r+0x2fc>
 800dbac:	4602      	mov	r2, r0
 800dbae:	f240 11af 	movw	r1, #431	@ 0x1af
 800dbb2:	4b1f      	ldr	r3, [pc, #124]	@ (800dc30 <_dtoa_r+0x2f8>)
 800dbb4:	e6d4      	b.n	800d960 <_dtoa_r+0x28>
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	e7e3      	b.n	800db82 <_dtoa_r+0x24a>
 800dbba:	2300      	movs	r3, #0
 800dbbc:	e7d5      	b.n	800db6a <_dtoa_r+0x232>
 800dbbe:	2401      	movs	r4, #1
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dbc4:	9320      	str	r3, [sp, #128]	@ 0x80
 800dbc6:	f04f 3bff 	mov.w	fp, #4294967295
 800dbca:	2200      	movs	r2, #0
 800dbcc:	2312      	movs	r3, #18
 800dbce:	f8cd b020 	str.w	fp, [sp, #32]
 800dbd2:	9221      	str	r2, [sp, #132]	@ 0x84
 800dbd4:	e7db      	b.n	800db8e <_dtoa_r+0x256>
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dbda:	e7f4      	b.n	800dbc6 <_dtoa_r+0x28e>
 800dbdc:	f04f 0b01 	mov.w	fp, #1
 800dbe0:	465b      	mov	r3, fp
 800dbe2:	f8cd b020 	str.w	fp, [sp, #32]
 800dbe6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800dbea:	e7d0      	b.n	800db8e <_dtoa_r+0x256>
 800dbec:	3101      	adds	r1, #1
 800dbee:	0052      	lsls	r2, r2, #1
 800dbf0:	e7d1      	b.n	800db96 <_dtoa_r+0x25e>
 800dbf2:	bf00      	nop
 800dbf4:	f3af 8000 	nop.w
 800dbf8:	636f4361 	.word	0x636f4361
 800dbfc:	3fd287a7 	.word	0x3fd287a7
 800dc00:	8b60c8b3 	.word	0x8b60c8b3
 800dc04:	3fc68a28 	.word	0x3fc68a28
 800dc08:	509f79fb 	.word	0x509f79fb
 800dc0c:	3fd34413 	.word	0x3fd34413
 800dc10:	0800fb2a 	.word	0x0800fb2a
 800dc14:	0800fb41 	.word	0x0800fb41
 800dc18:	7ff00000 	.word	0x7ff00000
 800dc1c:	0800fb26 	.word	0x0800fb26
 800dc20:	0800faf0 	.word	0x0800faf0
 800dc24:	0800faef 	.word	0x0800faef
 800dc28:	3ff80000 	.word	0x3ff80000
 800dc2c:	0800fc88 	.word	0x0800fc88
 800dc30:	0800fb99 	.word	0x0800fb99
 800dc34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dc38:	6018      	str	r0, [r3, #0]
 800dc3a:	9b08      	ldr	r3, [sp, #32]
 800dc3c:	2b0e      	cmp	r3, #14
 800dc3e:	f200 80a1 	bhi.w	800dd84 <_dtoa_r+0x44c>
 800dc42:	2c00      	cmp	r4, #0
 800dc44:	f000 809e 	beq.w	800dd84 <_dtoa_r+0x44c>
 800dc48:	2f00      	cmp	r7, #0
 800dc4a:	dd33      	ble.n	800dcb4 <_dtoa_r+0x37c>
 800dc4c:	4b9c      	ldr	r3, [pc, #624]	@ (800dec0 <_dtoa_r+0x588>)
 800dc4e:	f007 020f 	and.w	r2, r7, #15
 800dc52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc56:	05f8      	lsls	r0, r7, #23
 800dc58:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dc5c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800dc60:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dc64:	d516      	bpl.n	800dc94 <_dtoa_r+0x35c>
 800dc66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dc6a:	4b96      	ldr	r3, [pc, #600]	@ (800dec4 <_dtoa_r+0x58c>)
 800dc6c:	2603      	movs	r6, #3
 800dc6e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dc72:	f7f2 fdcb 	bl	800080c <__aeabi_ddiv>
 800dc76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dc7a:	f004 040f 	and.w	r4, r4, #15
 800dc7e:	4d91      	ldr	r5, [pc, #580]	@ (800dec4 <_dtoa_r+0x58c>)
 800dc80:	b954      	cbnz	r4, 800dc98 <_dtoa_r+0x360>
 800dc82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dc86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc8a:	f7f2 fdbf 	bl	800080c <__aeabi_ddiv>
 800dc8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dc92:	e028      	b.n	800dce6 <_dtoa_r+0x3ae>
 800dc94:	2602      	movs	r6, #2
 800dc96:	e7f2      	b.n	800dc7e <_dtoa_r+0x346>
 800dc98:	07e1      	lsls	r1, r4, #31
 800dc9a:	d508      	bpl.n	800dcae <_dtoa_r+0x376>
 800dc9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dca0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dca4:	f7f2 fc88 	bl	80005b8 <__aeabi_dmul>
 800dca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dcac:	3601      	adds	r6, #1
 800dcae:	1064      	asrs	r4, r4, #1
 800dcb0:	3508      	adds	r5, #8
 800dcb2:	e7e5      	b.n	800dc80 <_dtoa_r+0x348>
 800dcb4:	f000 80af 	beq.w	800de16 <_dtoa_r+0x4de>
 800dcb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dcbc:	427c      	negs	r4, r7
 800dcbe:	4b80      	ldr	r3, [pc, #512]	@ (800dec0 <_dtoa_r+0x588>)
 800dcc0:	f004 020f 	and.w	r2, r4, #15
 800dcc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dccc:	f7f2 fc74 	bl	80005b8 <__aeabi_dmul>
 800dcd0:	2602      	movs	r6, #2
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dcd8:	4d7a      	ldr	r5, [pc, #488]	@ (800dec4 <_dtoa_r+0x58c>)
 800dcda:	1124      	asrs	r4, r4, #4
 800dcdc:	2c00      	cmp	r4, #0
 800dcde:	f040 808f 	bne.w	800de00 <_dtoa_r+0x4c8>
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d1d3      	bne.n	800dc8e <_dtoa_r+0x356>
 800dce6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800dcea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	f000 8094 	beq.w	800de1a <_dtoa_r+0x4e2>
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	4620      	mov	r0, r4
 800dcf6:	4629      	mov	r1, r5
 800dcf8:	4b73      	ldr	r3, [pc, #460]	@ (800dec8 <_dtoa_r+0x590>)
 800dcfa:	f7f2 fecf 	bl	8000a9c <__aeabi_dcmplt>
 800dcfe:	2800      	cmp	r0, #0
 800dd00:	f000 808b 	beq.w	800de1a <_dtoa_r+0x4e2>
 800dd04:	9b08      	ldr	r3, [sp, #32]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	f000 8087 	beq.w	800de1a <_dtoa_r+0x4e2>
 800dd0c:	f1bb 0f00 	cmp.w	fp, #0
 800dd10:	dd34      	ble.n	800dd7c <_dtoa_r+0x444>
 800dd12:	4620      	mov	r0, r4
 800dd14:	2200      	movs	r2, #0
 800dd16:	4629      	mov	r1, r5
 800dd18:	4b6c      	ldr	r3, [pc, #432]	@ (800decc <_dtoa_r+0x594>)
 800dd1a:	f7f2 fc4d 	bl	80005b8 <__aeabi_dmul>
 800dd1e:	465c      	mov	r4, fp
 800dd20:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dd24:	f107 38ff 	add.w	r8, r7, #4294967295
 800dd28:	3601      	adds	r6, #1
 800dd2a:	4630      	mov	r0, r6
 800dd2c:	f7f2 fbda 	bl	80004e4 <__aeabi_i2d>
 800dd30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dd34:	f7f2 fc40 	bl	80005b8 <__aeabi_dmul>
 800dd38:	2200      	movs	r2, #0
 800dd3a:	4b65      	ldr	r3, [pc, #404]	@ (800ded0 <_dtoa_r+0x598>)
 800dd3c:	f7f2 fa86 	bl	800024c <__adddf3>
 800dd40:	4605      	mov	r5, r0
 800dd42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dd46:	2c00      	cmp	r4, #0
 800dd48:	d16a      	bne.n	800de20 <_dtoa_r+0x4e8>
 800dd4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd4e:	2200      	movs	r2, #0
 800dd50:	4b60      	ldr	r3, [pc, #384]	@ (800ded4 <_dtoa_r+0x59c>)
 800dd52:	f7f2 fa79 	bl	8000248 <__aeabi_dsub>
 800dd56:	4602      	mov	r2, r0
 800dd58:	460b      	mov	r3, r1
 800dd5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dd5e:	462a      	mov	r2, r5
 800dd60:	4633      	mov	r3, r6
 800dd62:	f7f2 feb9 	bl	8000ad8 <__aeabi_dcmpgt>
 800dd66:	2800      	cmp	r0, #0
 800dd68:	f040 8298 	bne.w	800e29c <_dtoa_r+0x964>
 800dd6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd70:	462a      	mov	r2, r5
 800dd72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dd76:	f7f2 fe91 	bl	8000a9c <__aeabi_dcmplt>
 800dd7a:	bb38      	cbnz	r0, 800ddcc <_dtoa_r+0x494>
 800dd7c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800dd80:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800dd84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	f2c0 8157 	blt.w	800e03a <_dtoa_r+0x702>
 800dd8c:	2f0e      	cmp	r7, #14
 800dd8e:	f300 8154 	bgt.w	800e03a <_dtoa_r+0x702>
 800dd92:	4b4b      	ldr	r3, [pc, #300]	@ (800dec0 <_dtoa_r+0x588>)
 800dd94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd98:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dd9c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dda0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	f280 80e5 	bge.w	800df72 <_dtoa_r+0x63a>
 800dda8:	9b08      	ldr	r3, [sp, #32]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	f300 80e1 	bgt.w	800df72 <_dtoa_r+0x63a>
 800ddb0:	d10c      	bne.n	800ddcc <_dtoa_r+0x494>
 800ddb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	4b46      	ldr	r3, [pc, #280]	@ (800ded4 <_dtoa_r+0x59c>)
 800ddba:	f7f2 fbfd 	bl	80005b8 <__aeabi_dmul>
 800ddbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ddc2:	f7f2 fe7f 	bl	8000ac4 <__aeabi_dcmpge>
 800ddc6:	2800      	cmp	r0, #0
 800ddc8:	f000 8266 	beq.w	800e298 <_dtoa_r+0x960>
 800ddcc:	2400      	movs	r4, #0
 800ddce:	4625      	mov	r5, r4
 800ddd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ddd2:	4656      	mov	r6, sl
 800ddd4:	ea6f 0803 	mvn.w	r8, r3
 800ddd8:	2700      	movs	r7, #0
 800ddda:	4621      	mov	r1, r4
 800dddc:	4648      	mov	r0, r9
 800ddde:	f000 fccf 	bl	800e780 <_Bfree>
 800dde2:	2d00      	cmp	r5, #0
 800dde4:	f000 80bd 	beq.w	800df62 <_dtoa_r+0x62a>
 800dde8:	b12f      	cbz	r7, 800ddf6 <_dtoa_r+0x4be>
 800ddea:	42af      	cmp	r7, r5
 800ddec:	d003      	beq.n	800ddf6 <_dtoa_r+0x4be>
 800ddee:	4639      	mov	r1, r7
 800ddf0:	4648      	mov	r0, r9
 800ddf2:	f000 fcc5 	bl	800e780 <_Bfree>
 800ddf6:	4629      	mov	r1, r5
 800ddf8:	4648      	mov	r0, r9
 800ddfa:	f000 fcc1 	bl	800e780 <_Bfree>
 800ddfe:	e0b0      	b.n	800df62 <_dtoa_r+0x62a>
 800de00:	07e2      	lsls	r2, r4, #31
 800de02:	d505      	bpl.n	800de10 <_dtoa_r+0x4d8>
 800de04:	e9d5 2300 	ldrd	r2, r3, [r5]
 800de08:	f7f2 fbd6 	bl	80005b8 <__aeabi_dmul>
 800de0c:	2301      	movs	r3, #1
 800de0e:	3601      	adds	r6, #1
 800de10:	1064      	asrs	r4, r4, #1
 800de12:	3508      	adds	r5, #8
 800de14:	e762      	b.n	800dcdc <_dtoa_r+0x3a4>
 800de16:	2602      	movs	r6, #2
 800de18:	e765      	b.n	800dce6 <_dtoa_r+0x3ae>
 800de1a:	46b8      	mov	r8, r7
 800de1c:	9c08      	ldr	r4, [sp, #32]
 800de1e:	e784      	b.n	800dd2a <_dtoa_r+0x3f2>
 800de20:	4b27      	ldr	r3, [pc, #156]	@ (800dec0 <_dtoa_r+0x588>)
 800de22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800de24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800de28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800de2c:	4454      	add	r4, sl
 800de2e:	2900      	cmp	r1, #0
 800de30:	d054      	beq.n	800dedc <_dtoa_r+0x5a4>
 800de32:	2000      	movs	r0, #0
 800de34:	4928      	ldr	r1, [pc, #160]	@ (800ded8 <_dtoa_r+0x5a0>)
 800de36:	f7f2 fce9 	bl	800080c <__aeabi_ddiv>
 800de3a:	4633      	mov	r3, r6
 800de3c:	462a      	mov	r2, r5
 800de3e:	f7f2 fa03 	bl	8000248 <__aeabi_dsub>
 800de42:	4656      	mov	r6, sl
 800de44:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800de48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de4c:	f7f2 fe64 	bl	8000b18 <__aeabi_d2iz>
 800de50:	4605      	mov	r5, r0
 800de52:	f7f2 fb47 	bl	80004e4 <__aeabi_i2d>
 800de56:	4602      	mov	r2, r0
 800de58:	460b      	mov	r3, r1
 800de5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de5e:	f7f2 f9f3 	bl	8000248 <__aeabi_dsub>
 800de62:	4602      	mov	r2, r0
 800de64:	460b      	mov	r3, r1
 800de66:	3530      	adds	r5, #48	@ 0x30
 800de68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800de6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800de70:	f806 5b01 	strb.w	r5, [r6], #1
 800de74:	f7f2 fe12 	bl	8000a9c <__aeabi_dcmplt>
 800de78:	2800      	cmp	r0, #0
 800de7a:	d172      	bne.n	800df62 <_dtoa_r+0x62a>
 800de7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de80:	2000      	movs	r0, #0
 800de82:	4911      	ldr	r1, [pc, #68]	@ (800dec8 <_dtoa_r+0x590>)
 800de84:	f7f2 f9e0 	bl	8000248 <__aeabi_dsub>
 800de88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800de8c:	f7f2 fe06 	bl	8000a9c <__aeabi_dcmplt>
 800de90:	2800      	cmp	r0, #0
 800de92:	f040 80b4 	bne.w	800dffe <_dtoa_r+0x6c6>
 800de96:	42a6      	cmp	r6, r4
 800de98:	f43f af70 	beq.w	800dd7c <_dtoa_r+0x444>
 800de9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dea0:	2200      	movs	r2, #0
 800dea2:	4b0a      	ldr	r3, [pc, #40]	@ (800decc <_dtoa_r+0x594>)
 800dea4:	f7f2 fb88 	bl	80005b8 <__aeabi_dmul>
 800dea8:	2200      	movs	r2, #0
 800deaa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800deae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800deb2:	4b06      	ldr	r3, [pc, #24]	@ (800decc <_dtoa_r+0x594>)
 800deb4:	f7f2 fb80 	bl	80005b8 <__aeabi_dmul>
 800deb8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800debc:	e7c4      	b.n	800de48 <_dtoa_r+0x510>
 800debe:	bf00      	nop
 800dec0:	0800fc88 	.word	0x0800fc88
 800dec4:	0800fc60 	.word	0x0800fc60
 800dec8:	3ff00000 	.word	0x3ff00000
 800decc:	40240000 	.word	0x40240000
 800ded0:	401c0000 	.word	0x401c0000
 800ded4:	40140000 	.word	0x40140000
 800ded8:	3fe00000 	.word	0x3fe00000
 800dedc:	4631      	mov	r1, r6
 800dede:	4628      	mov	r0, r5
 800dee0:	f7f2 fb6a 	bl	80005b8 <__aeabi_dmul>
 800dee4:	4656      	mov	r6, sl
 800dee6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800deea:	9413      	str	r4, [sp, #76]	@ 0x4c
 800deec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800def0:	f7f2 fe12 	bl	8000b18 <__aeabi_d2iz>
 800def4:	4605      	mov	r5, r0
 800def6:	f7f2 faf5 	bl	80004e4 <__aeabi_i2d>
 800defa:	4602      	mov	r2, r0
 800defc:	460b      	mov	r3, r1
 800defe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800df02:	f7f2 f9a1 	bl	8000248 <__aeabi_dsub>
 800df06:	4602      	mov	r2, r0
 800df08:	460b      	mov	r3, r1
 800df0a:	3530      	adds	r5, #48	@ 0x30
 800df0c:	f806 5b01 	strb.w	r5, [r6], #1
 800df10:	42a6      	cmp	r6, r4
 800df12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800df16:	f04f 0200 	mov.w	r2, #0
 800df1a:	d124      	bne.n	800df66 <_dtoa_r+0x62e>
 800df1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800df20:	4bae      	ldr	r3, [pc, #696]	@ (800e1dc <_dtoa_r+0x8a4>)
 800df22:	f7f2 f993 	bl	800024c <__adddf3>
 800df26:	4602      	mov	r2, r0
 800df28:	460b      	mov	r3, r1
 800df2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800df2e:	f7f2 fdd3 	bl	8000ad8 <__aeabi_dcmpgt>
 800df32:	2800      	cmp	r0, #0
 800df34:	d163      	bne.n	800dffe <_dtoa_r+0x6c6>
 800df36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800df3a:	2000      	movs	r0, #0
 800df3c:	49a7      	ldr	r1, [pc, #668]	@ (800e1dc <_dtoa_r+0x8a4>)
 800df3e:	f7f2 f983 	bl	8000248 <__aeabi_dsub>
 800df42:	4602      	mov	r2, r0
 800df44:	460b      	mov	r3, r1
 800df46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800df4a:	f7f2 fda7 	bl	8000a9c <__aeabi_dcmplt>
 800df4e:	2800      	cmp	r0, #0
 800df50:	f43f af14 	beq.w	800dd7c <_dtoa_r+0x444>
 800df54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800df56:	1e73      	subs	r3, r6, #1
 800df58:	9313      	str	r3, [sp, #76]	@ 0x4c
 800df5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800df5e:	2b30      	cmp	r3, #48	@ 0x30
 800df60:	d0f8      	beq.n	800df54 <_dtoa_r+0x61c>
 800df62:	4647      	mov	r7, r8
 800df64:	e03b      	b.n	800dfde <_dtoa_r+0x6a6>
 800df66:	4b9e      	ldr	r3, [pc, #632]	@ (800e1e0 <_dtoa_r+0x8a8>)
 800df68:	f7f2 fb26 	bl	80005b8 <__aeabi_dmul>
 800df6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800df70:	e7bc      	b.n	800deec <_dtoa_r+0x5b4>
 800df72:	4656      	mov	r6, sl
 800df74:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800df78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df7c:	4620      	mov	r0, r4
 800df7e:	4629      	mov	r1, r5
 800df80:	f7f2 fc44 	bl	800080c <__aeabi_ddiv>
 800df84:	f7f2 fdc8 	bl	8000b18 <__aeabi_d2iz>
 800df88:	4680      	mov	r8, r0
 800df8a:	f7f2 faab 	bl	80004e4 <__aeabi_i2d>
 800df8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df92:	f7f2 fb11 	bl	80005b8 <__aeabi_dmul>
 800df96:	4602      	mov	r2, r0
 800df98:	460b      	mov	r3, r1
 800df9a:	4620      	mov	r0, r4
 800df9c:	4629      	mov	r1, r5
 800df9e:	f7f2 f953 	bl	8000248 <__aeabi_dsub>
 800dfa2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dfa6:	9d08      	ldr	r5, [sp, #32]
 800dfa8:	f806 4b01 	strb.w	r4, [r6], #1
 800dfac:	eba6 040a 	sub.w	r4, r6, sl
 800dfb0:	42a5      	cmp	r5, r4
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	460b      	mov	r3, r1
 800dfb6:	d133      	bne.n	800e020 <_dtoa_r+0x6e8>
 800dfb8:	f7f2 f948 	bl	800024c <__adddf3>
 800dfbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfc0:	4604      	mov	r4, r0
 800dfc2:	460d      	mov	r5, r1
 800dfc4:	f7f2 fd88 	bl	8000ad8 <__aeabi_dcmpgt>
 800dfc8:	b9c0      	cbnz	r0, 800dffc <_dtoa_r+0x6c4>
 800dfca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfce:	4620      	mov	r0, r4
 800dfd0:	4629      	mov	r1, r5
 800dfd2:	f7f2 fd59 	bl	8000a88 <__aeabi_dcmpeq>
 800dfd6:	b110      	cbz	r0, 800dfde <_dtoa_r+0x6a6>
 800dfd8:	f018 0f01 	tst.w	r8, #1
 800dfdc:	d10e      	bne.n	800dffc <_dtoa_r+0x6c4>
 800dfde:	4648      	mov	r0, r9
 800dfe0:	9903      	ldr	r1, [sp, #12]
 800dfe2:	f000 fbcd 	bl	800e780 <_Bfree>
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	7033      	strb	r3, [r6, #0]
 800dfea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800dfec:	3701      	adds	r7, #1
 800dfee:	601f      	str	r7, [r3, #0]
 800dff0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	f000 824b 	beq.w	800e48e <_dtoa_r+0xb56>
 800dff8:	601e      	str	r6, [r3, #0]
 800dffa:	e248      	b.n	800e48e <_dtoa_r+0xb56>
 800dffc:	46b8      	mov	r8, r7
 800dffe:	4633      	mov	r3, r6
 800e000:	461e      	mov	r6, r3
 800e002:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e006:	2a39      	cmp	r2, #57	@ 0x39
 800e008:	d106      	bne.n	800e018 <_dtoa_r+0x6e0>
 800e00a:	459a      	cmp	sl, r3
 800e00c:	d1f8      	bne.n	800e000 <_dtoa_r+0x6c8>
 800e00e:	2230      	movs	r2, #48	@ 0x30
 800e010:	f108 0801 	add.w	r8, r8, #1
 800e014:	f88a 2000 	strb.w	r2, [sl]
 800e018:	781a      	ldrb	r2, [r3, #0]
 800e01a:	3201      	adds	r2, #1
 800e01c:	701a      	strb	r2, [r3, #0]
 800e01e:	e7a0      	b.n	800df62 <_dtoa_r+0x62a>
 800e020:	2200      	movs	r2, #0
 800e022:	4b6f      	ldr	r3, [pc, #444]	@ (800e1e0 <_dtoa_r+0x8a8>)
 800e024:	f7f2 fac8 	bl	80005b8 <__aeabi_dmul>
 800e028:	2200      	movs	r2, #0
 800e02a:	2300      	movs	r3, #0
 800e02c:	4604      	mov	r4, r0
 800e02e:	460d      	mov	r5, r1
 800e030:	f7f2 fd2a 	bl	8000a88 <__aeabi_dcmpeq>
 800e034:	2800      	cmp	r0, #0
 800e036:	d09f      	beq.n	800df78 <_dtoa_r+0x640>
 800e038:	e7d1      	b.n	800dfde <_dtoa_r+0x6a6>
 800e03a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e03c:	2a00      	cmp	r2, #0
 800e03e:	f000 80ea 	beq.w	800e216 <_dtoa_r+0x8de>
 800e042:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e044:	2a01      	cmp	r2, #1
 800e046:	f300 80cd 	bgt.w	800e1e4 <_dtoa_r+0x8ac>
 800e04a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e04c:	2a00      	cmp	r2, #0
 800e04e:	f000 80c1 	beq.w	800e1d4 <_dtoa_r+0x89c>
 800e052:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e056:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e058:	9e04      	ldr	r6, [sp, #16]
 800e05a:	9a04      	ldr	r2, [sp, #16]
 800e05c:	2101      	movs	r1, #1
 800e05e:	441a      	add	r2, r3
 800e060:	9204      	str	r2, [sp, #16]
 800e062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e064:	4648      	mov	r0, r9
 800e066:	441a      	add	r2, r3
 800e068:	9209      	str	r2, [sp, #36]	@ 0x24
 800e06a:	f000 fc3d 	bl	800e8e8 <__i2b>
 800e06e:	4605      	mov	r5, r0
 800e070:	b166      	cbz	r6, 800e08c <_dtoa_r+0x754>
 800e072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e074:	2b00      	cmp	r3, #0
 800e076:	dd09      	ble.n	800e08c <_dtoa_r+0x754>
 800e078:	42b3      	cmp	r3, r6
 800e07a:	bfa8      	it	ge
 800e07c:	4633      	movge	r3, r6
 800e07e:	9a04      	ldr	r2, [sp, #16]
 800e080:	1af6      	subs	r6, r6, r3
 800e082:	1ad2      	subs	r2, r2, r3
 800e084:	9204      	str	r2, [sp, #16]
 800e086:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e088:	1ad3      	subs	r3, r2, r3
 800e08a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e08c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e08e:	b30b      	cbz	r3, 800e0d4 <_dtoa_r+0x79c>
 800e090:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e092:	2b00      	cmp	r3, #0
 800e094:	f000 80c6 	beq.w	800e224 <_dtoa_r+0x8ec>
 800e098:	2c00      	cmp	r4, #0
 800e09a:	f000 80c0 	beq.w	800e21e <_dtoa_r+0x8e6>
 800e09e:	4629      	mov	r1, r5
 800e0a0:	4622      	mov	r2, r4
 800e0a2:	4648      	mov	r0, r9
 800e0a4:	f000 fcd8 	bl	800ea58 <__pow5mult>
 800e0a8:	9a03      	ldr	r2, [sp, #12]
 800e0aa:	4601      	mov	r1, r0
 800e0ac:	4605      	mov	r5, r0
 800e0ae:	4648      	mov	r0, r9
 800e0b0:	f000 fc30 	bl	800e914 <__multiply>
 800e0b4:	9903      	ldr	r1, [sp, #12]
 800e0b6:	4680      	mov	r8, r0
 800e0b8:	4648      	mov	r0, r9
 800e0ba:	f000 fb61 	bl	800e780 <_Bfree>
 800e0be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0c0:	1b1b      	subs	r3, r3, r4
 800e0c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0c4:	f000 80b1 	beq.w	800e22a <_dtoa_r+0x8f2>
 800e0c8:	4641      	mov	r1, r8
 800e0ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e0cc:	4648      	mov	r0, r9
 800e0ce:	f000 fcc3 	bl	800ea58 <__pow5mult>
 800e0d2:	9003      	str	r0, [sp, #12]
 800e0d4:	2101      	movs	r1, #1
 800e0d6:	4648      	mov	r0, r9
 800e0d8:	f000 fc06 	bl	800e8e8 <__i2b>
 800e0dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0de:	4604      	mov	r4, r0
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	f000 81d8 	beq.w	800e496 <_dtoa_r+0xb5e>
 800e0e6:	461a      	mov	r2, r3
 800e0e8:	4601      	mov	r1, r0
 800e0ea:	4648      	mov	r0, r9
 800e0ec:	f000 fcb4 	bl	800ea58 <__pow5mult>
 800e0f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e0f2:	4604      	mov	r4, r0
 800e0f4:	2b01      	cmp	r3, #1
 800e0f6:	f300 809f 	bgt.w	800e238 <_dtoa_r+0x900>
 800e0fa:	9b06      	ldr	r3, [sp, #24]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	f040 8097 	bne.w	800e230 <_dtoa_r+0x8f8>
 800e102:	9b07      	ldr	r3, [sp, #28]
 800e104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e108:	2b00      	cmp	r3, #0
 800e10a:	f040 8093 	bne.w	800e234 <_dtoa_r+0x8fc>
 800e10e:	9b07      	ldr	r3, [sp, #28]
 800e110:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e114:	0d1b      	lsrs	r3, r3, #20
 800e116:	051b      	lsls	r3, r3, #20
 800e118:	b133      	cbz	r3, 800e128 <_dtoa_r+0x7f0>
 800e11a:	9b04      	ldr	r3, [sp, #16]
 800e11c:	3301      	adds	r3, #1
 800e11e:	9304      	str	r3, [sp, #16]
 800e120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e122:	3301      	adds	r3, #1
 800e124:	9309      	str	r3, [sp, #36]	@ 0x24
 800e126:	2301      	movs	r3, #1
 800e128:	930a      	str	r3, [sp, #40]	@ 0x28
 800e12a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	f000 81b8 	beq.w	800e4a2 <_dtoa_r+0xb6a>
 800e132:	6923      	ldr	r3, [r4, #16]
 800e134:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e138:	6918      	ldr	r0, [r3, #16]
 800e13a:	f000 fb89 	bl	800e850 <__hi0bits>
 800e13e:	f1c0 0020 	rsb	r0, r0, #32
 800e142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e144:	4418      	add	r0, r3
 800e146:	f010 001f 	ands.w	r0, r0, #31
 800e14a:	f000 8082 	beq.w	800e252 <_dtoa_r+0x91a>
 800e14e:	f1c0 0320 	rsb	r3, r0, #32
 800e152:	2b04      	cmp	r3, #4
 800e154:	dd73      	ble.n	800e23e <_dtoa_r+0x906>
 800e156:	9b04      	ldr	r3, [sp, #16]
 800e158:	f1c0 001c 	rsb	r0, r0, #28
 800e15c:	4403      	add	r3, r0
 800e15e:	9304      	str	r3, [sp, #16]
 800e160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e162:	4406      	add	r6, r0
 800e164:	4403      	add	r3, r0
 800e166:	9309      	str	r3, [sp, #36]	@ 0x24
 800e168:	9b04      	ldr	r3, [sp, #16]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	dd05      	ble.n	800e17a <_dtoa_r+0x842>
 800e16e:	461a      	mov	r2, r3
 800e170:	4648      	mov	r0, r9
 800e172:	9903      	ldr	r1, [sp, #12]
 800e174:	f000 fcca 	bl	800eb0c <__lshift>
 800e178:	9003      	str	r0, [sp, #12]
 800e17a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	dd05      	ble.n	800e18c <_dtoa_r+0x854>
 800e180:	4621      	mov	r1, r4
 800e182:	461a      	mov	r2, r3
 800e184:	4648      	mov	r0, r9
 800e186:	f000 fcc1 	bl	800eb0c <__lshift>
 800e18a:	4604      	mov	r4, r0
 800e18c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d061      	beq.n	800e256 <_dtoa_r+0x91e>
 800e192:	4621      	mov	r1, r4
 800e194:	9803      	ldr	r0, [sp, #12]
 800e196:	f000 fd25 	bl	800ebe4 <__mcmp>
 800e19a:	2800      	cmp	r0, #0
 800e19c:	da5b      	bge.n	800e256 <_dtoa_r+0x91e>
 800e19e:	2300      	movs	r3, #0
 800e1a0:	220a      	movs	r2, #10
 800e1a2:	4648      	mov	r0, r9
 800e1a4:	9903      	ldr	r1, [sp, #12]
 800e1a6:	f000 fb0d 	bl	800e7c4 <__multadd>
 800e1aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e1ac:	f107 38ff 	add.w	r8, r7, #4294967295
 800e1b0:	9003      	str	r0, [sp, #12]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	f000 8177 	beq.w	800e4a6 <_dtoa_r+0xb6e>
 800e1b8:	4629      	mov	r1, r5
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	220a      	movs	r2, #10
 800e1be:	4648      	mov	r0, r9
 800e1c0:	f000 fb00 	bl	800e7c4 <__multadd>
 800e1c4:	f1bb 0f00 	cmp.w	fp, #0
 800e1c8:	4605      	mov	r5, r0
 800e1ca:	dc6f      	bgt.n	800e2ac <_dtoa_r+0x974>
 800e1cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e1ce:	2b02      	cmp	r3, #2
 800e1d0:	dc49      	bgt.n	800e266 <_dtoa_r+0x92e>
 800e1d2:	e06b      	b.n	800e2ac <_dtoa_r+0x974>
 800e1d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e1d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e1da:	e73c      	b.n	800e056 <_dtoa_r+0x71e>
 800e1dc:	3fe00000 	.word	0x3fe00000
 800e1e0:	40240000 	.word	0x40240000
 800e1e4:	9b08      	ldr	r3, [sp, #32]
 800e1e6:	1e5c      	subs	r4, r3, #1
 800e1e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1ea:	42a3      	cmp	r3, r4
 800e1ec:	db09      	blt.n	800e202 <_dtoa_r+0x8ca>
 800e1ee:	1b1c      	subs	r4, r3, r4
 800e1f0:	9b08      	ldr	r3, [sp, #32]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	f6bf af30 	bge.w	800e058 <_dtoa_r+0x720>
 800e1f8:	9b04      	ldr	r3, [sp, #16]
 800e1fa:	9a08      	ldr	r2, [sp, #32]
 800e1fc:	1a9e      	subs	r6, r3, r2
 800e1fe:	2300      	movs	r3, #0
 800e200:	e72b      	b.n	800e05a <_dtoa_r+0x722>
 800e202:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e204:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e206:	1ae3      	subs	r3, r4, r3
 800e208:	441a      	add	r2, r3
 800e20a:	940a      	str	r4, [sp, #40]	@ 0x28
 800e20c:	9e04      	ldr	r6, [sp, #16]
 800e20e:	2400      	movs	r4, #0
 800e210:	9b08      	ldr	r3, [sp, #32]
 800e212:	920e      	str	r2, [sp, #56]	@ 0x38
 800e214:	e721      	b.n	800e05a <_dtoa_r+0x722>
 800e216:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e218:	9e04      	ldr	r6, [sp, #16]
 800e21a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e21c:	e728      	b.n	800e070 <_dtoa_r+0x738>
 800e21e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e222:	e751      	b.n	800e0c8 <_dtoa_r+0x790>
 800e224:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e226:	9903      	ldr	r1, [sp, #12]
 800e228:	e750      	b.n	800e0cc <_dtoa_r+0x794>
 800e22a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e22e:	e751      	b.n	800e0d4 <_dtoa_r+0x79c>
 800e230:	2300      	movs	r3, #0
 800e232:	e779      	b.n	800e128 <_dtoa_r+0x7f0>
 800e234:	9b06      	ldr	r3, [sp, #24]
 800e236:	e777      	b.n	800e128 <_dtoa_r+0x7f0>
 800e238:	2300      	movs	r3, #0
 800e23a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e23c:	e779      	b.n	800e132 <_dtoa_r+0x7fa>
 800e23e:	d093      	beq.n	800e168 <_dtoa_r+0x830>
 800e240:	9a04      	ldr	r2, [sp, #16]
 800e242:	331c      	adds	r3, #28
 800e244:	441a      	add	r2, r3
 800e246:	9204      	str	r2, [sp, #16]
 800e248:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e24a:	441e      	add	r6, r3
 800e24c:	441a      	add	r2, r3
 800e24e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e250:	e78a      	b.n	800e168 <_dtoa_r+0x830>
 800e252:	4603      	mov	r3, r0
 800e254:	e7f4      	b.n	800e240 <_dtoa_r+0x908>
 800e256:	9b08      	ldr	r3, [sp, #32]
 800e258:	46b8      	mov	r8, r7
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	dc20      	bgt.n	800e2a0 <_dtoa_r+0x968>
 800e25e:	469b      	mov	fp, r3
 800e260:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e262:	2b02      	cmp	r3, #2
 800e264:	dd1e      	ble.n	800e2a4 <_dtoa_r+0x96c>
 800e266:	f1bb 0f00 	cmp.w	fp, #0
 800e26a:	f47f adb1 	bne.w	800ddd0 <_dtoa_r+0x498>
 800e26e:	4621      	mov	r1, r4
 800e270:	465b      	mov	r3, fp
 800e272:	2205      	movs	r2, #5
 800e274:	4648      	mov	r0, r9
 800e276:	f000 faa5 	bl	800e7c4 <__multadd>
 800e27a:	4601      	mov	r1, r0
 800e27c:	4604      	mov	r4, r0
 800e27e:	9803      	ldr	r0, [sp, #12]
 800e280:	f000 fcb0 	bl	800ebe4 <__mcmp>
 800e284:	2800      	cmp	r0, #0
 800e286:	f77f ada3 	ble.w	800ddd0 <_dtoa_r+0x498>
 800e28a:	4656      	mov	r6, sl
 800e28c:	2331      	movs	r3, #49	@ 0x31
 800e28e:	f108 0801 	add.w	r8, r8, #1
 800e292:	f806 3b01 	strb.w	r3, [r6], #1
 800e296:	e59f      	b.n	800ddd8 <_dtoa_r+0x4a0>
 800e298:	46b8      	mov	r8, r7
 800e29a:	9c08      	ldr	r4, [sp, #32]
 800e29c:	4625      	mov	r5, r4
 800e29e:	e7f4      	b.n	800e28a <_dtoa_r+0x952>
 800e2a0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800e2a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	f000 8101 	beq.w	800e4ae <_dtoa_r+0xb76>
 800e2ac:	2e00      	cmp	r6, #0
 800e2ae:	dd05      	ble.n	800e2bc <_dtoa_r+0x984>
 800e2b0:	4629      	mov	r1, r5
 800e2b2:	4632      	mov	r2, r6
 800e2b4:	4648      	mov	r0, r9
 800e2b6:	f000 fc29 	bl	800eb0c <__lshift>
 800e2ba:	4605      	mov	r5, r0
 800e2bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d05c      	beq.n	800e37c <_dtoa_r+0xa44>
 800e2c2:	4648      	mov	r0, r9
 800e2c4:	6869      	ldr	r1, [r5, #4]
 800e2c6:	f000 fa1b 	bl	800e700 <_Balloc>
 800e2ca:	4606      	mov	r6, r0
 800e2cc:	b928      	cbnz	r0, 800e2da <_dtoa_r+0x9a2>
 800e2ce:	4602      	mov	r2, r0
 800e2d0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e2d4:	4b80      	ldr	r3, [pc, #512]	@ (800e4d8 <_dtoa_r+0xba0>)
 800e2d6:	f7ff bb43 	b.w	800d960 <_dtoa_r+0x28>
 800e2da:	692a      	ldr	r2, [r5, #16]
 800e2dc:	f105 010c 	add.w	r1, r5, #12
 800e2e0:	3202      	adds	r2, #2
 800e2e2:	0092      	lsls	r2, r2, #2
 800e2e4:	300c      	adds	r0, #12
 800e2e6:	f7ff fa8e 	bl	800d806 <memcpy>
 800e2ea:	2201      	movs	r2, #1
 800e2ec:	4631      	mov	r1, r6
 800e2ee:	4648      	mov	r0, r9
 800e2f0:	f000 fc0c 	bl	800eb0c <__lshift>
 800e2f4:	462f      	mov	r7, r5
 800e2f6:	4605      	mov	r5, r0
 800e2f8:	f10a 0301 	add.w	r3, sl, #1
 800e2fc:	9304      	str	r3, [sp, #16]
 800e2fe:	eb0a 030b 	add.w	r3, sl, fp
 800e302:	930a      	str	r3, [sp, #40]	@ 0x28
 800e304:	9b06      	ldr	r3, [sp, #24]
 800e306:	f003 0301 	and.w	r3, r3, #1
 800e30a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e30c:	9b04      	ldr	r3, [sp, #16]
 800e30e:	4621      	mov	r1, r4
 800e310:	9803      	ldr	r0, [sp, #12]
 800e312:	f103 3bff 	add.w	fp, r3, #4294967295
 800e316:	f7ff fa84 	bl	800d822 <quorem>
 800e31a:	4603      	mov	r3, r0
 800e31c:	4639      	mov	r1, r7
 800e31e:	3330      	adds	r3, #48	@ 0x30
 800e320:	9006      	str	r0, [sp, #24]
 800e322:	9803      	ldr	r0, [sp, #12]
 800e324:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e326:	f000 fc5d 	bl	800ebe4 <__mcmp>
 800e32a:	462a      	mov	r2, r5
 800e32c:	9008      	str	r0, [sp, #32]
 800e32e:	4621      	mov	r1, r4
 800e330:	4648      	mov	r0, r9
 800e332:	f000 fc73 	bl	800ec1c <__mdiff>
 800e336:	68c2      	ldr	r2, [r0, #12]
 800e338:	4606      	mov	r6, r0
 800e33a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e33c:	bb02      	cbnz	r2, 800e380 <_dtoa_r+0xa48>
 800e33e:	4601      	mov	r1, r0
 800e340:	9803      	ldr	r0, [sp, #12]
 800e342:	f000 fc4f 	bl	800ebe4 <__mcmp>
 800e346:	4602      	mov	r2, r0
 800e348:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e34a:	4631      	mov	r1, r6
 800e34c:	4648      	mov	r0, r9
 800e34e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800e352:	f000 fa15 	bl	800e780 <_Bfree>
 800e356:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e358:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e35a:	9e04      	ldr	r6, [sp, #16]
 800e35c:	ea42 0103 	orr.w	r1, r2, r3
 800e360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e362:	4319      	orrs	r1, r3
 800e364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e366:	d10d      	bne.n	800e384 <_dtoa_r+0xa4c>
 800e368:	2b39      	cmp	r3, #57	@ 0x39
 800e36a:	d027      	beq.n	800e3bc <_dtoa_r+0xa84>
 800e36c:	9a08      	ldr	r2, [sp, #32]
 800e36e:	2a00      	cmp	r2, #0
 800e370:	dd01      	ble.n	800e376 <_dtoa_r+0xa3e>
 800e372:	9b06      	ldr	r3, [sp, #24]
 800e374:	3331      	adds	r3, #49	@ 0x31
 800e376:	f88b 3000 	strb.w	r3, [fp]
 800e37a:	e52e      	b.n	800ddda <_dtoa_r+0x4a2>
 800e37c:	4628      	mov	r0, r5
 800e37e:	e7b9      	b.n	800e2f4 <_dtoa_r+0x9bc>
 800e380:	2201      	movs	r2, #1
 800e382:	e7e2      	b.n	800e34a <_dtoa_r+0xa12>
 800e384:	9908      	ldr	r1, [sp, #32]
 800e386:	2900      	cmp	r1, #0
 800e388:	db04      	blt.n	800e394 <_dtoa_r+0xa5c>
 800e38a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800e38c:	4301      	orrs	r1, r0
 800e38e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e390:	4301      	orrs	r1, r0
 800e392:	d120      	bne.n	800e3d6 <_dtoa_r+0xa9e>
 800e394:	2a00      	cmp	r2, #0
 800e396:	ddee      	ble.n	800e376 <_dtoa_r+0xa3e>
 800e398:	2201      	movs	r2, #1
 800e39a:	9903      	ldr	r1, [sp, #12]
 800e39c:	4648      	mov	r0, r9
 800e39e:	9304      	str	r3, [sp, #16]
 800e3a0:	f000 fbb4 	bl	800eb0c <__lshift>
 800e3a4:	4621      	mov	r1, r4
 800e3a6:	9003      	str	r0, [sp, #12]
 800e3a8:	f000 fc1c 	bl	800ebe4 <__mcmp>
 800e3ac:	2800      	cmp	r0, #0
 800e3ae:	9b04      	ldr	r3, [sp, #16]
 800e3b0:	dc02      	bgt.n	800e3b8 <_dtoa_r+0xa80>
 800e3b2:	d1e0      	bne.n	800e376 <_dtoa_r+0xa3e>
 800e3b4:	07da      	lsls	r2, r3, #31
 800e3b6:	d5de      	bpl.n	800e376 <_dtoa_r+0xa3e>
 800e3b8:	2b39      	cmp	r3, #57	@ 0x39
 800e3ba:	d1da      	bne.n	800e372 <_dtoa_r+0xa3a>
 800e3bc:	2339      	movs	r3, #57	@ 0x39
 800e3be:	f88b 3000 	strb.w	r3, [fp]
 800e3c2:	4633      	mov	r3, r6
 800e3c4:	461e      	mov	r6, r3
 800e3c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e3ca:	3b01      	subs	r3, #1
 800e3cc:	2a39      	cmp	r2, #57	@ 0x39
 800e3ce:	d04e      	beq.n	800e46e <_dtoa_r+0xb36>
 800e3d0:	3201      	adds	r2, #1
 800e3d2:	701a      	strb	r2, [r3, #0]
 800e3d4:	e501      	b.n	800ddda <_dtoa_r+0x4a2>
 800e3d6:	2a00      	cmp	r2, #0
 800e3d8:	dd03      	ble.n	800e3e2 <_dtoa_r+0xaaa>
 800e3da:	2b39      	cmp	r3, #57	@ 0x39
 800e3dc:	d0ee      	beq.n	800e3bc <_dtoa_r+0xa84>
 800e3de:	3301      	adds	r3, #1
 800e3e0:	e7c9      	b.n	800e376 <_dtoa_r+0xa3e>
 800e3e2:	9a04      	ldr	r2, [sp, #16]
 800e3e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e3e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e3ea:	428a      	cmp	r2, r1
 800e3ec:	d028      	beq.n	800e440 <_dtoa_r+0xb08>
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	220a      	movs	r2, #10
 800e3f2:	9903      	ldr	r1, [sp, #12]
 800e3f4:	4648      	mov	r0, r9
 800e3f6:	f000 f9e5 	bl	800e7c4 <__multadd>
 800e3fa:	42af      	cmp	r7, r5
 800e3fc:	9003      	str	r0, [sp, #12]
 800e3fe:	f04f 0300 	mov.w	r3, #0
 800e402:	f04f 020a 	mov.w	r2, #10
 800e406:	4639      	mov	r1, r7
 800e408:	4648      	mov	r0, r9
 800e40a:	d107      	bne.n	800e41c <_dtoa_r+0xae4>
 800e40c:	f000 f9da 	bl	800e7c4 <__multadd>
 800e410:	4607      	mov	r7, r0
 800e412:	4605      	mov	r5, r0
 800e414:	9b04      	ldr	r3, [sp, #16]
 800e416:	3301      	adds	r3, #1
 800e418:	9304      	str	r3, [sp, #16]
 800e41a:	e777      	b.n	800e30c <_dtoa_r+0x9d4>
 800e41c:	f000 f9d2 	bl	800e7c4 <__multadd>
 800e420:	4629      	mov	r1, r5
 800e422:	4607      	mov	r7, r0
 800e424:	2300      	movs	r3, #0
 800e426:	220a      	movs	r2, #10
 800e428:	4648      	mov	r0, r9
 800e42a:	f000 f9cb 	bl	800e7c4 <__multadd>
 800e42e:	4605      	mov	r5, r0
 800e430:	e7f0      	b.n	800e414 <_dtoa_r+0xadc>
 800e432:	f1bb 0f00 	cmp.w	fp, #0
 800e436:	bfcc      	ite	gt
 800e438:	465e      	movgt	r6, fp
 800e43a:	2601      	movle	r6, #1
 800e43c:	2700      	movs	r7, #0
 800e43e:	4456      	add	r6, sl
 800e440:	2201      	movs	r2, #1
 800e442:	9903      	ldr	r1, [sp, #12]
 800e444:	4648      	mov	r0, r9
 800e446:	9304      	str	r3, [sp, #16]
 800e448:	f000 fb60 	bl	800eb0c <__lshift>
 800e44c:	4621      	mov	r1, r4
 800e44e:	9003      	str	r0, [sp, #12]
 800e450:	f000 fbc8 	bl	800ebe4 <__mcmp>
 800e454:	2800      	cmp	r0, #0
 800e456:	dcb4      	bgt.n	800e3c2 <_dtoa_r+0xa8a>
 800e458:	d102      	bne.n	800e460 <_dtoa_r+0xb28>
 800e45a:	9b04      	ldr	r3, [sp, #16]
 800e45c:	07db      	lsls	r3, r3, #31
 800e45e:	d4b0      	bmi.n	800e3c2 <_dtoa_r+0xa8a>
 800e460:	4633      	mov	r3, r6
 800e462:	461e      	mov	r6, r3
 800e464:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e468:	2a30      	cmp	r2, #48	@ 0x30
 800e46a:	d0fa      	beq.n	800e462 <_dtoa_r+0xb2a>
 800e46c:	e4b5      	b.n	800ddda <_dtoa_r+0x4a2>
 800e46e:	459a      	cmp	sl, r3
 800e470:	d1a8      	bne.n	800e3c4 <_dtoa_r+0xa8c>
 800e472:	2331      	movs	r3, #49	@ 0x31
 800e474:	f108 0801 	add.w	r8, r8, #1
 800e478:	f88a 3000 	strb.w	r3, [sl]
 800e47c:	e4ad      	b.n	800ddda <_dtoa_r+0x4a2>
 800e47e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e480:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e4dc <_dtoa_r+0xba4>
 800e484:	b11b      	cbz	r3, 800e48e <_dtoa_r+0xb56>
 800e486:	f10a 0308 	add.w	r3, sl, #8
 800e48a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e48c:	6013      	str	r3, [r2, #0]
 800e48e:	4650      	mov	r0, sl
 800e490:	b017      	add	sp, #92	@ 0x5c
 800e492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e496:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e498:	2b01      	cmp	r3, #1
 800e49a:	f77f ae2e 	ble.w	800e0fa <_dtoa_r+0x7c2>
 800e49e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e4a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e4a2:	2001      	movs	r0, #1
 800e4a4:	e64d      	b.n	800e142 <_dtoa_r+0x80a>
 800e4a6:	f1bb 0f00 	cmp.w	fp, #0
 800e4aa:	f77f aed9 	ble.w	800e260 <_dtoa_r+0x928>
 800e4ae:	4656      	mov	r6, sl
 800e4b0:	4621      	mov	r1, r4
 800e4b2:	9803      	ldr	r0, [sp, #12]
 800e4b4:	f7ff f9b5 	bl	800d822 <quorem>
 800e4b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e4bc:	f806 3b01 	strb.w	r3, [r6], #1
 800e4c0:	eba6 020a 	sub.w	r2, r6, sl
 800e4c4:	4593      	cmp	fp, r2
 800e4c6:	ddb4      	ble.n	800e432 <_dtoa_r+0xafa>
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	220a      	movs	r2, #10
 800e4cc:	4648      	mov	r0, r9
 800e4ce:	9903      	ldr	r1, [sp, #12]
 800e4d0:	f000 f978 	bl	800e7c4 <__multadd>
 800e4d4:	9003      	str	r0, [sp, #12]
 800e4d6:	e7eb      	b.n	800e4b0 <_dtoa_r+0xb78>
 800e4d8:	0800fb99 	.word	0x0800fb99
 800e4dc:	0800fb1d 	.word	0x0800fb1d

0800e4e0 <_free_r>:
 800e4e0:	b538      	push	{r3, r4, r5, lr}
 800e4e2:	4605      	mov	r5, r0
 800e4e4:	2900      	cmp	r1, #0
 800e4e6:	d040      	beq.n	800e56a <_free_r+0x8a>
 800e4e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4ec:	1f0c      	subs	r4, r1, #4
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	bfb8      	it	lt
 800e4f2:	18e4      	addlt	r4, r4, r3
 800e4f4:	f000 f8f8 	bl	800e6e8 <__malloc_lock>
 800e4f8:	4a1c      	ldr	r2, [pc, #112]	@ (800e56c <_free_r+0x8c>)
 800e4fa:	6813      	ldr	r3, [r2, #0]
 800e4fc:	b933      	cbnz	r3, 800e50c <_free_r+0x2c>
 800e4fe:	6063      	str	r3, [r4, #4]
 800e500:	6014      	str	r4, [r2, #0]
 800e502:	4628      	mov	r0, r5
 800e504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e508:	f000 b8f4 	b.w	800e6f4 <__malloc_unlock>
 800e50c:	42a3      	cmp	r3, r4
 800e50e:	d908      	bls.n	800e522 <_free_r+0x42>
 800e510:	6820      	ldr	r0, [r4, #0]
 800e512:	1821      	adds	r1, r4, r0
 800e514:	428b      	cmp	r3, r1
 800e516:	bf01      	itttt	eq
 800e518:	6819      	ldreq	r1, [r3, #0]
 800e51a:	685b      	ldreq	r3, [r3, #4]
 800e51c:	1809      	addeq	r1, r1, r0
 800e51e:	6021      	streq	r1, [r4, #0]
 800e520:	e7ed      	b.n	800e4fe <_free_r+0x1e>
 800e522:	461a      	mov	r2, r3
 800e524:	685b      	ldr	r3, [r3, #4]
 800e526:	b10b      	cbz	r3, 800e52c <_free_r+0x4c>
 800e528:	42a3      	cmp	r3, r4
 800e52a:	d9fa      	bls.n	800e522 <_free_r+0x42>
 800e52c:	6811      	ldr	r1, [r2, #0]
 800e52e:	1850      	adds	r0, r2, r1
 800e530:	42a0      	cmp	r0, r4
 800e532:	d10b      	bne.n	800e54c <_free_r+0x6c>
 800e534:	6820      	ldr	r0, [r4, #0]
 800e536:	4401      	add	r1, r0
 800e538:	1850      	adds	r0, r2, r1
 800e53a:	4283      	cmp	r3, r0
 800e53c:	6011      	str	r1, [r2, #0]
 800e53e:	d1e0      	bne.n	800e502 <_free_r+0x22>
 800e540:	6818      	ldr	r0, [r3, #0]
 800e542:	685b      	ldr	r3, [r3, #4]
 800e544:	4408      	add	r0, r1
 800e546:	6010      	str	r0, [r2, #0]
 800e548:	6053      	str	r3, [r2, #4]
 800e54a:	e7da      	b.n	800e502 <_free_r+0x22>
 800e54c:	d902      	bls.n	800e554 <_free_r+0x74>
 800e54e:	230c      	movs	r3, #12
 800e550:	602b      	str	r3, [r5, #0]
 800e552:	e7d6      	b.n	800e502 <_free_r+0x22>
 800e554:	6820      	ldr	r0, [r4, #0]
 800e556:	1821      	adds	r1, r4, r0
 800e558:	428b      	cmp	r3, r1
 800e55a:	bf01      	itttt	eq
 800e55c:	6819      	ldreq	r1, [r3, #0]
 800e55e:	685b      	ldreq	r3, [r3, #4]
 800e560:	1809      	addeq	r1, r1, r0
 800e562:	6021      	streq	r1, [r4, #0]
 800e564:	6063      	str	r3, [r4, #4]
 800e566:	6054      	str	r4, [r2, #4]
 800e568:	e7cb      	b.n	800e502 <_free_r+0x22>
 800e56a:	bd38      	pop	{r3, r4, r5, pc}
 800e56c:	20002490 	.word	0x20002490

0800e570 <malloc>:
 800e570:	4b02      	ldr	r3, [pc, #8]	@ (800e57c <malloc+0xc>)
 800e572:	4601      	mov	r1, r0
 800e574:	6818      	ldr	r0, [r3, #0]
 800e576:	f000 b825 	b.w	800e5c4 <_malloc_r>
 800e57a:	bf00      	nop
 800e57c:	200001ac 	.word	0x200001ac

0800e580 <sbrk_aligned>:
 800e580:	b570      	push	{r4, r5, r6, lr}
 800e582:	4e0f      	ldr	r6, [pc, #60]	@ (800e5c0 <sbrk_aligned+0x40>)
 800e584:	460c      	mov	r4, r1
 800e586:	6831      	ldr	r1, [r6, #0]
 800e588:	4605      	mov	r5, r0
 800e58a:	b911      	cbnz	r1, 800e592 <sbrk_aligned+0x12>
 800e58c:	f001 f81c 	bl	800f5c8 <_sbrk_r>
 800e590:	6030      	str	r0, [r6, #0]
 800e592:	4621      	mov	r1, r4
 800e594:	4628      	mov	r0, r5
 800e596:	f001 f817 	bl	800f5c8 <_sbrk_r>
 800e59a:	1c43      	adds	r3, r0, #1
 800e59c:	d103      	bne.n	800e5a6 <sbrk_aligned+0x26>
 800e59e:	f04f 34ff 	mov.w	r4, #4294967295
 800e5a2:	4620      	mov	r0, r4
 800e5a4:	bd70      	pop	{r4, r5, r6, pc}
 800e5a6:	1cc4      	adds	r4, r0, #3
 800e5a8:	f024 0403 	bic.w	r4, r4, #3
 800e5ac:	42a0      	cmp	r0, r4
 800e5ae:	d0f8      	beq.n	800e5a2 <sbrk_aligned+0x22>
 800e5b0:	1a21      	subs	r1, r4, r0
 800e5b2:	4628      	mov	r0, r5
 800e5b4:	f001 f808 	bl	800f5c8 <_sbrk_r>
 800e5b8:	3001      	adds	r0, #1
 800e5ba:	d1f2      	bne.n	800e5a2 <sbrk_aligned+0x22>
 800e5bc:	e7ef      	b.n	800e59e <sbrk_aligned+0x1e>
 800e5be:	bf00      	nop
 800e5c0:	2000248c 	.word	0x2000248c

0800e5c4 <_malloc_r>:
 800e5c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5c8:	1ccd      	adds	r5, r1, #3
 800e5ca:	f025 0503 	bic.w	r5, r5, #3
 800e5ce:	3508      	adds	r5, #8
 800e5d0:	2d0c      	cmp	r5, #12
 800e5d2:	bf38      	it	cc
 800e5d4:	250c      	movcc	r5, #12
 800e5d6:	2d00      	cmp	r5, #0
 800e5d8:	4606      	mov	r6, r0
 800e5da:	db01      	blt.n	800e5e0 <_malloc_r+0x1c>
 800e5dc:	42a9      	cmp	r1, r5
 800e5de:	d904      	bls.n	800e5ea <_malloc_r+0x26>
 800e5e0:	230c      	movs	r3, #12
 800e5e2:	6033      	str	r3, [r6, #0]
 800e5e4:	2000      	movs	r0, #0
 800e5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e6c0 <_malloc_r+0xfc>
 800e5ee:	f000 f87b 	bl	800e6e8 <__malloc_lock>
 800e5f2:	f8d8 3000 	ldr.w	r3, [r8]
 800e5f6:	461c      	mov	r4, r3
 800e5f8:	bb44      	cbnz	r4, 800e64c <_malloc_r+0x88>
 800e5fa:	4629      	mov	r1, r5
 800e5fc:	4630      	mov	r0, r6
 800e5fe:	f7ff ffbf 	bl	800e580 <sbrk_aligned>
 800e602:	1c43      	adds	r3, r0, #1
 800e604:	4604      	mov	r4, r0
 800e606:	d158      	bne.n	800e6ba <_malloc_r+0xf6>
 800e608:	f8d8 4000 	ldr.w	r4, [r8]
 800e60c:	4627      	mov	r7, r4
 800e60e:	2f00      	cmp	r7, #0
 800e610:	d143      	bne.n	800e69a <_malloc_r+0xd6>
 800e612:	2c00      	cmp	r4, #0
 800e614:	d04b      	beq.n	800e6ae <_malloc_r+0xea>
 800e616:	6823      	ldr	r3, [r4, #0]
 800e618:	4639      	mov	r1, r7
 800e61a:	4630      	mov	r0, r6
 800e61c:	eb04 0903 	add.w	r9, r4, r3
 800e620:	f000 ffd2 	bl	800f5c8 <_sbrk_r>
 800e624:	4581      	cmp	r9, r0
 800e626:	d142      	bne.n	800e6ae <_malloc_r+0xea>
 800e628:	6821      	ldr	r1, [r4, #0]
 800e62a:	4630      	mov	r0, r6
 800e62c:	1a6d      	subs	r5, r5, r1
 800e62e:	4629      	mov	r1, r5
 800e630:	f7ff ffa6 	bl	800e580 <sbrk_aligned>
 800e634:	3001      	adds	r0, #1
 800e636:	d03a      	beq.n	800e6ae <_malloc_r+0xea>
 800e638:	6823      	ldr	r3, [r4, #0]
 800e63a:	442b      	add	r3, r5
 800e63c:	6023      	str	r3, [r4, #0]
 800e63e:	f8d8 3000 	ldr.w	r3, [r8]
 800e642:	685a      	ldr	r2, [r3, #4]
 800e644:	bb62      	cbnz	r2, 800e6a0 <_malloc_r+0xdc>
 800e646:	f8c8 7000 	str.w	r7, [r8]
 800e64a:	e00f      	b.n	800e66c <_malloc_r+0xa8>
 800e64c:	6822      	ldr	r2, [r4, #0]
 800e64e:	1b52      	subs	r2, r2, r5
 800e650:	d420      	bmi.n	800e694 <_malloc_r+0xd0>
 800e652:	2a0b      	cmp	r2, #11
 800e654:	d917      	bls.n	800e686 <_malloc_r+0xc2>
 800e656:	1961      	adds	r1, r4, r5
 800e658:	42a3      	cmp	r3, r4
 800e65a:	6025      	str	r5, [r4, #0]
 800e65c:	bf18      	it	ne
 800e65e:	6059      	strne	r1, [r3, #4]
 800e660:	6863      	ldr	r3, [r4, #4]
 800e662:	bf08      	it	eq
 800e664:	f8c8 1000 	streq.w	r1, [r8]
 800e668:	5162      	str	r2, [r4, r5]
 800e66a:	604b      	str	r3, [r1, #4]
 800e66c:	4630      	mov	r0, r6
 800e66e:	f000 f841 	bl	800e6f4 <__malloc_unlock>
 800e672:	f104 000b 	add.w	r0, r4, #11
 800e676:	1d23      	adds	r3, r4, #4
 800e678:	f020 0007 	bic.w	r0, r0, #7
 800e67c:	1ac2      	subs	r2, r0, r3
 800e67e:	bf1c      	itt	ne
 800e680:	1a1b      	subne	r3, r3, r0
 800e682:	50a3      	strne	r3, [r4, r2]
 800e684:	e7af      	b.n	800e5e6 <_malloc_r+0x22>
 800e686:	6862      	ldr	r2, [r4, #4]
 800e688:	42a3      	cmp	r3, r4
 800e68a:	bf0c      	ite	eq
 800e68c:	f8c8 2000 	streq.w	r2, [r8]
 800e690:	605a      	strne	r2, [r3, #4]
 800e692:	e7eb      	b.n	800e66c <_malloc_r+0xa8>
 800e694:	4623      	mov	r3, r4
 800e696:	6864      	ldr	r4, [r4, #4]
 800e698:	e7ae      	b.n	800e5f8 <_malloc_r+0x34>
 800e69a:	463c      	mov	r4, r7
 800e69c:	687f      	ldr	r7, [r7, #4]
 800e69e:	e7b6      	b.n	800e60e <_malloc_r+0x4a>
 800e6a0:	461a      	mov	r2, r3
 800e6a2:	685b      	ldr	r3, [r3, #4]
 800e6a4:	42a3      	cmp	r3, r4
 800e6a6:	d1fb      	bne.n	800e6a0 <_malloc_r+0xdc>
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	6053      	str	r3, [r2, #4]
 800e6ac:	e7de      	b.n	800e66c <_malloc_r+0xa8>
 800e6ae:	230c      	movs	r3, #12
 800e6b0:	4630      	mov	r0, r6
 800e6b2:	6033      	str	r3, [r6, #0]
 800e6b4:	f000 f81e 	bl	800e6f4 <__malloc_unlock>
 800e6b8:	e794      	b.n	800e5e4 <_malloc_r+0x20>
 800e6ba:	6005      	str	r5, [r0, #0]
 800e6bc:	e7d6      	b.n	800e66c <_malloc_r+0xa8>
 800e6be:	bf00      	nop
 800e6c0:	20002490 	.word	0x20002490

0800e6c4 <__ascii_mbtowc>:
 800e6c4:	b082      	sub	sp, #8
 800e6c6:	b901      	cbnz	r1, 800e6ca <__ascii_mbtowc+0x6>
 800e6c8:	a901      	add	r1, sp, #4
 800e6ca:	b142      	cbz	r2, 800e6de <__ascii_mbtowc+0x1a>
 800e6cc:	b14b      	cbz	r3, 800e6e2 <__ascii_mbtowc+0x1e>
 800e6ce:	7813      	ldrb	r3, [r2, #0]
 800e6d0:	600b      	str	r3, [r1, #0]
 800e6d2:	7812      	ldrb	r2, [r2, #0]
 800e6d4:	1e10      	subs	r0, r2, #0
 800e6d6:	bf18      	it	ne
 800e6d8:	2001      	movne	r0, #1
 800e6da:	b002      	add	sp, #8
 800e6dc:	4770      	bx	lr
 800e6de:	4610      	mov	r0, r2
 800e6e0:	e7fb      	b.n	800e6da <__ascii_mbtowc+0x16>
 800e6e2:	f06f 0001 	mvn.w	r0, #1
 800e6e6:	e7f8      	b.n	800e6da <__ascii_mbtowc+0x16>

0800e6e8 <__malloc_lock>:
 800e6e8:	4801      	ldr	r0, [pc, #4]	@ (800e6f0 <__malloc_lock+0x8>)
 800e6ea:	f7ff b87c 	b.w	800d7e6 <__retarget_lock_acquire_recursive>
 800e6ee:	bf00      	nop
 800e6f0:	20002488 	.word	0x20002488

0800e6f4 <__malloc_unlock>:
 800e6f4:	4801      	ldr	r0, [pc, #4]	@ (800e6fc <__malloc_unlock+0x8>)
 800e6f6:	f7ff b877 	b.w	800d7e8 <__retarget_lock_release_recursive>
 800e6fa:	bf00      	nop
 800e6fc:	20002488 	.word	0x20002488

0800e700 <_Balloc>:
 800e700:	b570      	push	{r4, r5, r6, lr}
 800e702:	69c6      	ldr	r6, [r0, #28]
 800e704:	4604      	mov	r4, r0
 800e706:	460d      	mov	r5, r1
 800e708:	b976      	cbnz	r6, 800e728 <_Balloc+0x28>
 800e70a:	2010      	movs	r0, #16
 800e70c:	f7ff ff30 	bl	800e570 <malloc>
 800e710:	4602      	mov	r2, r0
 800e712:	61e0      	str	r0, [r4, #28]
 800e714:	b920      	cbnz	r0, 800e720 <_Balloc+0x20>
 800e716:	216b      	movs	r1, #107	@ 0x6b
 800e718:	4b17      	ldr	r3, [pc, #92]	@ (800e778 <_Balloc+0x78>)
 800e71a:	4818      	ldr	r0, [pc, #96]	@ (800e77c <_Balloc+0x7c>)
 800e71c:	f000 ff64 	bl	800f5e8 <__assert_func>
 800e720:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e724:	6006      	str	r6, [r0, #0]
 800e726:	60c6      	str	r6, [r0, #12]
 800e728:	69e6      	ldr	r6, [r4, #28]
 800e72a:	68f3      	ldr	r3, [r6, #12]
 800e72c:	b183      	cbz	r3, 800e750 <_Balloc+0x50>
 800e72e:	69e3      	ldr	r3, [r4, #28]
 800e730:	68db      	ldr	r3, [r3, #12]
 800e732:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e736:	b9b8      	cbnz	r0, 800e768 <_Balloc+0x68>
 800e738:	2101      	movs	r1, #1
 800e73a:	fa01 f605 	lsl.w	r6, r1, r5
 800e73e:	1d72      	adds	r2, r6, #5
 800e740:	4620      	mov	r0, r4
 800e742:	0092      	lsls	r2, r2, #2
 800e744:	f000 ff6e 	bl	800f624 <_calloc_r>
 800e748:	b160      	cbz	r0, 800e764 <_Balloc+0x64>
 800e74a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e74e:	e00e      	b.n	800e76e <_Balloc+0x6e>
 800e750:	2221      	movs	r2, #33	@ 0x21
 800e752:	2104      	movs	r1, #4
 800e754:	4620      	mov	r0, r4
 800e756:	f000 ff65 	bl	800f624 <_calloc_r>
 800e75a:	69e3      	ldr	r3, [r4, #28]
 800e75c:	60f0      	str	r0, [r6, #12]
 800e75e:	68db      	ldr	r3, [r3, #12]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d1e4      	bne.n	800e72e <_Balloc+0x2e>
 800e764:	2000      	movs	r0, #0
 800e766:	bd70      	pop	{r4, r5, r6, pc}
 800e768:	6802      	ldr	r2, [r0, #0]
 800e76a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e76e:	2300      	movs	r3, #0
 800e770:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e774:	e7f7      	b.n	800e766 <_Balloc+0x66>
 800e776:	bf00      	nop
 800e778:	0800fb2a 	.word	0x0800fb2a
 800e77c:	0800fbaa 	.word	0x0800fbaa

0800e780 <_Bfree>:
 800e780:	b570      	push	{r4, r5, r6, lr}
 800e782:	69c6      	ldr	r6, [r0, #28]
 800e784:	4605      	mov	r5, r0
 800e786:	460c      	mov	r4, r1
 800e788:	b976      	cbnz	r6, 800e7a8 <_Bfree+0x28>
 800e78a:	2010      	movs	r0, #16
 800e78c:	f7ff fef0 	bl	800e570 <malloc>
 800e790:	4602      	mov	r2, r0
 800e792:	61e8      	str	r0, [r5, #28]
 800e794:	b920      	cbnz	r0, 800e7a0 <_Bfree+0x20>
 800e796:	218f      	movs	r1, #143	@ 0x8f
 800e798:	4b08      	ldr	r3, [pc, #32]	@ (800e7bc <_Bfree+0x3c>)
 800e79a:	4809      	ldr	r0, [pc, #36]	@ (800e7c0 <_Bfree+0x40>)
 800e79c:	f000 ff24 	bl	800f5e8 <__assert_func>
 800e7a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7a4:	6006      	str	r6, [r0, #0]
 800e7a6:	60c6      	str	r6, [r0, #12]
 800e7a8:	b13c      	cbz	r4, 800e7ba <_Bfree+0x3a>
 800e7aa:	69eb      	ldr	r3, [r5, #28]
 800e7ac:	6862      	ldr	r2, [r4, #4]
 800e7ae:	68db      	ldr	r3, [r3, #12]
 800e7b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e7b4:	6021      	str	r1, [r4, #0]
 800e7b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e7ba:	bd70      	pop	{r4, r5, r6, pc}
 800e7bc:	0800fb2a 	.word	0x0800fb2a
 800e7c0:	0800fbaa 	.word	0x0800fbaa

0800e7c4 <__multadd>:
 800e7c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7c8:	4607      	mov	r7, r0
 800e7ca:	460c      	mov	r4, r1
 800e7cc:	461e      	mov	r6, r3
 800e7ce:	2000      	movs	r0, #0
 800e7d0:	690d      	ldr	r5, [r1, #16]
 800e7d2:	f101 0c14 	add.w	ip, r1, #20
 800e7d6:	f8dc 3000 	ldr.w	r3, [ip]
 800e7da:	3001      	adds	r0, #1
 800e7dc:	b299      	uxth	r1, r3
 800e7de:	fb02 6101 	mla	r1, r2, r1, r6
 800e7e2:	0c1e      	lsrs	r6, r3, #16
 800e7e4:	0c0b      	lsrs	r3, r1, #16
 800e7e6:	fb02 3306 	mla	r3, r2, r6, r3
 800e7ea:	b289      	uxth	r1, r1
 800e7ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e7f0:	4285      	cmp	r5, r0
 800e7f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e7f6:	f84c 1b04 	str.w	r1, [ip], #4
 800e7fa:	dcec      	bgt.n	800e7d6 <__multadd+0x12>
 800e7fc:	b30e      	cbz	r6, 800e842 <__multadd+0x7e>
 800e7fe:	68a3      	ldr	r3, [r4, #8]
 800e800:	42ab      	cmp	r3, r5
 800e802:	dc19      	bgt.n	800e838 <__multadd+0x74>
 800e804:	6861      	ldr	r1, [r4, #4]
 800e806:	4638      	mov	r0, r7
 800e808:	3101      	adds	r1, #1
 800e80a:	f7ff ff79 	bl	800e700 <_Balloc>
 800e80e:	4680      	mov	r8, r0
 800e810:	b928      	cbnz	r0, 800e81e <__multadd+0x5a>
 800e812:	4602      	mov	r2, r0
 800e814:	21ba      	movs	r1, #186	@ 0xba
 800e816:	4b0c      	ldr	r3, [pc, #48]	@ (800e848 <__multadd+0x84>)
 800e818:	480c      	ldr	r0, [pc, #48]	@ (800e84c <__multadd+0x88>)
 800e81a:	f000 fee5 	bl	800f5e8 <__assert_func>
 800e81e:	6922      	ldr	r2, [r4, #16]
 800e820:	f104 010c 	add.w	r1, r4, #12
 800e824:	3202      	adds	r2, #2
 800e826:	0092      	lsls	r2, r2, #2
 800e828:	300c      	adds	r0, #12
 800e82a:	f7fe ffec 	bl	800d806 <memcpy>
 800e82e:	4621      	mov	r1, r4
 800e830:	4638      	mov	r0, r7
 800e832:	f7ff ffa5 	bl	800e780 <_Bfree>
 800e836:	4644      	mov	r4, r8
 800e838:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e83c:	3501      	adds	r5, #1
 800e83e:	615e      	str	r6, [r3, #20]
 800e840:	6125      	str	r5, [r4, #16]
 800e842:	4620      	mov	r0, r4
 800e844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e848:	0800fb99 	.word	0x0800fb99
 800e84c:	0800fbaa 	.word	0x0800fbaa

0800e850 <__hi0bits>:
 800e850:	4603      	mov	r3, r0
 800e852:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e856:	bf3a      	itte	cc
 800e858:	0403      	lslcc	r3, r0, #16
 800e85a:	2010      	movcc	r0, #16
 800e85c:	2000      	movcs	r0, #0
 800e85e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e862:	bf3c      	itt	cc
 800e864:	021b      	lslcc	r3, r3, #8
 800e866:	3008      	addcc	r0, #8
 800e868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e86c:	bf3c      	itt	cc
 800e86e:	011b      	lslcc	r3, r3, #4
 800e870:	3004      	addcc	r0, #4
 800e872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e876:	bf3c      	itt	cc
 800e878:	009b      	lslcc	r3, r3, #2
 800e87a:	3002      	addcc	r0, #2
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	db05      	blt.n	800e88c <__hi0bits+0x3c>
 800e880:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e884:	f100 0001 	add.w	r0, r0, #1
 800e888:	bf08      	it	eq
 800e88a:	2020      	moveq	r0, #32
 800e88c:	4770      	bx	lr

0800e88e <__lo0bits>:
 800e88e:	6803      	ldr	r3, [r0, #0]
 800e890:	4602      	mov	r2, r0
 800e892:	f013 0007 	ands.w	r0, r3, #7
 800e896:	d00b      	beq.n	800e8b0 <__lo0bits+0x22>
 800e898:	07d9      	lsls	r1, r3, #31
 800e89a:	d421      	bmi.n	800e8e0 <__lo0bits+0x52>
 800e89c:	0798      	lsls	r0, r3, #30
 800e89e:	bf49      	itett	mi
 800e8a0:	085b      	lsrmi	r3, r3, #1
 800e8a2:	089b      	lsrpl	r3, r3, #2
 800e8a4:	2001      	movmi	r0, #1
 800e8a6:	6013      	strmi	r3, [r2, #0]
 800e8a8:	bf5c      	itt	pl
 800e8aa:	2002      	movpl	r0, #2
 800e8ac:	6013      	strpl	r3, [r2, #0]
 800e8ae:	4770      	bx	lr
 800e8b0:	b299      	uxth	r1, r3
 800e8b2:	b909      	cbnz	r1, 800e8b8 <__lo0bits+0x2a>
 800e8b4:	2010      	movs	r0, #16
 800e8b6:	0c1b      	lsrs	r3, r3, #16
 800e8b8:	b2d9      	uxtb	r1, r3
 800e8ba:	b909      	cbnz	r1, 800e8c0 <__lo0bits+0x32>
 800e8bc:	3008      	adds	r0, #8
 800e8be:	0a1b      	lsrs	r3, r3, #8
 800e8c0:	0719      	lsls	r1, r3, #28
 800e8c2:	bf04      	itt	eq
 800e8c4:	091b      	lsreq	r3, r3, #4
 800e8c6:	3004      	addeq	r0, #4
 800e8c8:	0799      	lsls	r1, r3, #30
 800e8ca:	bf04      	itt	eq
 800e8cc:	089b      	lsreq	r3, r3, #2
 800e8ce:	3002      	addeq	r0, #2
 800e8d0:	07d9      	lsls	r1, r3, #31
 800e8d2:	d403      	bmi.n	800e8dc <__lo0bits+0x4e>
 800e8d4:	085b      	lsrs	r3, r3, #1
 800e8d6:	f100 0001 	add.w	r0, r0, #1
 800e8da:	d003      	beq.n	800e8e4 <__lo0bits+0x56>
 800e8dc:	6013      	str	r3, [r2, #0]
 800e8de:	4770      	bx	lr
 800e8e0:	2000      	movs	r0, #0
 800e8e2:	4770      	bx	lr
 800e8e4:	2020      	movs	r0, #32
 800e8e6:	4770      	bx	lr

0800e8e8 <__i2b>:
 800e8e8:	b510      	push	{r4, lr}
 800e8ea:	460c      	mov	r4, r1
 800e8ec:	2101      	movs	r1, #1
 800e8ee:	f7ff ff07 	bl	800e700 <_Balloc>
 800e8f2:	4602      	mov	r2, r0
 800e8f4:	b928      	cbnz	r0, 800e902 <__i2b+0x1a>
 800e8f6:	f240 1145 	movw	r1, #325	@ 0x145
 800e8fa:	4b04      	ldr	r3, [pc, #16]	@ (800e90c <__i2b+0x24>)
 800e8fc:	4804      	ldr	r0, [pc, #16]	@ (800e910 <__i2b+0x28>)
 800e8fe:	f000 fe73 	bl	800f5e8 <__assert_func>
 800e902:	2301      	movs	r3, #1
 800e904:	6144      	str	r4, [r0, #20]
 800e906:	6103      	str	r3, [r0, #16]
 800e908:	bd10      	pop	{r4, pc}
 800e90a:	bf00      	nop
 800e90c:	0800fb99 	.word	0x0800fb99
 800e910:	0800fbaa 	.word	0x0800fbaa

0800e914 <__multiply>:
 800e914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e918:	4617      	mov	r7, r2
 800e91a:	690a      	ldr	r2, [r1, #16]
 800e91c:	693b      	ldr	r3, [r7, #16]
 800e91e:	4689      	mov	r9, r1
 800e920:	429a      	cmp	r2, r3
 800e922:	bfa2      	ittt	ge
 800e924:	463b      	movge	r3, r7
 800e926:	460f      	movge	r7, r1
 800e928:	4699      	movge	r9, r3
 800e92a:	693d      	ldr	r5, [r7, #16]
 800e92c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e930:	68bb      	ldr	r3, [r7, #8]
 800e932:	6879      	ldr	r1, [r7, #4]
 800e934:	eb05 060a 	add.w	r6, r5, sl
 800e938:	42b3      	cmp	r3, r6
 800e93a:	b085      	sub	sp, #20
 800e93c:	bfb8      	it	lt
 800e93e:	3101      	addlt	r1, #1
 800e940:	f7ff fede 	bl	800e700 <_Balloc>
 800e944:	b930      	cbnz	r0, 800e954 <__multiply+0x40>
 800e946:	4602      	mov	r2, r0
 800e948:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e94c:	4b40      	ldr	r3, [pc, #256]	@ (800ea50 <__multiply+0x13c>)
 800e94e:	4841      	ldr	r0, [pc, #260]	@ (800ea54 <__multiply+0x140>)
 800e950:	f000 fe4a 	bl	800f5e8 <__assert_func>
 800e954:	f100 0414 	add.w	r4, r0, #20
 800e958:	4623      	mov	r3, r4
 800e95a:	2200      	movs	r2, #0
 800e95c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e960:	4573      	cmp	r3, lr
 800e962:	d320      	bcc.n	800e9a6 <__multiply+0x92>
 800e964:	f107 0814 	add.w	r8, r7, #20
 800e968:	f109 0114 	add.w	r1, r9, #20
 800e96c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e970:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e974:	9302      	str	r3, [sp, #8]
 800e976:	1beb      	subs	r3, r5, r7
 800e978:	3b15      	subs	r3, #21
 800e97a:	f023 0303 	bic.w	r3, r3, #3
 800e97e:	3304      	adds	r3, #4
 800e980:	3715      	adds	r7, #21
 800e982:	42bd      	cmp	r5, r7
 800e984:	bf38      	it	cc
 800e986:	2304      	movcc	r3, #4
 800e988:	9301      	str	r3, [sp, #4]
 800e98a:	9b02      	ldr	r3, [sp, #8]
 800e98c:	9103      	str	r1, [sp, #12]
 800e98e:	428b      	cmp	r3, r1
 800e990:	d80c      	bhi.n	800e9ac <__multiply+0x98>
 800e992:	2e00      	cmp	r6, #0
 800e994:	dd03      	ble.n	800e99e <__multiply+0x8a>
 800e996:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d055      	beq.n	800ea4a <__multiply+0x136>
 800e99e:	6106      	str	r6, [r0, #16]
 800e9a0:	b005      	add	sp, #20
 800e9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9a6:	f843 2b04 	str.w	r2, [r3], #4
 800e9aa:	e7d9      	b.n	800e960 <__multiply+0x4c>
 800e9ac:	f8b1 a000 	ldrh.w	sl, [r1]
 800e9b0:	f1ba 0f00 	cmp.w	sl, #0
 800e9b4:	d01f      	beq.n	800e9f6 <__multiply+0xe2>
 800e9b6:	46c4      	mov	ip, r8
 800e9b8:	46a1      	mov	r9, r4
 800e9ba:	2700      	movs	r7, #0
 800e9bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e9c0:	f8d9 3000 	ldr.w	r3, [r9]
 800e9c4:	fa1f fb82 	uxth.w	fp, r2
 800e9c8:	b29b      	uxth	r3, r3
 800e9ca:	fb0a 330b 	mla	r3, sl, fp, r3
 800e9ce:	443b      	add	r3, r7
 800e9d0:	f8d9 7000 	ldr.w	r7, [r9]
 800e9d4:	0c12      	lsrs	r2, r2, #16
 800e9d6:	0c3f      	lsrs	r7, r7, #16
 800e9d8:	fb0a 7202 	mla	r2, sl, r2, r7
 800e9dc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e9e0:	b29b      	uxth	r3, r3
 800e9e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9e6:	4565      	cmp	r5, ip
 800e9e8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e9ec:	f849 3b04 	str.w	r3, [r9], #4
 800e9f0:	d8e4      	bhi.n	800e9bc <__multiply+0xa8>
 800e9f2:	9b01      	ldr	r3, [sp, #4]
 800e9f4:	50e7      	str	r7, [r4, r3]
 800e9f6:	9b03      	ldr	r3, [sp, #12]
 800e9f8:	3104      	adds	r1, #4
 800e9fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e9fe:	f1b9 0f00 	cmp.w	r9, #0
 800ea02:	d020      	beq.n	800ea46 <__multiply+0x132>
 800ea04:	4647      	mov	r7, r8
 800ea06:	46a4      	mov	ip, r4
 800ea08:	f04f 0a00 	mov.w	sl, #0
 800ea0c:	6823      	ldr	r3, [r4, #0]
 800ea0e:	f8b7 b000 	ldrh.w	fp, [r7]
 800ea12:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ea16:	b29b      	uxth	r3, r3
 800ea18:	fb09 220b 	mla	r2, r9, fp, r2
 800ea1c:	4452      	add	r2, sl
 800ea1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea22:	f84c 3b04 	str.w	r3, [ip], #4
 800ea26:	f857 3b04 	ldr.w	r3, [r7], #4
 800ea2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ea2e:	f8bc 3000 	ldrh.w	r3, [ip]
 800ea32:	42bd      	cmp	r5, r7
 800ea34:	fb09 330a 	mla	r3, r9, sl, r3
 800ea38:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ea3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ea40:	d8e5      	bhi.n	800ea0e <__multiply+0xfa>
 800ea42:	9a01      	ldr	r2, [sp, #4]
 800ea44:	50a3      	str	r3, [r4, r2]
 800ea46:	3404      	adds	r4, #4
 800ea48:	e79f      	b.n	800e98a <__multiply+0x76>
 800ea4a:	3e01      	subs	r6, #1
 800ea4c:	e7a1      	b.n	800e992 <__multiply+0x7e>
 800ea4e:	bf00      	nop
 800ea50:	0800fb99 	.word	0x0800fb99
 800ea54:	0800fbaa 	.word	0x0800fbaa

0800ea58 <__pow5mult>:
 800ea58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea5c:	4615      	mov	r5, r2
 800ea5e:	f012 0203 	ands.w	r2, r2, #3
 800ea62:	4607      	mov	r7, r0
 800ea64:	460e      	mov	r6, r1
 800ea66:	d007      	beq.n	800ea78 <__pow5mult+0x20>
 800ea68:	4c25      	ldr	r4, [pc, #148]	@ (800eb00 <__pow5mult+0xa8>)
 800ea6a:	3a01      	subs	r2, #1
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ea72:	f7ff fea7 	bl	800e7c4 <__multadd>
 800ea76:	4606      	mov	r6, r0
 800ea78:	10ad      	asrs	r5, r5, #2
 800ea7a:	d03d      	beq.n	800eaf8 <__pow5mult+0xa0>
 800ea7c:	69fc      	ldr	r4, [r7, #28]
 800ea7e:	b97c      	cbnz	r4, 800eaa0 <__pow5mult+0x48>
 800ea80:	2010      	movs	r0, #16
 800ea82:	f7ff fd75 	bl	800e570 <malloc>
 800ea86:	4602      	mov	r2, r0
 800ea88:	61f8      	str	r0, [r7, #28]
 800ea8a:	b928      	cbnz	r0, 800ea98 <__pow5mult+0x40>
 800ea8c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ea90:	4b1c      	ldr	r3, [pc, #112]	@ (800eb04 <__pow5mult+0xac>)
 800ea92:	481d      	ldr	r0, [pc, #116]	@ (800eb08 <__pow5mult+0xb0>)
 800ea94:	f000 fda8 	bl	800f5e8 <__assert_func>
 800ea98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ea9c:	6004      	str	r4, [r0, #0]
 800ea9e:	60c4      	str	r4, [r0, #12]
 800eaa0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eaa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eaa8:	b94c      	cbnz	r4, 800eabe <__pow5mult+0x66>
 800eaaa:	f240 2171 	movw	r1, #625	@ 0x271
 800eaae:	4638      	mov	r0, r7
 800eab0:	f7ff ff1a 	bl	800e8e8 <__i2b>
 800eab4:	2300      	movs	r3, #0
 800eab6:	4604      	mov	r4, r0
 800eab8:	f8c8 0008 	str.w	r0, [r8, #8]
 800eabc:	6003      	str	r3, [r0, #0]
 800eabe:	f04f 0900 	mov.w	r9, #0
 800eac2:	07eb      	lsls	r3, r5, #31
 800eac4:	d50a      	bpl.n	800eadc <__pow5mult+0x84>
 800eac6:	4631      	mov	r1, r6
 800eac8:	4622      	mov	r2, r4
 800eaca:	4638      	mov	r0, r7
 800eacc:	f7ff ff22 	bl	800e914 <__multiply>
 800ead0:	4680      	mov	r8, r0
 800ead2:	4631      	mov	r1, r6
 800ead4:	4638      	mov	r0, r7
 800ead6:	f7ff fe53 	bl	800e780 <_Bfree>
 800eada:	4646      	mov	r6, r8
 800eadc:	106d      	asrs	r5, r5, #1
 800eade:	d00b      	beq.n	800eaf8 <__pow5mult+0xa0>
 800eae0:	6820      	ldr	r0, [r4, #0]
 800eae2:	b938      	cbnz	r0, 800eaf4 <__pow5mult+0x9c>
 800eae4:	4622      	mov	r2, r4
 800eae6:	4621      	mov	r1, r4
 800eae8:	4638      	mov	r0, r7
 800eaea:	f7ff ff13 	bl	800e914 <__multiply>
 800eaee:	6020      	str	r0, [r4, #0]
 800eaf0:	f8c0 9000 	str.w	r9, [r0]
 800eaf4:	4604      	mov	r4, r0
 800eaf6:	e7e4      	b.n	800eac2 <__pow5mult+0x6a>
 800eaf8:	4630      	mov	r0, r6
 800eafa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eafe:	bf00      	nop
 800eb00:	0800fc50 	.word	0x0800fc50
 800eb04:	0800fb2a 	.word	0x0800fb2a
 800eb08:	0800fbaa 	.word	0x0800fbaa

0800eb0c <__lshift>:
 800eb0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb10:	460c      	mov	r4, r1
 800eb12:	4607      	mov	r7, r0
 800eb14:	4691      	mov	r9, r2
 800eb16:	6923      	ldr	r3, [r4, #16]
 800eb18:	6849      	ldr	r1, [r1, #4]
 800eb1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb1e:	68a3      	ldr	r3, [r4, #8]
 800eb20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb24:	f108 0601 	add.w	r6, r8, #1
 800eb28:	42b3      	cmp	r3, r6
 800eb2a:	db0b      	blt.n	800eb44 <__lshift+0x38>
 800eb2c:	4638      	mov	r0, r7
 800eb2e:	f7ff fde7 	bl	800e700 <_Balloc>
 800eb32:	4605      	mov	r5, r0
 800eb34:	b948      	cbnz	r0, 800eb4a <__lshift+0x3e>
 800eb36:	4602      	mov	r2, r0
 800eb38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800eb3c:	4b27      	ldr	r3, [pc, #156]	@ (800ebdc <__lshift+0xd0>)
 800eb3e:	4828      	ldr	r0, [pc, #160]	@ (800ebe0 <__lshift+0xd4>)
 800eb40:	f000 fd52 	bl	800f5e8 <__assert_func>
 800eb44:	3101      	adds	r1, #1
 800eb46:	005b      	lsls	r3, r3, #1
 800eb48:	e7ee      	b.n	800eb28 <__lshift+0x1c>
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	f100 0114 	add.w	r1, r0, #20
 800eb50:	f100 0210 	add.w	r2, r0, #16
 800eb54:	4618      	mov	r0, r3
 800eb56:	4553      	cmp	r3, sl
 800eb58:	db33      	blt.n	800ebc2 <__lshift+0xb6>
 800eb5a:	6920      	ldr	r0, [r4, #16]
 800eb5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eb60:	f104 0314 	add.w	r3, r4, #20
 800eb64:	f019 091f 	ands.w	r9, r9, #31
 800eb68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eb6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eb70:	d02b      	beq.n	800ebca <__lshift+0xbe>
 800eb72:	468a      	mov	sl, r1
 800eb74:	2200      	movs	r2, #0
 800eb76:	f1c9 0e20 	rsb	lr, r9, #32
 800eb7a:	6818      	ldr	r0, [r3, #0]
 800eb7c:	fa00 f009 	lsl.w	r0, r0, r9
 800eb80:	4310      	orrs	r0, r2
 800eb82:	f84a 0b04 	str.w	r0, [sl], #4
 800eb86:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb8a:	459c      	cmp	ip, r3
 800eb8c:	fa22 f20e 	lsr.w	r2, r2, lr
 800eb90:	d8f3      	bhi.n	800eb7a <__lshift+0x6e>
 800eb92:	ebac 0304 	sub.w	r3, ip, r4
 800eb96:	3b15      	subs	r3, #21
 800eb98:	f023 0303 	bic.w	r3, r3, #3
 800eb9c:	3304      	adds	r3, #4
 800eb9e:	f104 0015 	add.w	r0, r4, #21
 800eba2:	4560      	cmp	r0, ip
 800eba4:	bf88      	it	hi
 800eba6:	2304      	movhi	r3, #4
 800eba8:	50ca      	str	r2, [r1, r3]
 800ebaa:	b10a      	cbz	r2, 800ebb0 <__lshift+0xa4>
 800ebac:	f108 0602 	add.w	r6, r8, #2
 800ebb0:	3e01      	subs	r6, #1
 800ebb2:	4638      	mov	r0, r7
 800ebb4:	4621      	mov	r1, r4
 800ebb6:	612e      	str	r6, [r5, #16]
 800ebb8:	f7ff fde2 	bl	800e780 <_Bfree>
 800ebbc:	4628      	mov	r0, r5
 800ebbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebc2:	f842 0f04 	str.w	r0, [r2, #4]!
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	e7c5      	b.n	800eb56 <__lshift+0x4a>
 800ebca:	3904      	subs	r1, #4
 800ebcc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebd0:	459c      	cmp	ip, r3
 800ebd2:	f841 2f04 	str.w	r2, [r1, #4]!
 800ebd6:	d8f9      	bhi.n	800ebcc <__lshift+0xc0>
 800ebd8:	e7ea      	b.n	800ebb0 <__lshift+0xa4>
 800ebda:	bf00      	nop
 800ebdc:	0800fb99 	.word	0x0800fb99
 800ebe0:	0800fbaa 	.word	0x0800fbaa

0800ebe4 <__mcmp>:
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	690a      	ldr	r2, [r1, #16]
 800ebe8:	6900      	ldr	r0, [r0, #16]
 800ebea:	b530      	push	{r4, r5, lr}
 800ebec:	1a80      	subs	r0, r0, r2
 800ebee:	d10e      	bne.n	800ec0e <__mcmp+0x2a>
 800ebf0:	3314      	adds	r3, #20
 800ebf2:	3114      	adds	r1, #20
 800ebf4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ebf8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ebfc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec04:	4295      	cmp	r5, r2
 800ec06:	d003      	beq.n	800ec10 <__mcmp+0x2c>
 800ec08:	d205      	bcs.n	800ec16 <__mcmp+0x32>
 800ec0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ec0e:	bd30      	pop	{r4, r5, pc}
 800ec10:	42a3      	cmp	r3, r4
 800ec12:	d3f3      	bcc.n	800ebfc <__mcmp+0x18>
 800ec14:	e7fb      	b.n	800ec0e <__mcmp+0x2a>
 800ec16:	2001      	movs	r0, #1
 800ec18:	e7f9      	b.n	800ec0e <__mcmp+0x2a>
	...

0800ec1c <__mdiff>:
 800ec1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec20:	4689      	mov	r9, r1
 800ec22:	4606      	mov	r6, r0
 800ec24:	4611      	mov	r1, r2
 800ec26:	4648      	mov	r0, r9
 800ec28:	4614      	mov	r4, r2
 800ec2a:	f7ff ffdb 	bl	800ebe4 <__mcmp>
 800ec2e:	1e05      	subs	r5, r0, #0
 800ec30:	d112      	bne.n	800ec58 <__mdiff+0x3c>
 800ec32:	4629      	mov	r1, r5
 800ec34:	4630      	mov	r0, r6
 800ec36:	f7ff fd63 	bl	800e700 <_Balloc>
 800ec3a:	4602      	mov	r2, r0
 800ec3c:	b928      	cbnz	r0, 800ec4a <__mdiff+0x2e>
 800ec3e:	f240 2137 	movw	r1, #567	@ 0x237
 800ec42:	4b3e      	ldr	r3, [pc, #248]	@ (800ed3c <__mdiff+0x120>)
 800ec44:	483e      	ldr	r0, [pc, #248]	@ (800ed40 <__mdiff+0x124>)
 800ec46:	f000 fccf 	bl	800f5e8 <__assert_func>
 800ec4a:	2301      	movs	r3, #1
 800ec4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ec50:	4610      	mov	r0, r2
 800ec52:	b003      	add	sp, #12
 800ec54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec58:	bfbc      	itt	lt
 800ec5a:	464b      	movlt	r3, r9
 800ec5c:	46a1      	movlt	r9, r4
 800ec5e:	4630      	mov	r0, r6
 800ec60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ec64:	bfba      	itte	lt
 800ec66:	461c      	movlt	r4, r3
 800ec68:	2501      	movlt	r5, #1
 800ec6a:	2500      	movge	r5, #0
 800ec6c:	f7ff fd48 	bl	800e700 <_Balloc>
 800ec70:	4602      	mov	r2, r0
 800ec72:	b918      	cbnz	r0, 800ec7c <__mdiff+0x60>
 800ec74:	f240 2145 	movw	r1, #581	@ 0x245
 800ec78:	4b30      	ldr	r3, [pc, #192]	@ (800ed3c <__mdiff+0x120>)
 800ec7a:	e7e3      	b.n	800ec44 <__mdiff+0x28>
 800ec7c:	f100 0b14 	add.w	fp, r0, #20
 800ec80:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ec84:	f109 0310 	add.w	r3, r9, #16
 800ec88:	60c5      	str	r5, [r0, #12]
 800ec8a:	f04f 0c00 	mov.w	ip, #0
 800ec8e:	f109 0514 	add.w	r5, r9, #20
 800ec92:	46d9      	mov	r9, fp
 800ec94:	6926      	ldr	r6, [r4, #16]
 800ec96:	f104 0e14 	add.w	lr, r4, #20
 800ec9a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ec9e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800eca2:	9301      	str	r3, [sp, #4]
 800eca4:	9b01      	ldr	r3, [sp, #4]
 800eca6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ecaa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ecae:	b281      	uxth	r1, r0
 800ecb0:	9301      	str	r3, [sp, #4]
 800ecb2:	fa1f f38a 	uxth.w	r3, sl
 800ecb6:	1a5b      	subs	r3, r3, r1
 800ecb8:	0c00      	lsrs	r0, r0, #16
 800ecba:	4463      	add	r3, ip
 800ecbc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ecc0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ecc4:	b29b      	uxth	r3, r3
 800ecc6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ecca:	4576      	cmp	r6, lr
 800eccc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ecd0:	f849 3b04 	str.w	r3, [r9], #4
 800ecd4:	d8e6      	bhi.n	800eca4 <__mdiff+0x88>
 800ecd6:	1b33      	subs	r3, r6, r4
 800ecd8:	3b15      	subs	r3, #21
 800ecda:	f023 0303 	bic.w	r3, r3, #3
 800ecde:	3415      	adds	r4, #21
 800ece0:	3304      	adds	r3, #4
 800ece2:	42a6      	cmp	r6, r4
 800ece4:	bf38      	it	cc
 800ece6:	2304      	movcc	r3, #4
 800ece8:	441d      	add	r5, r3
 800ecea:	445b      	add	r3, fp
 800ecec:	461e      	mov	r6, r3
 800ecee:	462c      	mov	r4, r5
 800ecf0:	4544      	cmp	r4, r8
 800ecf2:	d30e      	bcc.n	800ed12 <__mdiff+0xf6>
 800ecf4:	f108 0103 	add.w	r1, r8, #3
 800ecf8:	1b49      	subs	r1, r1, r5
 800ecfa:	f021 0103 	bic.w	r1, r1, #3
 800ecfe:	3d03      	subs	r5, #3
 800ed00:	45a8      	cmp	r8, r5
 800ed02:	bf38      	it	cc
 800ed04:	2100      	movcc	r1, #0
 800ed06:	440b      	add	r3, r1
 800ed08:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ed0c:	b199      	cbz	r1, 800ed36 <__mdiff+0x11a>
 800ed0e:	6117      	str	r7, [r2, #16]
 800ed10:	e79e      	b.n	800ec50 <__mdiff+0x34>
 800ed12:	46e6      	mov	lr, ip
 800ed14:	f854 1b04 	ldr.w	r1, [r4], #4
 800ed18:	fa1f fc81 	uxth.w	ip, r1
 800ed1c:	44f4      	add	ip, lr
 800ed1e:	0c08      	lsrs	r0, r1, #16
 800ed20:	4471      	add	r1, lr
 800ed22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ed26:	b289      	uxth	r1, r1
 800ed28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ed2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed30:	f846 1b04 	str.w	r1, [r6], #4
 800ed34:	e7dc      	b.n	800ecf0 <__mdiff+0xd4>
 800ed36:	3f01      	subs	r7, #1
 800ed38:	e7e6      	b.n	800ed08 <__mdiff+0xec>
 800ed3a:	bf00      	nop
 800ed3c:	0800fb99 	.word	0x0800fb99
 800ed40:	0800fbaa 	.word	0x0800fbaa

0800ed44 <__d2b>:
 800ed44:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800ed48:	2101      	movs	r1, #1
 800ed4a:	4690      	mov	r8, r2
 800ed4c:	4699      	mov	r9, r3
 800ed4e:	9e08      	ldr	r6, [sp, #32]
 800ed50:	f7ff fcd6 	bl	800e700 <_Balloc>
 800ed54:	4604      	mov	r4, r0
 800ed56:	b930      	cbnz	r0, 800ed66 <__d2b+0x22>
 800ed58:	4602      	mov	r2, r0
 800ed5a:	f240 310f 	movw	r1, #783	@ 0x30f
 800ed5e:	4b23      	ldr	r3, [pc, #140]	@ (800edec <__d2b+0xa8>)
 800ed60:	4823      	ldr	r0, [pc, #140]	@ (800edf0 <__d2b+0xac>)
 800ed62:	f000 fc41 	bl	800f5e8 <__assert_func>
 800ed66:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ed6a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ed6e:	b10d      	cbz	r5, 800ed74 <__d2b+0x30>
 800ed70:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed74:	9301      	str	r3, [sp, #4]
 800ed76:	f1b8 0300 	subs.w	r3, r8, #0
 800ed7a:	d024      	beq.n	800edc6 <__d2b+0x82>
 800ed7c:	4668      	mov	r0, sp
 800ed7e:	9300      	str	r3, [sp, #0]
 800ed80:	f7ff fd85 	bl	800e88e <__lo0bits>
 800ed84:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ed88:	b1d8      	cbz	r0, 800edc2 <__d2b+0x7e>
 800ed8a:	f1c0 0320 	rsb	r3, r0, #32
 800ed8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ed92:	430b      	orrs	r3, r1
 800ed94:	40c2      	lsrs	r2, r0
 800ed96:	6163      	str	r3, [r4, #20]
 800ed98:	9201      	str	r2, [sp, #4]
 800ed9a:	9b01      	ldr	r3, [sp, #4]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	bf0c      	ite	eq
 800eda0:	2201      	moveq	r2, #1
 800eda2:	2202      	movne	r2, #2
 800eda4:	61a3      	str	r3, [r4, #24]
 800eda6:	6122      	str	r2, [r4, #16]
 800eda8:	b1ad      	cbz	r5, 800edd6 <__d2b+0x92>
 800edaa:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800edae:	4405      	add	r5, r0
 800edb0:	6035      	str	r5, [r6, #0]
 800edb2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800edb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edb8:	6018      	str	r0, [r3, #0]
 800edba:	4620      	mov	r0, r4
 800edbc:	b002      	add	sp, #8
 800edbe:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800edc2:	6161      	str	r1, [r4, #20]
 800edc4:	e7e9      	b.n	800ed9a <__d2b+0x56>
 800edc6:	a801      	add	r0, sp, #4
 800edc8:	f7ff fd61 	bl	800e88e <__lo0bits>
 800edcc:	9b01      	ldr	r3, [sp, #4]
 800edce:	2201      	movs	r2, #1
 800edd0:	6163      	str	r3, [r4, #20]
 800edd2:	3020      	adds	r0, #32
 800edd4:	e7e7      	b.n	800eda6 <__d2b+0x62>
 800edd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800edda:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800edde:	6030      	str	r0, [r6, #0]
 800ede0:	6918      	ldr	r0, [r3, #16]
 800ede2:	f7ff fd35 	bl	800e850 <__hi0bits>
 800ede6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800edea:	e7e4      	b.n	800edb6 <__d2b+0x72>
 800edec:	0800fb99 	.word	0x0800fb99
 800edf0:	0800fbaa 	.word	0x0800fbaa

0800edf4 <__ascii_wctomb>:
 800edf4:	4603      	mov	r3, r0
 800edf6:	4608      	mov	r0, r1
 800edf8:	b141      	cbz	r1, 800ee0c <__ascii_wctomb+0x18>
 800edfa:	2aff      	cmp	r2, #255	@ 0xff
 800edfc:	d904      	bls.n	800ee08 <__ascii_wctomb+0x14>
 800edfe:	228a      	movs	r2, #138	@ 0x8a
 800ee00:	f04f 30ff 	mov.w	r0, #4294967295
 800ee04:	601a      	str	r2, [r3, #0]
 800ee06:	4770      	bx	lr
 800ee08:	2001      	movs	r0, #1
 800ee0a:	700a      	strb	r2, [r1, #0]
 800ee0c:	4770      	bx	lr

0800ee0e <__ssputs_r>:
 800ee0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee12:	461f      	mov	r7, r3
 800ee14:	688e      	ldr	r6, [r1, #8]
 800ee16:	4682      	mov	sl, r0
 800ee18:	42be      	cmp	r6, r7
 800ee1a:	460c      	mov	r4, r1
 800ee1c:	4690      	mov	r8, r2
 800ee1e:	680b      	ldr	r3, [r1, #0]
 800ee20:	d82d      	bhi.n	800ee7e <__ssputs_r+0x70>
 800ee22:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ee26:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ee2a:	d026      	beq.n	800ee7a <__ssputs_r+0x6c>
 800ee2c:	6965      	ldr	r5, [r4, #20]
 800ee2e:	6909      	ldr	r1, [r1, #16]
 800ee30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ee34:	eba3 0901 	sub.w	r9, r3, r1
 800ee38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ee3c:	1c7b      	adds	r3, r7, #1
 800ee3e:	444b      	add	r3, r9
 800ee40:	106d      	asrs	r5, r5, #1
 800ee42:	429d      	cmp	r5, r3
 800ee44:	bf38      	it	cc
 800ee46:	461d      	movcc	r5, r3
 800ee48:	0553      	lsls	r3, r2, #21
 800ee4a:	d527      	bpl.n	800ee9c <__ssputs_r+0x8e>
 800ee4c:	4629      	mov	r1, r5
 800ee4e:	f7ff fbb9 	bl	800e5c4 <_malloc_r>
 800ee52:	4606      	mov	r6, r0
 800ee54:	b360      	cbz	r0, 800eeb0 <__ssputs_r+0xa2>
 800ee56:	464a      	mov	r2, r9
 800ee58:	6921      	ldr	r1, [r4, #16]
 800ee5a:	f7fe fcd4 	bl	800d806 <memcpy>
 800ee5e:	89a3      	ldrh	r3, [r4, #12]
 800ee60:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ee64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee68:	81a3      	strh	r3, [r4, #12]
 800ee6a:	6126      	str	r6, [r4, #16]
 800ee6c:	444e      	add	r6, r9
 800ee6e:	6026      	str	r6, [r4, #0]
 800ee70:	463e      	mov	r6, r7
 800ee72:	6165      	str	r5, [r4, #20]
 800ee74:	eba5 0509 	sub.w	r5, r5, r9
 800ee78:	60a5      	str	r5, [r4, #8]
 800ee7a:	42be      	cmp	r6, r7
 800ee7c:	d900      	bls.n	800ee80 <__ssputs_r+0x72>
 800ee7e:	463e      	mov	r6, r7
 800ee80:	4632      	mov	r2, r6
 800ee82:	4641      	mov	r1, r8
 800ee84:	6820      	ldr	r0, [r4, #0]
 800ee86:	f000 fb62 	bl	800f54e <memmove>
 800ee8a:	2000      	movs	r0, #0
 800ee8c:	68a3      	ldr	r3, [r4, #8]
 800ee8e:	1b9b      	subs	r3, r3, r6
 800ee90:	60a3      	str	r3, [r4, #8]
 800ee92:	6823      	ldr	r3, [r4, #0]
 800ee94:	4433      	add	r3, r6
 800ee96:	6023      	str	r3, [r4, #0]
 800ee98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee9c:	462a      	mov	r2, r5
 800ee9e:	f000 fbd5 	bl	800f64c <_realloc_r>
 800eea2:	4606      	mov	r6, r0
 800eea4:	2800      	cmp	r0, #0
 800eea6:	d1e0      	bne.n	800ee6a <__ssputs_r+0x5c>
 800eea8:	4650      	mov	r0, sl
 800eeaa:	6921      	ldr	r1, [r4, #16]
 800eeac:	f7ff fb18 	bl	800e4e0 <_free_r>
 800eeb0:	230c      	movs	r3, #12
 800eeb2:	f8ca 3000 	str.w	r3, [sl]
 800eeb6:	89a3      	ldrh	r3, [r4, #12]
 800eeb8:	f04f 30ff 	mov.w	r0, #4294967295
 800eebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eec0:	81a3      	strh	r3, [r4, #12]
 800eec2:	e7e9      	b.n	800ee98 <__ssputs_r+0x8a>

0800eec4 <_svfiprintf_r>:
 800eec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eec8:	4698      	mov	r8, r3
 800eeca:	898b      	ldrh	r3, [r1, #12]
 800eecc:	4607      	mov	r7, r0
 800eece:	061b      	lsls	r3, r3, #24
 800eed0:	460d      	mov	r5, r1
 800eed2:	4614      	mov	r4, r2
 800eed4:	b09d      	sub	sp, #116	@ 0x74
 800eed6:	d510      	bpl.n	800eefa <_svfiprintf_r+0x36>
 800eed8:	690b      	ldr	r3, [r1, #16]
 800eeda:	b973      	cbnz	r3, 800eefa <_svfiprintf_r+0x36>
 800eedc:	2140      	movs	r1, #64	@ 0x40
 800eede:	f7ff fb71 	bl	800e5c4 <_malloc_r>
 800eee2:	6028      	str	r0, [r5, #0]
 800eee4:	6128      	str	r0, [r5, #16]
 800eee6:	b930      	cbnz	r0, 800eef6 <_svfiprintf_r+0x32>
 800eee8:	230c      	movs	r3, #12
 800eeea:	603b      	str	r3, [r7, #0]
 800eeec:	f04f 30ff 	mov.w	r0, #4294967295
 800eef0:	b01d      	add	sp, #116	@ 0x74
 800eef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eef6:	2340      	movs	r3, #64	@ 0x40
 800eef8:	616b      	str	r3, [r5, #20]
 800eefa:	2300      	movs	r3, #0
 800eefc:	9309      	str	r3, [sp, #36]	@ 0x24
 800eefe:	2320      	movs	r3, #32
 800ef00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ef04:	2330      	movs	r3, #48	@ 0x30
 800ef06:	f04f 0901 	mov.w	r9, #1
 800ef0a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef0e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800f0a8 <_svfiprintf_r+0x1e4>
 800ef12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef16:	4623      	mov	r3, r4
 800ef18:	469a      	mov	sl, r3
 800ef1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef1e:	b10a      	cbz	r2, 800ef24 <_svfiprintf_r+0x60>
 800ef20:	2a25      	cmp	r2, #37	@ 0x25
 800ef22:	d1f9      	bne.n	800ef18 <_svfiprintf_r+0x54>
 800ef24:	ebba 0b04 	subs.w	fp, sl, r4
 800ef28:	d00b      	beq.n	800ef42 <_svfiprintf_r+0x7e>
 800ef2a:	465b      	mov	r3, fp
 800ef2c:	4622      	mov	r2, r4
 800ef2e:	4629      	mov	r1, r5
 800ef30:	4638      	mov	r0, r7
 800ef32:	f7ff ff6c 	bl	800ee0e <__ssputs_r>
 800ef36:	3001      	adds	r0, #1
 800ef38:	f000 80a7 	beq.w	800f08a <_svfiprintf_r+0x1c6>
 800ef3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef3e:	445a      	add	r2, fp
 800ef40:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef42:	f89a 3000 	ldrb.w	r3, [sl]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	f000 809f 	beq.w	800f08a <_svfiprintf_r+0x1c6>
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ef52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef56:	f10a 0a01 	add.w	sl, sl, #1
 800ef5a:	9304      	str	r3, [sp, #16]
 800ef5c:	9307      	str	r3, [sp, #28]
 800ef5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef62:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef64:	4654      	mov	r4, sl
 800ef66:	2205      	movs	r2, #5
 800ef68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef6c:	484e      	ldr	r0, [pc, #312]	@ (800f0a8 <_svfiprintf_r+0x1e4>)
 800ef6e:	f7fe fc3c 	bl	800d7ea <memchr>
 800ef72:	9a04      	ldr	r2, [sp, #16]
 800ef74:	b9d8      	cbnz	r0, 800efae <_svfiprintf_r+0xea>
 800ef76:	06d0      	lsls	r0, r2, #27
 800ef78:	bf44      	itt	mi
 800ef7a:	2320      	movmi	r3, #32
 800ef7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef80:	0711      	lsls	r1, r2, #28
 800ef82:	bf44      	itt	mi
 800ef84:	232b      	movmi	r3, #43	@ 0x2b
 800ef86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ef8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef90:	d015      	beq.n	800efbe <_svfiprintf_r+0xfa>
 800ef92:	4654      	mov	r4, sl
 800ef94:	2000      	movs	r0, #0
 800ef96:	f04f 0c0a 	mov.w	ip, #10
 800ef9a:	9a07      	ldr	r2, [sp, #28]
 800ef9c:	4621      	mov	r1, r4
 800ef9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800efa2:	3b30      	subs	r3, #48	@ 0x30
 800efa4:	2b09      	cmp	r3, #9
 800efa6:	d94b      	bls.n	800f040 <_svfiprintf_r+0x17c>
 800efa8:	b1b0      	cbz	r0, 800efd8 <_svfiprintf_r+0x114>
 800efaa:	9207      	str	r2, [sp, #28]
 800efac:	e014      	b.n	800efd8 <_svfiprintf_r+0x114>
 800efae:	eba0 0308 	sub.w	r3, r0, r8
 800efb2:	fa09 f303 	lsl.w	r3, r9, r3
 800efb6:	4313      	orrs	r3, r2
 800efb8:	46a2      	mov	sl, r4
 800efba:	9304      	str	r3, [sp, #16]
 800efbc:	e7d2      	b.n	800ef64 <_svfiprintf_r+0xa0>
 800efbe:	9b03      	ldr	r3, [sp, #12]
 800efc0:	1d19      	adds	r1, r3, #4
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	9103      	str	r1, [sp, #12]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	bfbb      	ittet	lt
 800efca:	425b      	neglt	r3, r3
 800efcc:	f042 0202 	orrlt.w	r2, r2, #2
 800efd0:	9307      	strge	r3, [sp, #28]
 800efd2:	9307      	strlt	r3, [sp, #28]
 800efd4:	bfb8      	it	lt
 800efd6:	9204      	strlt	r2, [sp, #16]
 800efd8:	7823      	ldrb	r3, [r4, #0]
 800efda:	2b2e      	cmp	r3, #46	@ 0x2e
 800efdc:	d10a      	bne.n	800eff4 <_svfiprintf_r+0x130>
 800efde:	7863      	ldrb	r3, [r4, #1]
 800efe0:	2b2a      	cmp	r3, #42	@ 0x2a
 800efe2:	d132      	bne.n	800f04a <_svfiprintf_r+0x186>
 800efe4:	9b03      	ldr	r3, [sp, #12]
 800efe6:	3402      	adds	r4, #2
 800efe8:	1d1a      	adds	r2, r3, #4
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	9203      	str	r2, [sp, #12]
 800efee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eff2:	9305      	str	r3, [sp, #20]
 800eff4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800f0ac <_svfiprintf_r+0x1e8>
 800eff8:	2203      	movs	r2, #3
 800effa:	4650      	mov	r0, sl
 800effc:	7821      	ldrb	r1, [r4, #0]
 800effe:	f7fe fbf4 	bl	800d7ea <memchr>
 800f002:	b138      	cbz	r0, 800f014 <_svfiprintf_r+0x150>
 800f004:	2240      	movs	r2, #64	@ 0x40
 800f006:	9b04      	ldr	r3, [sp, #16]
 800f008:	eba0 000a 	sub.w	r0, r0, sl
 800f00c:	4082      	lsls	r2, r0
 800f00e:	4313      	orrs	r3, r2
 800f010:	3401      	adds	r4, #1
 800f012:	9304      	str	r3, [sp, #16]
 800f014:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f018:	2206      	movs	r2, #6
 800f01a:	4825      	ldr	r0, [pc, #148]	@ (800f0b0 <_svfiprintf_r+0x1ec>)
 800f01c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f020:	f7fe fbe3 	bl	800d7ea <memchr>
 800f024:	2800      	cmp	r0, #0
 800f026:	d036      	beq.n	800f096 <_svfiprintf_r+0x1d2>
 800f028:	4b22      	ldr	r3, [pc, #136]	@ (800f0b4 <_svfiprintf_r+0x1f0>)
 800f02a:	bb1b      	cbnz	r3, 800f074 <_svfiprintf_r+0x1b0>
 800f02c:	9b03      	ldr	r3, [sp, #12]
 800f02e:	3307      	adds	r3, #7
 800f030:	f023 0307 	bic.w	r3, r3, #7
 800f034:	3308      	adds	r3, #8
 800f036:	9303      	str	r3, [sp, #12]
 800f038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f03a:	4433      	add	r3, r6
 800f03c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f03e:	e76a      	b.n	800ef16 <_svfiprintf_r+0x52>
 800f040:	460c      	mov	r4, r1
 800f042:	2001      	movs	r0, #1
 800f044:	fb0c 3202 	mla	r2, ip, r2, r3
 800f048:	e7a8      	b.n	800ef9c <_svfiprintf_r+0xd8>
 800f04a:	2300      	movs	r3, #0
 800f04c:	f04f 0c0a 	mov.w	ip, #10
 800f050:	4619      	mov	r1, r3
 800f052:	3401      	adds	r4, #1
 800f054:	9305      	str	r3, [sp, #20]
 800f056:	4620      	mov	r0, r4
 800f058:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f05c:	3a30      	subs	r2, #48	@ 0x30
 800f05e:	2a09      	cmp	r2, #9
 800f060:	d903      	bls.n	800f06a <_svfiprintf_r+0x1a6>
 800f062:	2b00      	cmp	r3, #0
 800f064:	d0c6      	beq.n	800eff4 <_svfiprintf_r+0x130>
 800f066:	9105      	str	r1, [sp, #20]
 800f068:	e7c4      	b.n	800eff4 <_svfiprintf_r+0x130>
 800f06a:	4604      	mov	r4, r0
 800f06c:	2301      	movs	r3, #1
 800f06e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f072:	e7f0      	b.n	800f056 <_svfiprintf_r+0x192>
 800f074:	ab03      	add	r3, sp, #12
 800f076:	9300      	str	r3, [sp, #0]
 800f078:	462a      	mov	r2, r5
 800f07a:	4638      	mov	r0, r7
 800f07c:	4b0e      	ldr	r3, [pc, #56]	@ (800f0b8 <_svfiprintf_r+0x1f4>)
 800f07e:	a904      	add	r1, sp, #16
 800f080:	f7fd fd38 	bl	800caf4 <_printf_float>
 800f084:	1c42      	adds	r2, r0, #1
 800f086:	4606      	mov	r6, r0
 800f088:	d1d6      	bne.n	800f038 <_svfiprintf_r+0x174>
 800f08a:	89ab      	ldrh	r3, [r5, #12]
 800f08c:	065b      	lsls	r3, r3, #25
 800f08e:	f53f af2d 	bmi.w	800eeec <_svfiprintf_r+0x28>
 800f092:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f094:	e72c      	b.n	800eef0 <_svfiprintf_r+0x2c>
 800f096:	ab03      	add	r3, sp, #12
 800f098:	9300      	str	r3, [sp, #0]
 800f09a:	462a      	mov	r2, r5
 800f09c:	4638      	mov	r0, r7
 800f09e:	4b06      	ldr	r3, [pc, #24]	@ (800f0b8 <_svfiprintf_r+0x1f4>)
 800f0a0:	a904      	add	r1, sp, #16
 800f0a2:	f7fd ffc5 	bl	800d030 <_printf_i>
 800f0a6:	e7ed      	b.n	800f084 <_svfiprintf_r+0x1c0>
 800f0a8:	0800fc03 	.word	0x0800fc03
 800f0ac:	0800fc09 	.word	0x0800fc09
 800f0b0:	0800fc0d 	.word	0x0800fc0d
 800f0b4:	0800caf5 	.word	0x0800caf5
 800f0b8:	0800ee0f 	.word	0x0800ee0f

0800f0bc <__sfputc_r>:
 800f0bc:	6893      	ldr	r3, [r2, #8]
 800f0be:	b410      	push	{r4}
 800f0c0:	3b01      	subs	r3, #1
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	6093      	str	r3, [r2, #8]
 800f0c6:	da07      	bge.n	800f0d8 <__sfputc_r+0x1c>
 800f0c8:	6994      	ldr	r4, [r2, #24]
 800f0ca:	42a3      	cmp	r3, r4
 800f0cc:	db01      	blt.n	800f0d2 <__sfputc_r+0x16>
 800f0ce:	290a      	cmp	r1, #10
 800f0d0:	d102      	bne.n	800f0d8 <__sfputc_r+0x1c>
 800f0d2:	bc10      	pop	{r4}
 800f0d4:	f7fe ba61 	b.w	800d59a <__swbuf_r>
 800f0d8:	6813      	ldr	r3, [r2, #0]
 800f0da:	1c58      	adds	r0, r3, #1
 800f0dc:	6010      	str	r0, [r2, #0]
 800f0de:	7019      	strb	r1, [r3, #0]
 800f0e0:	4608      	mov	r0, r1
 800f0e2:	bc10      	pop	{r4}
 800f0e4:	4770      	bx	lr

0800f0e6 <__sfputs_r>:
 800f0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0e8:	4606      	mov	r6, r0
 800f0ea:	460f      	mov	r7, r1
 800f0ec:	4614      	mov	r4, r2
 800f0ee:	18d5      	adds	r5, r2, r3
 800f0f0:	42ac      	cmp	r4, r5
 800f0f2:	d101      	bne.n	800f0f8 <__sfputs_r+0x12>
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	e007      	b.n	800f108 <__sfputs_r+0x22>
 800f0f8:	463a      	mov	r2, r7
 800f0fa:	4630      	mov	r0, r6
 800f0fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f100:	f7ff ffdc 	bl	800f0bc <__sfputc_r>
 800f104:	1c43      	adds	r3, r0, #1
 800f106:	d1f3      	bne.n	800f0f0 <__sfputs_r+0xa>
 800f108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f10c <_vfiprintf_r>:
 800f10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f110:	460d      	mov	r5, r1
 800f112:	4614      	mov	r4, r2
 800f114:	4698      	mov	r8, r3
 800f116:	4606      	mov	r6, r0
 800f118:	b09d      	sub	sp, #116	@ 0x74
 800f11a:	b118      	cbz	r0, 800f124 <_vfiprintf_r+0x18>
 800f11c:	6a03      	ldr	r3, [r0, #32]
 800f11e:	b90b      	cbnz	r3, 800f124 <_vfiprintf_r+0x18>
 800f120:	f7fe f930 	bl	800d384 <__sinit>
 800f124:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f126:	07d9      	lsls	r1, r3, #31
 800f128:	d405      	bmi.n	800f136 <_vfiprintf_r+0x2a>
 800f12a:	89ab      	ldrh	r3, [r5, #12]
 800f12c:	059a      	lsls	r2, r3, #22
 800f12e:	d402      	bmi.n	800f136 <_vfiprintf_r+0x2a>
 800f130:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f132:	f7fe fb58 	bl	800d7e6 <__retarget_lock_acquire_recursive>
 800f136:	89ab      	ldrh	r3, [r5, #12]
 800f138:	071b      	lsls	r3, r3, #28
 800f13a:	d501      	bpl.n	800f140 <_vfiprintf_r+0x34>
 800f13c:	692b      	ldr	r3, [r5, #16]
 800f13e:	b99b      	cbnz	r3, 800f168 <_vfiprintf_r+0x5c>
 800f140:	4629      	mov	r1, r5
 800f142:	4630      	mov	r0, r6
 800f144:	f7fe fa68 	bl	800d618 <__swsetup_r>
 800f148:	b170      	cbz	r0, 800f168 <_vfiprintf_r+0x5c>
 800f14a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f14c:	07dc      	lsls	r4, r3, #31
 800f14e:	d504      	bpl.n	800f15a <_vfiprintf_r+0x4e>
 800f150:	f04f 30ff 	mov.w	r0, #4294967295
 800f154:	b01d      	add	sp, #116	@ 0x74
 800f156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f15a:	89ab      	ldrh	r3, [r5, #12]
 800f15c:	0598      	lsls	r0, r3, #22
 800f15e:	d4f7      	bmi.n	800f150 <_vfiprintf_r+0x44>
 800f160:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f162:	f7fe fb41 	bl	800d7e8 <__retarget_lock_release_recursive>
 800f166:	e7f3      	b.n	800f150 <_vfiprintf_r+0x44>
 800f168:	2300      	movs	r3, #0
 800f16a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f16c:	2320      	movs	r3, #32
 800f16e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f172:	2330      	movs	r3, #48	@ 0x30
 800f174:	f04f 0901 	mov.w	r9, #1
 800f178:	f8cd 800c 	str.w	r8, [sp, #12]
 800f17c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800f328 <_vfiprintf_r+0x21c>
 800f180:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f184:	4623      	mov	r3, r4
 800f186:	469a      	mov	sl, r3
 800f188:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f18c:	b10a      	cbz	r2, 800f192 <_vfiprintf_r+0x86>
 800f18e:	2a25      	cmp	r2, #37	@ 0x25
 800f190:	d1f9      	bne.n	800f186 <_vfiprintf_r+0x7a>
 800f192:	ebba 0b04 	subs.w	fp, sl, r4
 800f196:	d00b      	beq.n	800f1b0 <_vfiprintf_r+0xa4>
 800f198:	465b      	mov	r3, fp
 800f19a:	4622      	mov	r2, r4
 800f19c:	4629      	mov	r1, r5
 800f19e:	4630      	mov	r0, r6
 800f1a0:	f7ff ffa1 	bl	800f0e6 <__sfputs_r>
 800f1a4:	3001      	adds	r0, #1
 800f1a6:	f000 80a7 	beq.w	800f2f8 <_vfiprintf_r+0x1ec>
 800f1aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f1ac:	445a      	add	r2, fp
 800f1ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1b0:	f89a 3000 	ldrb.w	r3, [sl]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	f000 809f 	beq.w	800f2f8 <_vfiprintf_r+0x1ec>
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	f04f 32ff 	mov.w	r2, #4294967295
 800f1c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1c4:	f10a 0a01 	add.w	sl, sl, #1
 800f1c8:	9304      	str	r3, [sp, #16]
 800f1ca:	9307      	str	r3, [sp, #28]
 800f1cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f1d0:	931a      	str	r3, [sp, #104]	@ 0x68
 800f1d2:	4654      	mov	r4, sl
 800f1d4:	2205      	movs	r2, #5
 800f1d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1da:	4853      	ldr	r0, [pc, #332]	@ (800f328 <_vfiprintf_r+0x21c>)
 800f1dc:	f7fe fb05 	bl	800d7ea <memchr>
 800f1e0:	9a04      	ldr	r2, [sp, #16]
 800f1e2:	b9d8      	cbnz	r0, 800f21c <_vfiprintf_r+0x110>
 800f1e4:	06d1      	lsls	r1, r2, #27
 800f1e6:	bf44      	itt	mi
 800f1e8:	2320      	movmi	r3, #32
 800f1ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1ee:	0713      	lsls	r3, r2, #28
 800f1f0:	bf44      	itt	mi
 800f1f2:	232b      	movmi	r3, #43	@ 0x2b
 800f1f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1f8:	f89a 3000 	ldrb.w	r3, [sl]
 800f1fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1fe:	d015      	beq.n	800f22c <_vfiprintf_r+0x120>
 800f200:	4654      	mov	r4, sl
 800f202:	2000      	movs	r0, #0
 800f204:	f04f 0c0a 	mov.w	ip, #10
 800f208:	9a07      	ldr	r2, [sp, #28]
 800f20a:	4621      	mov	r1, r4
 800f20c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f210:	3b30      	subs	r3, #48	@ 0x30
 800f212:	2b09      	cmp	r3, #9
 800f214:	d94b      	bls.n	800f2ae <_vfiprintf_r+0x1a2>
 800f216:	b1b0      	cbz	r0, 800f246 <_vfiprintf_r+0x13a>
 800f218:	9207      	str	r2, [sp, #28]
 800f21a:	e014      	b.n	800f246 <_vfiprintf_r+0x13a>
 800f21c:	eba0 0308 	sub.w	r3, r0, r8
 800f220:	fa09 f303 	lsl.w	r3, r9, r3
 800f224:	4313      	orrs	r3, r2
 800f226:	46a2      	mov	sl, r4
 800f228:	9304      	str	r3, [sp, #16]
 800f22a:	e7d2      	b.n	800f1d2 <_vfiprintf_r+0xc6>
 800f22c:	9b03      	ldr	r3, [sp, #12]
 800f22e:	1d19      	adds	r1, r3, #4
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	9103      	str	r1, [sp, #12]
 800f234:	2b00      	cmp	r3, #0
 800f236:	bfbb      	ittet	lt
 800f238:	425b      	neglt	r3, r3
 800f23a:	f042 0202 	orrlt.w	r2, r2, #2
 800f23e:	9307      	strge	r3, [sp, #28]
 800f240:	9307      	strlt	r3, [sp, #28]
 800f242:	bfb8      	it	lt
 800f244:	9204      	strlt	r2, [sp, #16]
 800f246:	7823      	ldrb	r3, [r4, #0]
 800f248:	2b2e      	cmp	r3, #46	@ 0x2e
 800f24a:	d10a      	bne.n	800f262 <_vfiprintf_r+0x156>
 800f24c:	7863      	ldrb	r3, [r4, #1]
 800f24e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f250:	d132      	bne.n	800f2b8 <_vfiprintf_r+0x1ac>
 800f252:	9b03      	ldr	r3, [sp, #12]
 800f254:	3402      	adds	r4, #2
 800f256:	1d1a      	adds	r2, r3, #4
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	9203      	str	r2, [sp, #12]
 800f25c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f260:	9305      	str	r3, [sp, #20]
 800f262:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800f32c <_vfiprintf_r+0x220>
 800f266:	2203      	movs	r2, #3
 800f268:	4650      	mov	r0, sl
 800f26a:	7821      	ldrb	r1, [r4, #0]
 800f26c:	f7fe fabd 	bl	800d7ea <memchr>
 800f270:	b138      	cbz	r0, 800f282 <_vfiprintf_r+0x176>
 800f272:	2240      	movs	r2, #64	@ 0x40
 800f274:	9b04      	ldr	r3, [sp, #16]
 800f276:	eba0 000a 	sub.w	r0, r0, sl
 800f27a:	4082      	lsls	r2, r0
 800f27c:	4313      	orrs	r3, r2
 800f27e:	3401      	adds	r4, #1
 800f280:	9304      	str	r3, [sp, #16]
 800f282:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f286:	2206      	movs	r2, #6
 800f288:	4829      	ldr	r0, [pc, #164]	@ (800f330 <_vfiprintf_r+0x224>)
 800f28a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f28e:	f7fe faac 	bl	800d7ea <memchr>
 800f292:	2800      	cmp	r0, #0
 800f294:	d03f      	beq.n	800f316 <_vfiprintf_r+0x20a>
 800f296:	4b27      	ldr	r3, [pc, #156]	@ (800f334 <_vfiprintf_r+0x228>)
 800f298:	bb1b      	cbnz	r3, 800f2e2 <_vfiprintf_r+0x1d6>
 800f29a:	9b03      	ldr	r3, [sp, #12]
 800f29c:	3307      	adds	r3, #7
 800f29e:	f023 0307 	bic.w	r3, r3, #7
 800f2a2:	3308      	adds	r3, #8
 800f2a4:	9303      	str	r3, [sp, #12]
 800f2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2a8:	443b      	add	r3, r7
 800f2aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2ac:	e76a      	b.n	800f184 <_vfiprintf_r+0x78>
 800f2ae:	460c      	mov	r4, r1
 800f2b0:	2001      	movs	r0, #1
 800f2b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2b6:	e7a8      	b.n	800f20a <_vfiprintf_r+0xfe>
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	f04f 0c0a 	mov.w	ip, #10
 800f2be:	4619      	mov	r1, r3
 800f2c0:	3401      	adds	r4, #1
 800f2c2:	9305      	str	r3, [sp, #20]
 800f2c4:	4620      	mov	r0, r4
 800f2c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2ca:	3a30      	subs	r2, #48	@ 0x30
 800f2cc:	2a09      	cmp	r2, #9
 800f2ce:	d903      	bls.n	800f2d8 <_vfiprintf_r+0x1cc>
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d0c6      	beq.n	800f262 <_vfiprintf_r+0x156>
 800f2d4:	9105      	str	r1, [sp, #20]
 800f2d6:	e7c4      	b.n	800f262 <_vfiprintf_r+0x156>
 800f2d8:	4604      	mov	r4, r0
 800f2da:	2301      	movs	r3, #1
 800f2dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800f2e0:	e7f0      	b.n	800f2c4 <_vfiprintf_r+0x1b8>
 800f2e2:	ab03      	add	r3, sp, #12
 800f2e4:	9300      	str	r3, [sp, #0]
 800f2e6:	462a      	mov	r2, r5
 800f2e8:	4630      	mov	r0, r6
 800f2ea:	4b13      	ldr	r3, [pc, #76]	@ (800f338 <_vfiprintf_r+0x22c>)
 800f2ec:	a904      	add	r1, sp, #16
 800f2ee:	f7fd fc01 	bl	800caf4 <_printf_float>
 800f2f2:	4607      	mov	r7, r0
 800f2f4:	1c78      	adds	r0, r7, #1
 800f2f6:	d1d6      	bne.n	800f2a6 <_vfiprintf_r+0x19a>
 800f2f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2fa:	07d9      	lsls	r1, r3, #31
 800f2fc:	d405      	bmi.n	800f30a <_vfiprintf_r+0x1fe>
 800f2fe:	89ab      	ldrh	r3, [r5, #12]
 800f300:	059a      	lsls	r2, r3, #22
 800f302:	d402      	bmi.n	800f30a <_vfiprintf_r+0x1fe>
 800f304:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f306:	f7fe fa6f 	bl	800d7e8 <__retarget_lock_release_recursive>
 800f30a:	89ab      	ldrh	r3, [r5, #12]
 800f30c:	065b      	lsls	r3, r3, #25
 800f30e:	f53f af1f 	bmi.w	800f150 <_vfiprintf_r+0x44>
 800f312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f314:	e71e      	b.n	800f154 <_vfiprintf_r+0x48>
 800f316:	ab03      	add	r3, sp, #12
 800f318:	9300      	str	r3, [sp, #0]
 800f31a:	462a      	mov	r2, r5
 800f31c:	4630      	mov	r0, r6
 800f31e:	4b06      	ldr	r3, [pc, #24]	@ (800f338 <_vfiprintf_r+0x22c>)
 800f320:	a904      	add	r1, sp, #16
 800f322:	f7fd fe85 	bl	800d030 <_printf_i>
 800f326:	e7e4      	b.n	800f2f2 <_vfiprintf_r+0x1e6>
 800f328:	0800fc03 	.word	0x0800fc03
 800f32c:	0800fc09 	.word	0x0800fc09
 800f330:	0800fc0d 	.word	0x0800fc0d
 800f334:	0800caf5 	.word	0x0800caf5
 800f338:	0800f0e7 	.word	0x0800f0e7

0800f33c <__sflush_r>:
 800f33c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f342:	0716      	lsls	r6, r2, #28
 800f344:	4605      	mov	r5, r0
 800f346:	460c      	mov	r4, r1
 800f348:	d454      	bmi.n	800f3f4 <__sflush_r+0xb8>
 800f34a:	684b      	ldr	r3, [r1, #4]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	dc02      	bgt.n	800f356 <__sflush_r+0x1a>
 800f350:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f352:	2b00      	cmp	r3, #0
 800f354:	dd48      	ble.n	800f3e8 <__sflush_r+0xac>
 800f356:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f358:	2e00      	cmp	r6, #0
 800f35a:	d045      	beq.n	800f3e8 <__sflush_r+0xac>
 800f35c:	2300      	movs	r3, #0
 800f35e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f362:	682f      	ldr	r7, [r5, #0]
 800f364:	6a21      	ldr	r1, [r4, #32]
 800f366:	602b      	str	r3, [r5, #0]
 800f368:	d030      	beq.n	800f3cc <__sflush_r+0x90>
 800f36a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f36c:	89a3      	ldrh	r3, [r4, #12]
 800f36e:	0759      	lsls	r1, r3, #29
 800f370:	d505      	bpl.n	800f37e <__sflush_r+0x42>
 800f372:	6863      	ldr	r3, [r4, #4]
 800f374:	1ad2      	subs	r2, r2, r3
 800f376:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f378:	b10b      	cbz	r3, 800f37e <__sflush_r+0x42>
 800f37a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f37c:	1ad2      	subs	r2, r2, r3
 800f37e:	2300      	movs	r3, #0
 800f380:	4628      	mov	r0, r5
 800f382:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f384:	6a21      	ldr	r1, [r4, #32]
 800f386:	47b0      	blx	r6
 800f388:	1c43      	adds	r3, r0, #1
 800f38a:	89a3      	ldrh	r3, [r4, #12]
 800f38c:	d106      	bne.n	800f39c <__sflush_r+0x60>
 800f38e:	6829      	ldr	r1, [r5, #0]
 800f390:	291d      	cmp	r1, #29
 800f392:	d82b      	bhi.n	800f3ec <__sflush_r+0xb0>
 800f394:	4a28      	ldr	r2, [pc, #160]	@ (800f438 <__sflush_r+0xfc>)
 800f396:	40ca      	lsrs	r2, r1
 800f398:	07d6      	lsls	r6, r2, #31
 800f39a:	d527      	bpl.n	800f3ec <__sflush_r+0xb0>
 800f39c:	2200      	movs	r2, #0
 800f39e:	6062      	str	r2, [r4, #4]
 800f3a0:	6922      	ldr	r2, [r4, #16]
 800f3a2:	04d9      	lsls	r1, r3, #19
 800f3a4:	6022      	str	r2, [r4, #0]
 800f3a6:	d504      	bpl.n	800f3b2 <__sflush_r+0x76>
 800f3a8:	1c42      	adds	r2, r0, #1
 800f3aa:	d101      	bne.n	800f3b0 <__sflush_r+0x74>
 800f3ac:	682b      	ldr	r3, [r5, #0]
 800f3ae:	b903      	cbnz	r3, 800f3b2 <__sflush_r+0x76>
 800f3b0:	6560      	str	r0, [r4, #84]	@ 0x54
 800f3b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f3b4:	602f      	str	r7, [r5, #0]
 800f3b6:	b1b9      	cbz	r1, 800f3e8 <__sflush_r+0xac>
 800f3b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f3bc:	4299      	cmp	r1, r3
 800f3be:	d002      	beq.n	800f3c6 <__sflush_r+0x8a>
 800f3c0:	4628      	mov	r0, r5
 800f3c2:	f7ff f88d 	bl	800e4e0 <_free_r>
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	6363      	str	r3, [r4, #52]	@ 0x34
 800f3ca:	e00d      	b.n	800f3e8 <__sflush_r+0xac>
 800f3cc:	2301      	movs	r3, #1
 800f3ce:	4628      	mov	r0, r5
 800f3d0:	47b0      	blx	r6
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	1c50      	adds	r0, r2, #1
 800f3d6:	d1c9      	bne.n	800f36c <__sflush_r+0x30>
 800f3d8:	682b      	ldr	r3, [r5, #0]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d0c6      	beq.n	800f36c <__sflush_r+0x30>
 800f3de:	2b1d      	cmp	r3, #29
 800f3e0:	d001      	beq.n	800f3e6 <__sflush_r+0xaa>
 800f3e2:	2b16      	cmp	r3, #22
 800f3e4:	d11d      	bne.n	800f422 <__sflush_r+0xe6>
 800f3e6:	602f      	str	r7, [r5, #0]
 800f3e8:	2000      	movs	r0, #0
 800f3ea:	e021      	b.n	800f430 <__sflush_r+0xf4>
 800f3ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3f0:	b21b      	sxth	r3, r3
 800f3f2:	e01a      	b.n	800f42a <__sflush_r+0xee>
 800f3f4:	690f      	ldr	r7, [r1, #16]
 800f3f6:	2f00      	cmp	r7, #0
 800f3f8:	d0f6      	beq.n	800f3e8 <__sflush_r+0xac>
 800f3fa:	0793      	lsls	r3, r2, #30
 800f3fc:	bf18      	it	ne
 800f3fe:	2300      	movne	r3, #0
 800f400:	680e      	ldr	r6, [r1, #0]
 800f402:	bf08      	it	eq
 800f404:	694b      	ldreq	r3, [r1, #20]
 800f406:	1bf6      	subs	r6, r6, r7
 800f408:	600f      	str	r7, [r1, #0]
 800f40a:	608b      	str	r3, [r1, #8]
 800f40c:	2e00      	cmp	r6, #0
 800f40e:	ddeb      	ble.n	800f3e8 <__sflush_r+0xac>
 800f410:	4633      	mov	r3, r6
 800f412:	463a      	mov	r2, r7
 800f414:	4628      	mov	r0, r5
 800f416:	6a21      	ldr	r1, [r4, #32]
 800f418:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800f41c:	47e0      	blx	ip
 800f41e:	2800      	cmp	r0, #0
 800f420:	dc07      	bgt.n	800f432 <__sflush_r+0xf6>
 800f422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f426:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f42a:	f04f 30ff 	mov.w	r0, #4294967295
 800f42e:	81a3      	strh	r3, [r4, #12]
 800f430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f432:	4407      	add	r7, r0
 800f434:	1a36      	subs	r6, r6, r0
 800f436:	e7e9      	b.n	800f40c <__sflush_r+0xd0>
 800f438:	20400001 	.word	0x20400001

0800f43c <_fflush_r>:
 800f43c:	b538      	push	{r3, r4, r5, lr}
 800f43e:	690b      	ldr	r3, [r1, #16]
 800f440:	4605      	mov	r5, r0
 800f442:	460c      	mov	r4, r1
 800f444:	b913      	cbnz	r3, 800f44c <_fflush_r+0x10>
 800f446:	2500      	movs	r5, #0
 800f448:	4628      	mov	r0, r5
 800f44a:	bd38      	pop	{r3, r4, r5, pc}
 800f44c:	b118      	cbz	r0, 800f456 <_fflush_r+0x1a>
 800f44e:	6a03      	ldr	r3, [r0, #32]
 800f450:	b90b      	cbnz	r3, 800f456 <_fflush_r+0x1a>
 800f452:	f7fd ff97 	bl	800d384 <__sinit>
 800f456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d0f3      	beq.n	800f446 <_fflush_r+0xa>
 800f45e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f460:	07d0      	lsls	r0, r2, #31
 800f462:	d404      	bmi.n	800f46e <_fflush_r+0x32>
 800f464:	0599      	lsls	r1, r3, #22
 800f466:	d402      	bmi.n	800f46e <_fflush_r+0x32>
 800f468:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f46a:	f7fe f9bc 	bl	800d7e6 <__retarget_lock_acquire_recursive>
 800f46e:	4628      	mov	r0, r5
 800f470:	4621      	mov	r1, r4
 800f472:	f7ff ff63 	bl	800f33c <__sflush_r>
 800f476:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f478:	4605      	mov	r5, r0
 800f47a:	07da      	lsls	r2, r3, #31
 800f47c:	d4e4      	bmi.n	800f448 <_fflush_r+0xc>
 800f47e:	89a3      	ldrh	r3, [r4, #12]
 800f480:	059b      	lsls	r3, r3, #22
 800f482:	d4e1      	bmi.n	800f448 <_fflush_r+0xc>
 800f484:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f486:	f7fe f9af 	bl	800d7e8 <__retarget_lock_release_recursive>
 800f48a:	e7dd      	b.n	800f448 <_fflush_r+0xc>

0800f48c <__swhatbuf_r>:
 800f48c:	b570      	push	{r4, r5, r6, lr}
 800f48e:	460c      	mov	r4, r1
 800f490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f494:	4615      	mov	r5, r2
 800f496:	2900      	cmp	r1, #0
 800f498:	461e      	mov	r6, r3
 800f49a:	b096      	sub	sp, #88	@ 0x58
 800f49c:	da0c      	bge.n	800f4b8 <__swhatbuf_r+0x2c>
 800f49e:	89a3      	ldrh	r3, [r4, #12]
 800f4a0:	2100      	movs	r1, #0
 800f4a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f4a6:	bf14      	ite	ne
 800f4a8:	2340      	movne	r3, #64	@ 0x40
 800f4aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f4ae:	2000      	movs	r0, #0
 800f4b0:	6031      	str	r1, [r6, #0]
 800f4b2:	602b      	str	r3, [r5, #0]
 800f4b4:	b016      	add	sp, #88	@ 0x58
 800f4b6:	bd70      	pop	{r4, r5, r6, pc}
 800f4b8:	466a      	mov	r2, sp
 800f4ba:	f000 f863 	bl	800f584 <_fstat_r>
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	dbed      	blt.n	800f49e <__swhatbuf_r+0x12>
 800f4c2:	9901      	ldr	r1, [sp, #4]
 800f4c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f4c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f4cc:	4259      	negs	r1, r3
 800f4ce:	4159      	adcs	r1, r3
 800f4d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f4d4:	e7eb      	b.n	800f4ae <__swhatbuf_r+0x22>

0800f4d6 <__smakebuf_r>:
 800f4d6:	898b      	ldrh	r3, [r1, #12]
 800f4d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4da:	079d      	lsls	r5, r3, #30
 800f4dc:	4606      	mov	r6, r0
 800f4de:	460c      	mov	r4, r1
 800f4e0:	d507      	bpl.n	800f4f2 <__smakebuf_r+0x1c>
 800f4e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f4e6:	6023      	str	r3, [r4, #0]
 800f4e8:	6123      	str	r3, [r4, #16]
 800f4ea:	2301      	movs	r3, #1
 800f4ec:	6163      	str	r3, [r4, #20]
 800f4ee:	b003      	add	sp, #12
 800f4f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4f2:	466a      	mov	r2, sp
 800f4f4:	ab01      	add	r3, sp, #4
 800f4f6:	f7ff ffc9 	bl	800f48c <__swhatbuf_r>
 800f4fa:	9f00      	ldr	r7, [sp, #0]
 800f4fc:	4605      	mov	r5, r0
 800f4fe:	4639      	mov	r1, r7
 800f500:	4630      	mov	r0, r6
 800f502:	f7ff f85f 	bl	800e5c4 <_malloc_r>
 800f506:	b948      	cbnz	r0, 800f51c <__smakebuf_r+0x46>
 800f508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f50c:	059a      	lsls	r2, r3, #22
 800f50e:	d4ee      	bmi.n	800f4ee <__smakebuf_r+0x18>
 800f510:	f023 0303 	bic.w	r3, r3, #3
 800f514:	f043 0302 	orr.w	r3, r3, #2
 800f518:	81a3      	strh	r3, [r4, #12]
 800f51a:	e7e2      	b.n	800f4e2 <__smakebuf_r+0xc>
 800f51c:	89a3      	ldrh	r3, [r4, #12]
 800f51e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f526:	81a3      	strh	r3, [r4, #12]
 800f528:	9b01      	ldr	r3, [sp, #4]
 800f52a:	6020      	str	r0, [r4, #0]
 800f52c:	b15b      	cbz	r3, 800f546 <__smakebuf_r+0x70>
 800f52e:	4630      	mov	r0, r6
 800f530:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f534:	f000 f838 	bl	800f5a8 <_isatty_r>
 800f538:	b128      	cbz	r0, 800f546 <__smakebuf_r+0x70>
 800f53a:	89a3      	ldrh	r3, [r4, #12]
 800f53c:	f023 0303 	bic.w	r3, r3, #3
 800f540:	f043 0301 	orr.w	r3, r3, #1
 800f544:	81a3      	strh	r3, [r4, #12]
 800f546:	89a3      	ldrh	r3, [r4, #12]
 800f548:	431d      	orrs	r5, r3
 800f54a:	81a5      	strh	r5, [r4, #12]
 800f54c:	e7cf      	b.n	800f4ee <__smakebuf_r+0x18>

0800f54e <memmove>:
 800f54e:	4288      	cmp	r0, r1
 800f550:	b510      	push	{r4, lr}
 800f552:	eb01 0402 	add.w	r4, r1, r2
 800f556:	d902      	bls.n	800f55e <memmove+0x10>
 800f558:	4284      	cmp	r4, r0
 800f55a:	4623      	mov	r3, r4
 800f55c:	d807      	bhi.n	800f56e <memmove+0x20>
 800f55e:	1e43      	subs	r3, r0, #1
 800f560:	42a1      	cmp	r1, r4
 800f562:	d008      	beq.n	800f576 <memmove+0x28>
 800f564:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f568:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f56c:	e7f8      	b.n	800f560 <memmove+0x12>
 800f56e:	4601      	mov	r1, r0
 800f570:	4402      	add	r2, r0
 800f572:	428a      	cmp	r2, r1
 800f574:	d100      	bne.n	800f578 <memmove+0x2a>
 800f576:	bd10      	pop	{r4, pc}
 800f578:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f57c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f580:	e7f7      	b.n	800f572 <memmove+0x24>
	...

0800f584 <_fstat_r>:
 800f584:	b538      	push	{r3, r4, r5, lr}
 800f586:	2300      	movs	r3, #0
 800f588:	4d06      	ldr	r5, [pc, #24]	@ (800f5a4 <_fstat_r+0x20>)
 800f58a:	4604      	mov	r4, r0
 800f58c:	4608      	mov	r0, r1
 800f58e:	4611      	mov	r1, r2
 800f590:	602b      	str	r3, [r5, #0]
 800f592:	f7f2 fc2f 	bl	8001df4 <_fstat>
 800f596:	1c43      	adds	r3, r0, #1
 800f598:	d102      	bne.n	800f5a0 <_fstat_r+0x1c>
 800f59a:	682b      	ldr	r3, [r5, #0]
 800f59c:	b103      	cbz	r3, 800f5a0 <_fstat_r+0x1c>
 800f59e:	6023      	str	r3, [r4, #0]
 800f5a0:	bd38      	pop	{r3, r4, r5, pc}
 800f5a2:	bf00      	nop
 800f5a4:	20002484 	.word	0x20002484

0800f5a8 <_isatty_r>:
 800f5a8:	b538      	push	{r3, r4, r5, lr}
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	4d05      	ldr	r5, [pc, #20]	@ (800f5c4 <_isatty_r+0x1c>)
 800f5ae:	4604      	mov	r4, r0
 800f5b0:	4608      	mov	r0, r1
 800f5b2:	602b      	str	r3, [r5, #0]
 800f5b4:	f7f2 fc2d 	bl	8001e12 <_isatty>
 800f5b8:	1c43      	adds	r3, r0, #1
 800f5ba:	d102      	bne.n	800f5c2 <_isatty_r+0x1a>
 800f5bc:	682b      	ldr	r3, [r5, #0]
 800f5be:	b103      	cbz	r3, 800f5c2 <_isatty_r+0x1a>
 800f5c0:	6023      	str	r3, [r4, #0]
 800f5c2:	bd38      	pop	{r3, r4, r5, pc}
 800f5c4:	20002484 	.word	0x20002484

0800f5c8 <_sbrk_r>:
 800f5c8:	b538      	push	{r3, r4, r5, lr}
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	4d05      	ldr	r5, [pc, #20]	@ (800f5e4 <_sbrk_r+0x1c>)
 800f5ce:	4604      	mov	r4, r0
 800f5d0:	4608      	mov	r0, r1
 800f5d2:	602b      	str	r3, [r5, #0]
 800f5d4:	f7f2 fc34 	bl	8001e40 <_sbrk>
 800f5d8:	1c43      	adds	r3, r0, #1
 800f5da:	d102      	bne.n	800f5e2 <_sbrk_r+0x1a>
 800f5dc:	682b      	ldr	r3, [r5, #0]
 800f5de:	b103      	cbz	r3, 800f5e2 <_sbrk_r+0x1a>
 800f5e0:	6023      	str	r3, [r4, #0]
 800f5e2:	bd38      	pop	{r3, r4, r5, pc}
 800f5e4:	20002484 	.word	0x20002484

0800f5e8 <__assert_func>:
 800f5e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5ea:	4614      	mov	r4, r2
 800f5ec:	461a      	mov	r2, r3
 800f5ee:	4b09      	ldr	r3, [pc, #36]	@ (800f614 <__assert_func+0x2c>)
 800f5f0:	4605      	mov	r5, r0
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	68d8      	ldr	r0, [r3, #12]
 800f5f6:	b14c      	cbz	r4, 800f60c <__assert_func+0x24>
 800f5f8:	4b07      	ldr	r3, [pc, #28]	@ (800f618 <__assert_func+0x30>)
 800f5fa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f5fe:	9100      	str	r1, [sp, #0]
 800f600:	462b      	mov	r3, r5
 800f602:	4906      	ldr	r1, [pc, #24]	@ (800f61c <__assert_func+0x34>)
 800f604:	f000 f850 	bl	800f6a8 <fiprintf>
 800f608:	f000 f860 	bl	800f6cc <abort>
 800f60c:	4b04      	ldr	r3, [pc, #16]	@ (800f620 <__assert_func+0x38>)
 800f60e:	461c      	mov	r4, r3
 800f610:	e7f3      	b.n	800f5fa <__assert_func+0x12>
 800f612:	bf00      	nop
 800f614:	200001ac 	.word	0x200001ac
 800f618:	0800fc14 	.word	0x0800fc14
 800f61c:	0800fc21 	.word	0x0800fc21
 800f620:	0800fc4f 	.word	0x0800fc4f

0800f624 <_calloc_r>:
 800f624:	b570      	push	{r4, r5, r6, lr}
 800f626:	fba1 5402 	umull	r5, r4, r1, r2
 800f62a:	b934      	cbnz	r4, 800f63a <_calloc_r+0x16>
 800f62c:	4629      	mov	r1, r5
 800f62e:	f7fe ffc9 	bl	800e5c4 <_malloc_r>
 800f632:	4606      	mov	r6, r0
 800f634:	b928      	cbnz	r0, 800f642 <_calloc_r+0x1e>
 800f636:	4630      	mov	r0, r6
 800f638:	bd70      	pop	{r4, r5, r6, pc}
 800f63a:	220c      	movs	r2, #12
 800f63c:	2600      	movs	r6, #0
 800f63e:	6002      	str	r2, [r0, #0]
 800f640:	e7f9      	b.n	800f636 <_calloc_r+0x12>
 800f642:	462a      	mov	r2, r5
 800f644:	4621      	mov	r1, r4
 800f646:	f7fe f83d 	bl	800d6c4 <memset>
 800f64a:	e7f4      	b.n	800f636 <_calloc_r+0x12>

0800f64c <_realloc_r>:
 800f64c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f650:	4607      	mov	r7, r0
 800f652:	4614      	mov	r4, r2
 800f654:	460d      	mov	r5, r1
 800f656:	b921      	cbnz	r1, 800f662 <_realloc_r+0x16>
 800f658:	4611      	mov	r1, r2
 800f65a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f65e:	f7fe bfb1 	b.w	800e5c4 <_malloc_r>
 800f662:	b92a      	cbnz	r2, 800f670 <_realloc_r+0x24>
 800f664:	f7fe ff3c 	bl	800e4e0 <_free_r>
 800f668:	4625      	mov	r5, r4
 800f66a:	4628      	mov	r0, r5
 800f66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f670:	f000 f833 	bl	800f6da <_malloc_usable_size_r>
 800f674:	4284      	cmp	r4, r0
 800f676:	4606      	mov	r6, r0
 800f678:	d802      	bhi.n	800f680 <_realloc_r+0x34>
 800f67a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f67e:	d8f4      	bhi.n	800f66a <_realloc_r+0x1e>
 800f680:	4621      	mov	r1, r4
 800f682:	4638      	mov	r0, r7
 800f684:	f7fe ff9e 	bl	800e5c4 <_malloc_r>
 800f688:	4680      	mov	r8, r0
 800f68a:	b908      	cbnz	r0, 800f690 <_realloc_r+0x44>
 800f68c:	4645      	mov	r5, r8
 800f68e:	e7ec      	b.n	800f66a <_realloc_r+0x1e>
 800f690:	42b4      	cmp	r4, r6
 800f692:	4622      	mov	r2, r4
 800f694:	4629      	mov	r1, r5
 800f696:	bf28      	it	cs
 800f698:	4632      	movcs	r2, r6
 800f69a:	f7fe f8b4 	bl	800d806 <memcpy>
 800f69e:	4629      	mov	r1, r5
 800f6a0:	4638      	mov	r0, r7
 800f6a2:	f7fe ff1d 	bl	800e4e0 <_free_r>
 800f6a6:	e7f1      	b.n	800f68c <_realloc_r+0x40>

0800f6a8 <fiprintf>:
 800f6a8:	b40e      	push	{r1, r2, r3}
 800f6aa:	b503      	push	{r0, r1, lr}
 800f6ac:	4601      	mov	r1, r0
 800f6ae:	ab03      	add	r3, sp, #12
 800f6b0:	4805      	ldr	r0, [pc, #20]	@ (800f6c8 <fiprintf+0x20>)
 800f6b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6b6:	6800      	ldr	r0, [r0, #0]
 800f6b8:	9301      	str	r3, [sp, #4]
 800f6ba:	f7ff fd27 	bl	800f10c <_vfiprintf_r>
 800f6be:	b002      	add	sp, #8
 800f6c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f6c4:	b003      	add	sp, #12
 800f6c6:	4770      	bx	lr
 800f6c8:	200001ac 	.word	0x200001ac

0800f6cc <abort>:
 800f6cc:	2006      	movs	r0, #6
 800f6ce:	b508      	push	{r3, lr}
 800f6d0:	f000 f834 	bl	800f73c <raise>
 800f6d4:	2001      	movs	r0, #1
 800f6d6:	f7f2 fb3e 	bl	8001d56 <_exit>

0800f6da <_malloc_usable_size_r>:
 800f6da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6de:	1f18      	subs	r0, r3, #4
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	bfbc      	itt	lt
 800f6e4:	580b      	ldrlt	r3, [r1, r0]
 800f6e6:	18c0      	addlt	r0, r0, r3
 800f6e8:	4770      	bx	lr

0800f6ea <_raise_r>:
 800f6ea:	291f      	cmp	r1, #31
 800f6ec:	b538      	push	{r3, r4, r5, lr}
 800f6ee:	4605      	mov	r5, r0
 800f6f0:	460c      	mov	r4, r1
 800f6f2:	d904      	bls.n	800f6fe <_raise_r+0x14>
 800f6f4:	2316      	movs	r3, #22
 800f6f6:	6003      	str	r3, [r0, #0]
 800f6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f6fc:	bd38      	pop	{r3, r4, r5, pc}
 800f6fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f700:	b112      	cbz	r2, 800f708 <_raise_r+0x1e>
 800f702:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f706:	b94b      	cbnz	r3, 800f71c <_raise_r+0x32>
 800f708:	4628      	mov	r0, r5
 800f70a:	f000 f831 	bl	800f770 <_getpid_r>
 800f70e:	4622      	mov	r2, r4
 800f710:	4601      	mov	r1, r0
 800f712:	4628      	mov	r0, r5
 800f714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f718:	f000 b818 	b.w	800f74c <_kill_r>
 800f71c:	2b01      	cmp	r3, #1
 800f71e:	d00a      	beq.n	800f736 <_raise_r+0x4c>
 800f720:	1c59      	adds	r1, r3, #1
 800f722:	d103      	bne.n	800f72c <_raise_r+0x42>
 800f724:	2316      	movs	r3, #22
 800f726:	6003      	str	r3, [r0, #0]
 800f728:	2001      	movs	r0, #1
 800f72a:	e7e7      	b.n	800f6fc <_raise_r+0x12>
 800f72c:	2100      	movs	r1, #0
 800f72e:	4620      	mov	r0, r4
 800f730:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f734:	4798      	blx	r3
 800f736:	2000      	movs	r0, #0
 800f738:	e7e0      	b.n	800f6fc <_raise_r+0x12>
	...

0800f73c <raise>:
 800f73c:	4b02      	ldr	r3, [pc, #8]	@ (800f748 <raise+0xc>)
 800f73e:	4601      	mov	r1, r0
 800f740:	6818      	ldr	r0, [r3, #0]
 800f742:	f7ff bfd2 	b.w	800f6ea <_raise_r>
 800f746:	bf00      	nop
 800f748:	200001ac 	.word	0x200001ac

0800f74c <_kill_r>:
 800f74c:	b538      	push	{r3, r4, r5, lr}
 800f74e:	2300      	movs	r3, #0
 800f750:	4d06      	ldr	r5, [pc, #24]	@ (800f76c <_kill_r+0x20>)
 800f752:	4604      	mov	r4, r0
 800f754:	4608      	mov	r0, r1
 800f756:	4611      	mov	r1, r2
 800f758:	602b      	str	r3, [r5, #0]
 800f75a:	f7f2 faec 	bl	8001d36 <_kill>
 800f75e:	1c43      	adds	r3, r0, #1
 800f760:	d102      	bne.n	800f768 <_kill_r+0x1c>
 800f762:	682b      	ldr	r3, [r5, #0]
 800f764:	b103      	cbz	r3, 800f768 <_kill_r+0x1c>
 800f766:	6023      	str	r3, [r4, #0]
 800f768:	bd38      	pop	{r3, r4, r5, pc}
 800f76a:	bf00      	nop
 800f76c:	20002484 	.word	0x20002484

0800f770 <_getpid_r>:
 800f770:	f7f2 bada 	b.w	8001d28 <_getpid>
 800f774:	0000      	movs	r0, r0
	...

0800f778 <floor>:
 800f778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f77c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800f780:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 800f784:	2e13      	cmp	r6, #19
 800f786:	4602      	mov	r2, r0
 800f788:	460b      	mov	r3, r1
 800f78a:	460c      	mov	r4, r1
 800f78c:	4605      	mov	r5, r0
 800f78e:	4680      	mov	r8, r0
 800f790:	dc35      	bgt.n	800f7fe <floor+0x86>
 800f792:	2e00      	cmp	r6, #0
 800f794:	da17      	bge.n	800f7c6 <floor+0x4e>
 800f796:	a334      	add	r3, pc, #208	@ (adr r3, 800f868 <floor+0xf0>)
 800f798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79c:	f7f0 fd56 	bl	800024c <__adddf3>
 800f7a0:	2200      	movs	r2, #0
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	f7f1 f998 	bl	8000ad8 <__aeabi_dcmpgt>
 800f7a8:	b150      	cbz	r0, 800f7c0 <floor+0x48>
 800f7aa:	2c00      	cmp	r4, #0
 800f7ac:	da57      	bge.n	800f85e <floor+0xe6>
 800f7ae:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f7b2:	432c      	orrs	r4, r5
 800f7b4:	2500      	movs	r5, #0
 800f7b6:	42ac      	cmp	r4, r5
 800f7b8:	4c2d      	ldr	r4, [pc, #180]	@ (800f870 <floor+0xf8>)
 800f7ba:	bf08      	it	eq
 800f7bc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f7c0:	4623      	mov	r3, r4
 800f7c2:	462a      	mov	r2, r5
 800f7c4:	e024      	b.n	800f810 <floor+0x98>
 800f7c6:	4f2b      	ldr	r7, [pc, #172]	@ (800f874 <floor+0xfc>)
 800f7c8:	4137      	asrs	r7, r6
 800f7ca:	ea01 0c07 	and.w	ip, r1, r7
 800f7ce:	ea5c 0c00 	orrs.w	ip, ip, r0
 800f7d2:	d01d      	beq.n	800f810 <floor+0x98>
 800f7d4:	a324      	add	r3, pc, #144	@ (adr r3, 800f868 <floor+0xf0>)
 800f7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7da:	f7f0 fd37 	bl	800024c <__adddf3>
 800f7de:	2200      	movs	r2, #0
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	f7f1 f979 	bl	8000ad8 <__aeabi_dcmpgt>
 800f7e6:	2800      	cmp	r0, #0
 800f7e8:	d0ea      	beq.n	800f7c0 <floor+0x48>
 800f7ea:	2c00      	cmp	r4, #0
 800f7ec:	bfbe      	ittt	lt
 800f7ee:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f7f2:	4133      	asrlt	r3, r6
 800f7f4:	18e4      	addlt	r4, r4, r3
 800f7f6:	2500      	movs	r5, #0
 800f7f8:	ea24 0407 	bic.w	r4, r4, r7
 800f7fc:	e7e0      	b.n	800f7c0 <floor+0x48>
 800f7fe:	2e33      	cmp	r6, #51	@ 0x33
 800f800:	dd0a      	ble.n	800f818 <floor+0xa0>
 800f802:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f806:	d103      	bne.n	800f810 <floor+0x98>
 800f808:	f7f0 fd20 	bl	800024c <__adddf3>
 800f80c:	4602      	mov	r2, r0
 800f80e:	460b      	mov	r3, r1
 800f810:	4610      	mov	r0, r2
 800f812:	4619      	mov	r1, r3
 800f814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f818:	f04f 3cff 	mov.w	ip, #4294967295
 800f81c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800f820:	fa2c f707 	lsr.w	r7, ip, r7
 800f824:	4207      	tst	r7, r0
 800f826:	d0f3      	beq.n	800f810 <floor+0x98>
 800f828:	a30f      	add	r3, pc, #60	@ (adr r3, 800f868 <floor+0xf0>)
 800f82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f82e:	f7f0 fd0d 	bl	800024c <__adddf3>
 800f832:	2200      	movs	r2, #0
 800f834:	2300      	movs	r3, #0
 800f836:	f7f1 f94f 	bl	8000ad8 <__aeabi_dcmpgt>
 800f83a:	2800      	cmp	r0, #0
 800f83c:	d0c0      	beq.n	800f7c0 <floor+0x48>
 800f83e:	2c00      	cmp	r4, #0
 800f840:	da0a      	bge.n	800f858 <floor+0xe0>
 800f842:	2e14      	cmp	r6, #20
 800f844:	d101      	bne.n	800f84a <floor+0xd2>
 800f846:	3401      	adds	r4, #1
 800f848:	e006      	b.n	800f858 <floor+0xe0>
 800f84a:	2301      	movs	r3, #1
 800f84c:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f850:	40b3      	lsls	r3, r6
 800f852:	441d      	add	r5, r3
 800f854:	4545      	cmp	r5, r8
 800f856:	d3f6      	bcc.n	800f846 <floor+0xce>
 800f858:	ea25 0507 	bic.w	r5, r5, r7
 800f85c:	e7b0      	b.n	800f7c0 <floor+0x48>
 800f85e:	2500      	movs	r5, #0
 800f860:	462c      	mov	r4, r5
 800f862:	e7ad      	b.n	800f7c0 <floor+0x48>
 800f864:	f3af 8000 	nop.w
 800f868:	8800759c 	.word	0x8800759c
 800f86c:	7e37e43c 	.word	0x7e37e43c
 800f870:	bff00000 	.word	0xbff00000
 800f874:	000fffff 	.word	0x000fffff

0800f878 <_init>:
 800f878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f87a:	bf00      	nop
 800f87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f87e:	bc08      	pop	{r3}
 800f880:	469e      	mov	lr, r3
 800f882:	4770      	bx	lr

0800f884 <_fini>:
 800f884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f886:	bf00      	nop
 800f888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f88a:	bc08      	pop	{r3}
 800f88c:	469e      	mov	lr, r3
 800f88e:	4770      	bx	lr
