#-----------------------------------------------------------
# xsim v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 26 15:39:38 2021
# Process ID: 22064
# Current directory: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/matrixmul/xsim_script.tcl}
# Log file: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2017.1
Time resolution is 1 ps
source matrixmul.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set res_group [add_wave_group res(memory) -into $coutputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_d0 -into $res_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_we0 -into $res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_ce0 -into $res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_address0 -into $res_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set b_group [add_wave_group b(memory) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_q0 -into $b_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_ce0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_address0 -into $b_group -radix hex
## set a_group [add_wave_group a(memory) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_q0 -into $a_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_ce0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_address0 -into $a_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_res_group [add_wave_group res(memory) -into $tbcoutputgroup]
## add_wave /apatb_matrixmul_top/res_d0 -into $tb_res_group -radix hex
## add_wave /apatb_matrixmul_top/res_we0 -into $tb_res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_ce0 -into $tb_res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_address0 -into $tb_res_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_b_group [add_wave_group b(memory) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/b_q0 -into $tb_b_group -radix hex
## add_wave /apatb_matrixmul_top/b_ce0 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_address0 -into $tb_b_group -radix hex
## set tb_a_group [add_wave_group a(memory) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/a_q0 -into $tb_a_group -radix hex
## add_wave /apatb_matrixmul_top/a_ce0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_address0 -into $tb_a_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [0.00%] @ "980000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1012 ns : File "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/verilog/matrixmul.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 26 15:39:52 2021...
