


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ******************
    2 00000000         ;                                 å…¨å±€å˜é‡
    3 00000000         ;*******************************************************
                       ******************
    4 00000000                 IMPORT           rt_thread_switch_interrupt_flag
    5 00000000                 IMPORT           rt_interrupt_from_thread
    6 00000000                 IMPORT           rt_interrupt_to_thread
    7 00000000         
    8 00000000         ;*******************************************************
                       ******************
    9 00000000         ;                                 å¸¸é‡
   10 00000000         ;*******************************************************
                       ******************
   11 00000000         ;-------------------------------------------------------
                       ------------------
   12 00000000         ;æœ‰å…³å†…æ ¸å¤–è®¾å¯„å­˜å™¨å®šä¹‰å¯å‚è€ƒå®˜æ–¹æ–‡æ¡£ï
                       ¼šSTM32F10xxx Cortex-M3 programming manual
   13 00000000         ;ç³»ç»Ÿæ§åˆ¶å—å¤–è®¾SCBåœ°å€èŒƒå›´ï¼š0xE000ED00-0xE00
                       0ED3F
   14 00000000         ;-------------------------------------------------------
                       ------------------
   15 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ; å‘é‡è¡¨åç§»å¯
                                                            „å­˜å™¨
   16 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; ä¸­æ–­æ§åˆ¶çŠ¶æ€
                                                            å¯„å­˜å™¨
   17 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ; ç³»ç»Ÿä¼˜å…ˆçº§å¯
                                                            „å­˜å™¨(2)
   18 00000000 00FF0000 
                       NVIC_PENDSV_PRI
                               EQU              0x00FF0000  ; PendSV ä¼˜å…ˆçº§å
                                                            €¼ (lowest)
   19 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; è§¦å‘PendSV exce
                                                            ptionçš„å€¼
   20 00000000         
   21 00000000         ;*******************************************************
                       ******************
   22 00000000         ;                              ä»£ç äº§ç”ŸæŒ‡ä»¤
   23 00000000         ;*******************************************************
                       ******************
   24 00000000         
   25 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   26 00000000                 THUMB
   27 00000000                 REQUIRE8
   28 00000000                 PRESERVE8
   29 00000000         
   30 00000000         
   31 00000000         ;/*
   32 00000000         ; *-----------------------------------------------------
                       ------------------



ARM Macro Assembler    Page 2 


   33 00000000         ; * å‡½æ•°åŸå‹ï¼švoid rt_hw_context_switch_to(rt_uint3
                       2 to);
   34 00000000         ; * r0 --> to
   35 00000000         ; * è¯¥å‡½æ•°ç”¨äºå¼€å¯ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢
   36 00000000         ; *-----------------------------------------------------
                       ------------------
   37 00000000         ; */
   38 00000000         
   39 00000000         rt_hw_context_switch_to
                               PROC
   40 00000000         
   41 00000000         ; å¯¼å‡ºrt_hw_context_switch_toï¼Œè®©å…¶å…·æœ‰å…¨å±€å±æ
                       €§ï¼Œå¯ä»¥åœ¨Cæ–‡ä»¶è°ƒç”¨
   42 00000000                 EXPORT           rt_hw_context_switch_to
   43 00000000         
   44 00000000         ; è®¾ç½®rt_interrupt_to_threadçš„å€¼
   45 00000000 4926            LDR              r1, =rt_interrupt_to_thread ;å°
                                                            †rt_interrupt_to_th
                                                            readçš„åœ°å€åŠ è½½
                                                            åˆ°r1
   46 00000002 6008            STR              r0, [r1]    ;å°†r0çš„å€¼å­˜å‚¨å
                                                            ˆ°rt_interrupt_to_t
                                                            hread
   47 00000004         
   48 00000004         ; è®¾ç½®rt_interrupt_from_threadçš„å€¼ä¸º0ï¼Œè¡¨ç¤ºå¯åŠ
                       ¨ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢
   49 00000004 4926            LDR              r1, =rt_interrupt_from_thread ;
                                                            å°†rt_interrupt_fro
                                                            m_threadçš„åœ°å€åŠ
                                                             è½½åˆ°r1
   50 00000006 F04F 0000       MOV              r0, #0x0    ;é…ç½®r0ç­‰äº0
   51 0000000A 6008            STR              r0, [r1]    ;å°†r0çš„å€¼å­˜å‚¨å
                                                            ˆ°rt_interrupt_from
                                                            _thread
   52 0000000C         
   53 0000000C         ; è®¾ç½®ä¸­æ–­æ ‡å¿—ä½rt_thread_switch_interrupt_flagçš
                       „å€¼ä¸º1
   54 0000000C 4925            LDR              r1, =rt_thread_switch_interrupt
_flag 
                                                            ;å°†rt_thread_switc
                                                            h_interrupt_flagçš„
                                                            åœ°å€åŠ è½½åˆ°r1
   55 0000000E F04F 0001       MOV              r0, #1      ;é…ç½®r0ç­‰äº1
   56 00000012 6008            STR              r0, [r1]    ;å°†r0çš„å€¼å­˜å‚¨å
                                                            ˆ°rt_thread_switch_
                                                            interrupt_flag
   57 00000014         
   58 00000014         ; è®¾ç½® PendSV å¼‚å¸¸çš„ä¼˜å…ˆçº§
   59 00000014 4824            LDR              r0, =NVIC_SYSPRI2
   60 00000016 F44F 017F       LDR              r1, =NVIC_PENDSV_PRI
   61 0000001A F8D0 2000       LDR.W            r2, [r0,#0x00] ; è¯»
   62 0000001E EA41 0102       ORR              r1,r1,r2    ; æ”¹
   63 00000022 6001            STR              r1, [r0]    ; å†™
   64 00000024         
   65 00000024         ; è§¦å‘ PendSV å¼‚å¸¸ (äº§ç”Ÿä¸Šä¸‹æ–‡åˆ‡æ¢)
   66 00000024 4821            LDR              r0, =NVIC_INT_CTRL
   67 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET
   68 0000002A 6001            STR              r1, [r0]
   69 0000002C         



ARM Macro Assembler    Page 3 


   70 0000002C         ; å¼€ä¸­æ–­
   71 0000002C B661            CPSIE            F
   72 0000002E B662            CPSIE            I
   73 00000030         
   74 00000030         ; æ°¸è¿œä¸ä¼šåˆ°è¾¾è¿™é‡Œ
   75 00000030                 ENDP
   76 00000030         
   77 00000030         
   78 00000030         
   79 00000030         ;/*
   80 00000030         ; *-----------------------------------------------------
                       ------------------
   81 00000030         ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 
                       to);
   82 00000030         ; * r0 --> from
   83 00000030         ; * r1 --> to
   84 00000030         ; *-----------------------------------------------------
                       ------------------
   85 00000030         ; */
   86 00000030         ;rt_hw_context_switch_interrupt
   87 00000030         ;EXPORT rt_hw_context_switch_interrupt
   88 00000030         
   89 00000030         rt_hw_context_switch
                               PROC
   90 00000030                 EXPORT           rt_hw_context_switch
   91 00000030         
   92 00000030         ; è®¾ç½®ä¸­æ–­æ ‡å¿—ä½rt_thread_switch_interrupt_flagä¸
                       º1     
   93 00000030 4A1C            LDR              r2, =rt_thread_switch_interrupt
_flag 
                                                            ; åŠ è½½rt_thread_s
                                                            witch_interrupt_fla
                                                            gçš„åœ°å€åˆ°r2
   94 00000032 6813            LDR              r3, [r2]    ; åŠ è½½rt_thread_s
                                                            witch_interrupt_fla
                                                            gçš„å€¼åˆ°r3
   95 00000034 2B01            CMP              r3, #1      ; r3ä¸1æ¯”è¾ƒï¼Œç›
                                                            ¸ç­‰åˆ™æ‰§è¡ŒBEQæŒ‡
                                                            ä»¤ï¼Œå¦åˆ™ä¸æ‰§è
                                                            ¡Œ
   96 00000036 D004            BEQ              _reswitch
   97 00000038 F04F 0301       MOV              r3, #1      ; è®¾ç½®r3çš„å€¼ä¸º
                                                            1
   98 0000003C 6013            STR              r3, [r2]    ; å°†r3çš„å€¼å­˜å‚¨
                                                            åˆ°rt_thread_switch
                                                            _interrupt_flagï¼Œå
                                                            ³ç½®1
   99 0000003E         
  100 0000003E         ; è®¾ç½®rt_interrupt_from_threadçš„å€¼
  101 0000003E 4A18            LDR              r2, =rt_interrupt_from_thread ;
                                                             åŠ è½½rt_interrupt
                                                            _from_threadçš„åœ°å
                                                            €åˆ°r2
  102 00000040 6010            STR              r0, [r2]    ; å­˜å‚¨r0çš„å€¼åˆ°
                                                            rt_interrupt_from_t
                                                            hreadï¼Œå³ä¸Šä¸€ä¸
                                                            ªçº¿ç¨‹æ ˆæŒ‡é’ˆspç
                                                            š„æŒ‡é’ˆ
  103 00000042         



ARM Macro Assembler    Page 4 


  104 00000042         _reswitch
  105 00000042         ; è®¾ç½®rt_interrupt_to_threadçš„å€¼
  106 00000042 4A16            LDR              r2, =rt_interrupt_to_thread ; å
                                                            Š è½½rt_interrupt_f
                                                            rom_threadçš„åœ°å€
                                                            åˆ°r2
  107 00000044 6011            STR              r1, [r2]    ; å­˜å‚¨r1çš„å€¼åˆ°
                                                            rt_interrupt_from_t
                                                            hreadï¼Œå³ä¸‹ä¸€ä¸
                                                            ªçº¿ç¨‹æ ˆæŒ‡é’ˆspç
                                                            š„æŒ‡é’ˆ
  108 00000046         
  109 00000046         ; è§¦å‘PendSVå¼‚å¸¸ï¼Œå®ç°ä¸Šä¸‹æ–‡åˆ‡æ¢
  110 00000046 4819            LDR              r0, =NVIC_INT_CTRL
  111 00000048 F04F 5180       LDR              r1, =NVIC_PENDSVSET
  112 0000004C 6001            STR              r1, [r0]
  113 0000004E         
  114 0000004E         ; å­ç¨‹åºè¿”å›
  115 0000004E 4770            BX               LR
  116 00000050         
  117 00000050         ; å­ç¨‹åºç»“æŸ
  118 00000050                 ENDP
  119 00000050         
  120 00000050         
  121 00000050         ;/*
  122 00000050         ; *-----------------------------------------------------
                       ------------------
  123 00000050         ; * void PendSV_Handler(void);
  124 00000050         ; * r0 --> switch from thread stack
  125 00000050         ; * r1 --> switch to thread stack
  126 00000050         ; * psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [fr
                       om] stack
  127 00000050         ; *-----------------------------------------------------
                       ------------------
  128 00000050         ; */
  129 00000050         
  130 00000050         PendSV_Handler
                               PROC
  131 00000050                 EXPORT           PendSV_Handler
  132 00000050         
  133 00000050         ; å¤±èƒ½ä¸­æ–­ï¼Œä¸ºäº†ä¿æŠ¤ä¸Šä¸‹æ–‡åˆ‡æ¢ä¸è¢«ä¸­æ–­
                       
  134 00000050 F3EF 8210       MRS              r2, PRIMASK
  135 00000054 B672            CPSID            I
  136 00000056         
  137 00000056         ; è·å–ä¸­æ–­æ ‡å¿—ä½ï¼Œçœ‹çœ‹æ˜¯å¦ä¸º0
  138 00000056 4813            LDR              r0, =rt_thread_switch_interrupt
_flag 
                                                            ; åŠ è½½rt_thread_s
                                                            witch_interrupt_fla
                                                            gçš„åœ°å€åˆ°r0
  139 00000058 6801            LDR              r1, [r0]    ; åŠ è½½rt_thread_s
                                                            witch_interrupt_fla
                                                            gçš„å€¼åˆ°r1
  140 0000005A B191            CBZ              r1, pendsv_exit ; åˆ¤æ–­r1æ˜¯å
                                                            ¦ä¸º0ï¼Œä¸º0åˆ™è·³è
                                                            ½¬åˆ°pendsv_exit
  141 0000005C         
  142 0000005C         ; r1ä¸ä¸º0åˆ™æ¸…0



ARM Macro Assembler    Page 5 


  143 0000005C F04F 0100       MOV              r1, #0x00
  144 00000060 6001            STR              r1, [r0]    ; å°†r1çš„å€¼å­˜å‚¨
                                                            åˆ°rt_thread_switch
                                                            _interrupt_flagï¼Œå
                                                            ³æ¸…0
  145 00000062         
  146 00000062         ; åˆ¤æ–­rt_interrupt_from_threadçš„å€¼æ˜¯å¦ä¸º0
  147 00000062 480F            LDR              r0, =rt_interrupt_from_thread ;
                                                             åŠ è½½rt_interrupt
                                                            _from_threadçš„åœ°å
                                                            €åˆ°r0
  148 00000064 6801            LDR              r1, [r0]    ; åŠ è½½rt_interrup
                                                            t_from_threadçš„å€¼
                                                            åˆ°r1
  149 00000066 B129            CBZ              r1, switch_to_thread ; åˆ¤æ–­r1
                                                            æ˜¯å¦ä¸º0ï¼Œä¸º0åˆ
                                                            ™è·³è½¬åˆ°switch_to
                                                            _thread
  150 00000068         ; ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢æ—¶rt_interrupt_from_threadè‚¯å®š
                       ä¸º0ï¼Œåˆ™è·³è½¬åˆ°switch_to_thread
  151 00000068         
  152 00000068         ; ========================== ä¸Šæ–‡ä¿å­˜ ==============
                       ================
  153 00000068         ; å½“è¿›å…¥PendSVC Handleræ—¶ï¼Œä¸Šä¸€ä¸ªçº¿ç¨‹è¿è¡Œçš„
                       ç¯å¢ƒå³ï¼š
  154 00000068         ; xPSRï¼ŒPCï¼ˆçº¿ç¨‹å…¥å£åœ°å€ï¼‰ï¼ŒR14ï¼ŒR12ï¼ŒR3ï¼ŒR
                       2ï¼ŒR1ï¼ŒR0ï¼ˆçº¿ç¨‹çš„å½¢å‚ï¼‰
  155 00000068         ; è¿™äº›CPUå¯„å­˜å™¨çš„å€¼ä¼šè‡ªåŠ¨ä¿å­˜åˆ°çº¿ç¨‹çš„æ ˆ
                       ä¸­ï¼Œå‰©ä¸‹çš„r4~r11éœ€è¦æ‰‹åŠ¨ä¿å­˜
  156 00000068         
  157 00000068         
  158 00000068 F3EF 8109       MRS              r1, psp     ; è·å–çº¿ç¨‹æ ˆæŒ
                                                            ‡é’ˆåˆ°r1
  159 0000006C E921 0FF0       STMFD            r1!, {r4 - r11} ;å°†CPUå¯„å­˜å™
                                                            ¨r4~r11çš„å€¼å­˜å‚¨
                                                            åˆ°r1æŒ‡å‘çš„åœ°å
                                                            €(æ¯æ“ä½œä¸€æ¬¡åœ
                                                            °å€å°†é€’å‡ä¸€æ¬¡
                                                            )
  160 00000070 6800            LDR              r0, [r0]    ; åŠ è½½r0æŒ‡å‘å€¼
                                                            åˆ°r0ï¼Œå³r0=rt_in
                                                            terrupt_from_thread
                                                            
  161 00000072 6001            STR              r1, [r0]    ; å°†r1çš„å€¼å­˜å‚¨
                                                            åˆ°r0ï¼Œå³æ›´æ–°çº
                                                            ¿ç¨‹æ ˆsp
  162 00000074         
  163 00000074         ; ========================== ä¸‹æ–‡åˆ‡æ¢ ==============
                       ================
  164 00000074         switch_to_thread
  165 00000074 4909            LDR              r1, =rt_interrupt_to_thread ; å
                                                            Š è½½rt_interrupt_t
                                                            o_threadçš„åœ°å€åˆ
                                                            °r1
  166 00000076         ; rt_interrupt_to_threadæ˜¯ä¸€ä¸ªå…¨å±€å˜é‡ï¼Œé‡Œé¢å­
                       ˜çš„æ˜¯çº¿ç¨‹æ ˆæŒ‡é’ˆSPçš„æŒ‡é’ˆ
  167 00000076 6809            LDR              r1, [r1]    ; åŠ è½½rt_interrup
                                                            t_to_threadçš„å€¼åˆ
                                                            °r1ï¼Œå³spæŒ‡é’ˆçš



ARM Macro Assembler    Page 6 


                                                            „æŒ‡é’ˆ
  168 00000078 6809            LDR              r1, [r1]    ; åŠ è½½rt_interrup
                                                            t_to_threadçš„å€¼åˆ
                                                            °r1ï¼Œå³sp
  169 0000007A         
  170 0000007A E8B1 0FF0       LDMFD            r1!, {r4 - r11} ;å°†çº¿ç¨‹æ ˆæŒ
                                                            ‡é’ˆr1(æ“ä½œä¹‹å‰
                                                            å…ˆé€’å‡)æŒ‡å‘çš„
                                                            å†…å®¹åŠ è½½åˆ°CPUå
                                                            ¯„å­˜å™¨r4~r11
  171 0000007E F381 8809       MSR              psp, r1     ;å°†çº¿ç¨‹æ ˆæŒ‡é’ˆ
                                                            æ›´æ–°åˆ°PSP
  172 00000082         
  173 00000082         pendsv_exit
  174 00000082         ; æ¢å¤ä¸­æ–­
  175 00000082 F382 8810       MSR              PRIMASK, r2
  176 00000086         
  177 00000086 F04E 0E04       ORR              lr, lr, #0x04 ; ç¡®ä¿å¼‚å¸¸è¿”
                                                            å›ä½¿ç”¨çš„å †æ ˆæ
                                                            Œ‡é’ˆæ˜¯PSPï¼Œå³LR
                                                            å¯„å­˜å™¨çš„ä½2è¦
                                                            ä¸º1
  178 0000008A 4770            BX               lr          ; å¼‚å¸¸è¿”å›ï¼Œè¿
                                                            ™ä¸ªæ—¶å€™ä»»åŠ¡å †
                                                            æ ˆä¸­çš„å‰©ä¸‹å†…å
                                                            ®¹å°†ä¼šè‡ªåŠ¨åŠ è½
                                                            ½åˆ°xPSRï¼ŒPCï¼ˆä»»
                                                            åŠ¡å…¥å£åœ°å€ï¼‰ï
                                                            ¼ŒR14ï¼ŒR12ï¼ŒR3ï¼Œ
                                                            R2ï¼ŒR1ï¼ŒR0ï¼ˆä»»å
                                                            Š¡çš„å½¢å‚ï¼‰
  179 0000008C         ; åŒæ—¶PSPçš„å€¼ä¹Ÿå°†æ›´æ–°ï¼Œå³æŒ‡å‘ä»»åŠ¡å †æ ˆçš„
                       æ ˆé¡¶ã€‚åœ¨ARMC3ä¸­ï¼Œå †æ˜¯ç”±é«˜åœ°å€å‘ä½åœ°å€ç”Ÿ
                       é•¿çš„ã€‚
  180 0000008C         ; PendSV_Handler å­ç¨‹åºç»“æŸ
  181 0000008C                 ENDP
  182 0000008C         
  183 0000008C         ;/* 
  184 0000008C         ; * rt_base_t rt_hw_interrupt_disable();
  185 0000008C         ; */
  186 0000008C         
  187 0000008C         rt_hw_interrupt_disable
                               PROC
  188 0000008C                 EXPORT           rt_hw_interrupt_disable
  189 0000008C F3EF 8010       MRS              r0, PRIMASK
  190 00000090 B672            CPSID            I
  191 00000092 4770            BX               LR
  192 00000094                 ENDP
  193 00000094         
  194 00000094         ;/*
  195 00000094         ; * void rt_hw_interrupt_enable(rt_base_t level)
  196 00000094         ; */
  197 00000094         
  198 00000094         rt_hw_interrupt_enable
                               PROC
  199 00000094                 EXPORT           rt_hw_interrupt_enable
  200 00000094 F380 8810       MSR              PRIMASK, r0
  201 00000098 4770            BX               LR
  202 0000009A                 ENDP



ARM Macro Assembler    Page 7 


  203 0000009A         
  204 0000009A         
  205 0000009A 00 00           ALIGN            4
  206 0000009C         
  207 0000009C                 END
              00000000 
              00000000 
              00000000 
              E000ED20 
              E000ED04 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\context_rvds.d -o.\objects\context_rvds.o -ID:\RTT\RTT_L
earn\Project\RTE\_rtt -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.3.0\CMSIS\Include -IC:\
Keil_v5\ARM\PACK\ARM\CMSIS\5.3.0\Device\ARM\ARMCM3\Include --predefine="__UVISI
ON_VERSION SETA 522" --predefine="_RTE_ SETA 1" --predefine="ARMCM3 SETA 1" --l
ist=.\listings\context_rvds.lst ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_
rvds.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 25 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      None
Comment: .text unused
PendSV_Handler 00000050

Symbol: PendSV_Handler
   Definitions
      At line 130 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 131 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: PendSV_Handler used once
_reswitch 00000042

Symbol: _reswitch
   Definitions
      At line 104 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 96 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: _reswitch used once
pendsv_exit 00000082

Symbol: pendsv_exit
   Definitions
      At line 173 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 140 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: pendsv_exit used once
rt_hw_context_switch 00000030

Symbol: rt_hw_context_switch
   Definitions
      At line 89 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 90 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_context_switch used once
rt_hw_context_switch_to 00000000

Symbol: rt_hw_context_switch_to
   Definitions
      At line 39 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 42 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_context_switch_to used once
rt_hw_interrupt_disable 0000008C

Symbol: rt_hw_interrupt_disable
   Definitions
      At line 187 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 188 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_interrupt_disable used once
rt_hw_interrupt_enable 00000094

Symbol: rt_hw_interrupt_enable



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 198 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 199 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_interrupt_enable used once
switch_to_thread 00000074

Symbol: switch_to_thread
   Definitions
      At line 164 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 149 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: switch_to_thread used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 16 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 66 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 110 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 19 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 67 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 111 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S

NVIC_PENDSV_PRI 00FF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 18 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 60 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 17 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 59 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 15 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      None
Comment: SCB_VTOR unused
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 5 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 49 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 101 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 147 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 6 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 45 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 106 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 165 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 4 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 54 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 93 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S
      At line 138 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.S

3 symbols
352 symbols in table
