# do UARTReceiver_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying /opt/altera/modelsim_ase/linux/../modelsim.ini
# 
# vcom -93 -work work {UARTReceiver.vho}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxv_atom_pack
# -- Loading package maxv_components
# -- Compiling entity UARTReceiver
# -- Compiling architecture structure of UARTReceiver
# 
# vcom -93 -work work {/home/kalpesh/Projects/EDL/uart_receiver/Quartus/../Testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=UARTReceiver_vhd.sdo -L maxv -L gate_work -L work -voptargs="+acc"  Testbench
# vsim +transport_int_delays +transport_path_delays -L maxv -L gate_work -L work -voptargs=\"+acc\" -sdftyp /dut=UARTReceiver_vhd.sdo -t 1ps Testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behave)
# SDF 10.0d Compiler 2012.01 Jan 18 2012
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxv.maxv_atom_pack(body)
# Loading maxv.maxv_components
# Loading work.uartreceiver(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxv.maxv_io(behave)
# Loading maxv.maxv_lcell(vital_le_atom)
# Loading maxv.maxv_asynch_lcell(vital_le)
# Loading maxv.maxv_lcell_register(vital_le_reg)
# Loading instances from UARTReceiver_vhd.sdo
# Loading timing data from UARTReceiver_vhd.sdo
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlft84DQ5H".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft84DQ5H
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: /home/kalpesh/Projects/EDL/uart_receiver/Quartus/../Testbench.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: */LCELL SETUP  Low VIOLATION ON SCLR WITH RESPECT TO CLK;
#   Expected := 0.333 ns; Observed := 0.305 ns; At : 52093.699 ns
#    Time: 52093699 ps  Iteration: 0  Instance: /testbench/dut/\DP|tc|DP|count_reg|Dout[5]\/lereg
# ** Warning: */LCELL SETUP  Low VIOLATION ON SCLR WITH RESPECT TO CLK;
#   Expected := 0.333 ns; Observed := 0.305 ns; At : 52093.699 ns
#    Time: 52093699 ps  Iteration: 0  Instance: /testbench/dut/\DP|tc|DP|count_reg|Dout[4]\/lereg
# ** Warning: */LCELL SETUP  Low VIOLATION ON SCLR WITH RESPECT TO CLK;
#   Expected := 0.333 ns; Observed := 0.305 ns; At : 52093.699 ns
#    Time: 52093699 ps  Iteration: 0  Instance: /testbench/dut/\DP|tc|DP|count_reg|Dout[3]\/lereg
# ** Warning: */LCELL SETUP  Low VIOLATION ON SCLR WITH RESPECT TO CLK;
#   Expected := 0.333 ns; Observed := 0.305 ns; At : 52093.699 ns
#    Time: 52093699 ps  Iteration: 0  Instance: /testbench/dut/\DP|tc|DP|count_reg|Dout[2]\/lereg
# ** Warning: */LCELL SETUP  Low VIOLATION ON SCLR WITH RESPECT TO CLK;
#   Expected := 0.333 ns; Observed := 0.305 ns; At : 52093.699 ns
#    Time: 52093699 ps  Iteration: 0  Instance: /testbench/dut/\DP|tc|DP|count_reg|Dout[1]\/lereg
# ** Warning: */LCELL SETUP  Low VIOLATION ON SCLR WITH RESPECT TO CLK;
#   Expected := 0.333 ns; Observed := 0.305 ns; At : 52093.699 ns
#    Time: 52093699 ps  Iteration: 0  Instance: /testbench/dut/\DP|tc|DP|count_reg|Dout[0]\/lereg
# Break key hit 
# Simulation stop requested.
