#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015b66d39cf0 .scope module, "gcd_testbench" "gcd_testbench" 2 1;
 .timescale 0 0;
v0000015b66cee550_0 .var "clk", 0 0;
v0000015b66ced8d0_0 .var "data_in", 15 0;
v0000015b66ceeeb0_0 .net "done", 0 0, v0000015b66c74ec0_0;  1 drivers
v0000015b66cee2d0_0 .net "eq", 0 0, L_0000015b66cef130;  1 drivers
v0000015b66cee5f0_0 .net "gt", 0 0, L_0000015b66ceea50;  1 drivers
v0000015b66ceee10_0 .net "ldA", 0 0, v0000015b66c91440_0;  1 drivers
v0000015b66cee690_0 .net "ldB", 0 0, v0000015b66c914e0_0;  1 drivers
v0000015b66cef1d0_0 .net "lt", 0 0, L_0000015b66ceeff0;  1 drivers
v0000015b66ced6f0_0 .net "sel1", 0 0, v0000015b66c91620_0;  1 drivers
v0000015b66cedbf0_0 .net "sel2", 0 0, v0000015b66c916c0_0;  1 drivers
v0000015b66cef270_0 .net "sel_in", 0 0, v0000015b66c91760_0;  1 drivers
v0000015b66cef3b0_0 .var "start", 0 0;
S_0000015b66c7a8a0 .scope module, "CN" "gcd_control" 2 8, 3 53 0, S_0000015b66d39cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "done";
    .port_info 1 /OUTPUT 1 "ldA";
    .port_info 2 /OUTPUT 1 "ldB";
    .port_info 3 /OUTPUT 1 "sel1";
    .port_info 4 /OUTPUT 1 "sel2";
    .port_info 5 /OUTPUT 1 "sel_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 16 "data_in";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /INPUT 1 "lt";
    .port_info 10 /INPUT 1 "gt";
    .port_info 11 /INPUT 1 "eq";
P_0000015b66c7aa30 .param/l "S0" 0 3 59, C4<000>;
P_0000015b66c7aa68 .param/l "S1" 0 3 59, C4<001>;
P_0000015b66c7aaa0 .param/l "S2" 0 3 59, C4<010>;
P_0000015b66c7aad8 .param/l "S3" 0 3 59, C4<011>;
P_0000015b66c7ab10 .param/l "S4" 0 3 59, C4<100>;
P_0000015b66c7ab48 .param/l "S5" 0 3 59, C4<101>;
v0000015b66c6ebf0_0 .net "clk", 0 0, v0000015b66cee550_0;  1 drivers
v0000015b66d39e80_0 .net "data_in", 15 0, v0000015b66ced8d0_0;  1 drivers
v0000015b66c74ec0_0 .var "done", 0 0;
v0000015b66c7ab90_0 .net "eq", 0 0, L_0000015b66cef130;  alias, 1 drivers
v0000015b66c7ac30_0 .net "gt", 0 0, L_0000015b66ceea50;  alias, 1 drivers
v0000015b66c91440_0 .var "ldA", 0 0;
v0000015b66c914e0_0 .var "ldB", 0 0;
v0000015b66c91580_0 .net "lt", 0 0, L_0000015b66ceeff0;  alias, 1 drivers
v0000015b66c91620_0 .var "sel1", 0 0;
v0000015b66c916c0_0 .var "sel2", 0 0;
v0000015b66c91760_0 .var "sel_in", 0 0;
v0000015b66cec5d0_0 .net "start", 0 0, v0000015b66cef3b0_0;  1 drivers
v0000015b66cebdb0_0 .var "state", 2 0;
E_0000015b66c69d80 .event anyedge, v0000015b66cebdb0_0;
E_0000015b66c6a4c0 .event posedge, v0000015b66c6ebf0_0;
S_0000015b66c7ddf0 .scope module, "DP" "gcd_datapath" 2 7, 3 1 0, S_0000015b66d39cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "ldA";
    .port_info 5 /INPUT 1 "ldB";
    .port_info 6 /INPUT 1 "sel1";
    .port_info 7 /INPUT 1 "sel2";
    .port_info 8 /INPUT 1 "sel_in";
    .port_info 9 /INPUT 16 "data_in";
v0000015b66ceec30_0 .net "Aout", 15 0, v0000015b66ceb9f0_0;  1 drivers
v0000015b66ced790_0 .net "Bout", 15 0, v0000015b66ceb8b0_0;  1 drivers
v0000015b66cedc90_0 .net "Subout", 15 0, v0000015b66cee7d0_0;  1 drivers
v0000015b66ceed70_0 .net "X", 15 0, L_0000015b66cef450;  1 drivers
v0000015b66ceecd0_0 .net "Y", 15 0, L_0000015b66cedfb0;  1 drivers
v0000015b66cee730_0 .net "bus", 15 0, L_0000015b66cedd30;  1 drivers
v0000015b66cee9b0_0 .net "clk", 0 0, v0000015b66cee550_0;  alias, 1 drivers
v0000015b66ceeaf0_0 .net "data_in", 15 0, v0000015b66ced8d0_0;  alias, 1 drivers
v0000015b66cef310_0 .net "eq", 0 0, L_0000015b66cef130;  alias, 1 drivers
v0000015b66cef590_0 .net "gt", 0 0, L_0000015b66ceea50;  alias, 1 drivers
v0000015b66cee870_0 .net "ldA", 0 0, v0000015b66c91440_0;  alias, 1 drivers
v0000015b66ceef50_0 .net "ldB", 0 0, v0000015b66c914e0_0;  alias, 1 drivers
v0000015b66cef090_0 .net "lt", 0 0, L_0000015b66ceeff0;  alias, 1 drivers
v0000015b66cee910_0 .net "sel1", 0 0, v0000015b66c91620_0;  alias, 1 drivers
v0000015b66cee230_0 .net "sel2", 0 0, v0000015b66c916c0_0;  alias, 1 drivers
v0000015b66ceda10_0 .net "sel_in", 0 0, v0000015b66c91760_0;  alias, 1 drivers
S_0000015b66c7df80 .scope module, "A" "PIPO" 3 7, 3 43 0, S_0000015b66c7ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /INPUT 1 "load";
v0000015b66cebc70_0 .net "clk", 0 0, v0000015b66cee550_0;  alias, 1 drivers
v0000015b66cec350_0 .net "in", 15 0, L_0000015b66cedd30;  alias, 1 drivers
v0000015b66ceb810_0 .net "load", 0 0, v0000015b66c91440_0;  alias, 1 drivers
v0000015b66ceb9f0_0 .var "out", 15 0;
S_0000015b66c79800 .scope module, "B" "PIPO" 3 8, 3 43 0, S_0000015b66c7ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /INPUT 1 "load";
v0000015b66cec2b0_0 .net "clk", 0 0, v0000015b66cee550_0;  alias, 1 drivers
v0000015b66ceba90_0 .net "in", 15 0, L_0000015b66cedd30;  alias, 1 drivers
v0000015b66ceb6d0_0 .net "load", 0 0, v0000015b66c914e0_0;  alias, 1 drivers
v0000015b66ceb8b0_0 .var "out", 15 0;
S_0000015b66c79990 .scope module, "C1" "comp" 3 14, 3 26 0, S_0000015b66c7ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 16 "in1";
    .port_info 4 /INPUT 16 "in2";
v0000015b66cebd10_0 .net "eq", 0 0, L_0000015b66cef130;  alias, 1 drivers
v0000015b66cebe50_0 .net "gt", 0 0, L_0000015b66ceea50;  alias, 1 drivers
v0000015b66cec0d0_0 .net "in1", 15 0, v0000015b66ceb9f0_0;  alias, 1 drivers
v0000015b66ceb770_0 .net "in2", 15 0, v0000015b66ceb8b0_0;  alias, 1 drivers
v0000015b66cec3f0_0 .net "lt", 0 0, L_0000015b66ceeff0;  alias, 1 drivers
L_0000015b66ceeff0 .cmp/gt 16, v0000015b66ceb8b0_0, v0000015b66ceb9f0_0;
L_0000015b66ceea50 .cmp/gt 16, v0000015b66ceb9f0_0, v0000015b66ceb8b0_0;
L_0000015b66cef130 .cmp/eq 16, v0000015b66ceb9f0_0, v0000015b66ceb8b0_0;
S_0000015b66c7b100 .scope module, "M1" "mux" 3 10, 3 19 0, S_0000015b66c7ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
v0000015b66ceb950_0 .net "in1", 15 0, v0000015b66cee7d0_0;  alias, 1 drivers
v0000015b66cebb30_0 .net "in2", 15 0, v0000015b66ced8d0_0;  alias, 1 drivers
v0000015b66cebbd0_0 .net "out", 15 0, L_0000015b66cedd30;  alias, 1 drivers
v0000015b66cebf90_0 .net "sel", 0 0, v0000015b66c91760_0;  alias, 1 drivers
L_0000015b66cedd30 .functor MUXZ 16, v0000015b66cee7d0_0, v0000015b66ced8d0_0, v0000015b66c91760_0, C4<>;
S_0000015b66c7b290 .scope module, "M2" "mux" 3 11, 3 19 0, S_0000015b66c7ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
v0000015b66cebef0_0 .net "in1", 15 0, v0000015b66ceb9f0_0;  alias, 1 drivers
v0000015b66cec030_0 .net "in2", 15 0, v0000015b66ceb8b0_0;  alias, 1 drivers
v0000015b66cec170_0 .net "out", 15 0, L_0000015b66cef450;  alias, 1 drivers
v0000015b66cec210_0 .net "sel", 0 0, v0000015b66c91620_0;  alias, 1 drivers
L_0000015b66cef450 .functor MUXZ 16, v0000015b66ceb9f0_0, v0000015b66ceb8b0_0, v0000015b66c91620_0, C4<>;
S_0000015b66c42d20 .scope module, "M3" "mux" 3 12, 3 19 0, S_0000015b66c7ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
v0000015b66cec490_0 .net "in1", 15 0, v0000015b66ceb9f0_0;  alias, 1 drivers
v0000015b66cec530_0 .net "in2", 15 0, v0000015b66ceb8b0_0;  alias, 1 drivers
v0000015b66cef4f0_0 .net "out", 15 0, L_0000015b66cedfb0;  alias, 1 drivers
v0000015b66ceeb90_0 .net "sel", 0 0, v0000015b66c916c0_0;  alias, 1 drivers
L_0000015b66cedfb0 .functor MUXZ 16, v0000015b66ceb9f0_0, v0000015b66ceb8b0_0, v0000015b66c916c0_0, C4<>;
S_0000015b66c42eb0 .scope module, "S" "sub" 3 15, 3 34 0, S_0000015b66c7ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
v0000015b66cedab0_0 .net "in1", 15 0, L_0000015b66cef450;  alias, 1 drivers
v0000015b66cee190_0 .net "in2", 15 0, L_0000015b66cedfb0;  alias, 1 drivers
v0000015b66cee7d0_0 .var "out", 15 0;
E_0000015b66c6a500 .event anyedge, v0000015b66cec170_0, v0000015b66cef4f0_0;
    .scope S_0000015b66c7df80;
T_0 ;
    %wait E_0000015b66c6a4c0;
    %load/vec4 v0000015b66ceb810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000015b66cec350_0;
    %assign/vec4 v0000015b66ceb9f0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015b66c79800;
T_1 ;
    %wait E_0000015b66c6a4c0;
    %load/vec4 v0000015b66ceb6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000015b66ceba90_0;
    %assign/vec4 v0000015b66ceb8b0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015b66c42eb0;
T_2 ;
    %wait E_0000015b66c6a500;
    %load/vec4 v0000015b66cedab0_0;
    %load/vec4 v0000015b66cee190_0;
    %sub;
    %assign/vec4 v0000015b66cee7d0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000015b66c7a8a0;
T_3 ;
    %wait E_0000015b66c6a4c0;
    %load/vec4 v0000015b66cebdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0000015b66cec5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %delay 2, 0;
    %load/vec4 v0000015b66c7ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000015b66c91580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000015b66c7ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
T_3.14 ;
T_3.13 ;
T_3.11 ;
    %jmp T_3.7;
T_3.3 ;
    %delay 2, 0;
    %load/vec4 v0000015b66c7ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000015b66c91580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000015b66c7ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
T_3.20 ;
T_3.19 ;
T_3.17 ;
    %jmp T_3.7;
T_3.4 ;
    %delay 2, 0;
    %load/vec4 v0000015b66c7ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0000015b66c91580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0000015b66c7ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
T_3.26 ;
T_3.25 ;
T_3.23 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000015b66cebdb0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015b66c7a8a0;
T_4 ;
    %wait E_0000015b66c69d80;
    %load/vec4 v0000015b66cebdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c74ec0_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91760_0, 0, 1;
    %load/vec4 v0000015b66c7ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000015b66c91580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c916c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000015b66c7ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c916c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
T_4.12 ;
T_4.11 ;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91760_0, 0, 1;
    %load/vec4 v0000015b66c7ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000015b66c91580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c916c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0000015b66c7ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c916c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
T_4.18 ;
T_4.17 ;
T_4.15 ;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91760_0, 0, 1;
    %load/vec4 v0000015b66c7ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0000015b66c91580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c916c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0000015b66c7ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c916c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
T_4.24 ;
T_4.23 ;
T_4.21 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c91440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66c914e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66c74ec0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000015b66d39cf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015b66cee550_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015b66cef3b0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000015b66d39cf0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0000015b66cee550_0;
    %inv;
    %store/vec4 v0000015b66cee550_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000015b66d39cf0;
T_7 ;
    %delay 12, 0;
    %pushi/vec4 143, 0, 16;
    %store/vec4 v0000015b66ced8d0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 78, 0, 16;
    %store/vec4 v0000015b66ced8d0_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0000015b66d39cf0;
T_8 ;
    %vpi_call 2 24 "$dumpfile", "gcd.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015b66d39cf0 {0 0 0};
    %vpi_call 2 26 "$monitor", $time, "%d %b", v0000015b66ceec30_0, v0000015b66ceeeb0_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gcd_test.v";
    "gcd.v";
