=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sparc.ngr
Top Level Output File Name         : sparc
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 589

Cell Usage :
# BELS                             : 37374
#      GND                         : 1
#      INV                         : 39
#      LUT1                        : 333
#      LUT2                        : 1180
#      LUT3                        : 5229
#      LUT4                        : 4315
#      LUT5                        : 5044
#      LUT6                        : 16891
#      MUXCY                       : 1667
#      MUXF7                       : 1889
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 784
# FlipFlops/Latches                : 21799
#      FD                          : 6369
#      FD_1                        : 67
#      FDC                         : 2
#      FDE                         : 8071
#      FDE_1                       : 3302
#      FDR                         : 1209
#      FDR_1                       : 1
#      FDRE                        : 1121
#      FDRE_1                      : 150
#      FDRS                        : 258
#      FDRSE                       : 3
#      FDS                         : 1104
#      FDS_1                       : 1
#      FDSE                        : 6
#      FDSE_1                      : 2
#      LDC                         : 4
#      LDCP                        : 129
# RAMS                             : 959
#      RAM128X1S                   : 368
#      RAM32M                      : 18
#      RAM32X1D                    : 466
#      RAMB18                      : 3
#      RAMB18SDP                   : 16
#      RAMB36_EXP                  : 86
#      RAMB36SDP_EXP               : 2
# Shift Registers                  : 375
#      SRLC16E                     : 375
# DSPs                             : 8
#      DSP48E                      : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           21799  out of  69120    31%  
 Number of Slice LUTs:                35146  out of  69120    50%  
    Number used as Logic:             33031  out of  69120    47%  
    Number used as Memory:             2115  out of  17920    11%  
       Number used as RAM:             1740
       Number used as SRL:              375

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  41265
   Number with an unused Flip Flop:   19466  out of  41265    47%  
   Number with an unused LUT:          6119  out of  41265    14%  
   Number of fully used LUT-FF pairs: 15680  out of  41265    37%  
   Number of unique control sets:      2398

IO Utilization: 
 Number of IOs:                         589
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               98  out of    148    66%  
    Number using Block RAM only:         98
 Number of DSP48Es:                       8  out of     64    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                     | Clock buffer(FF name)                                                                                           | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
gclk                                                                                                                                                                                                             | NONE(spc_hdr/I0/dbginit_l)                                                                                      | 21742 |
sh_clk                                                                                                                                                                                                           | NONE(shadow_capture_sparc/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0)                                               | 976   |
shadow_capture_sparc/dump_en_single(shadow_capture_sparc/dump_en_single_wg_cy<10>:O)                                                                                                                             | NONE(*)(shadow_capture_sparc/sdin_0)                                                                            | 1     |
lsu/shadow_capture_lsu/sdin_0_not0000(ffu/shadow_capture_sparc_ffu/dump_en_single1:O)                                                                                                                            | NONE(*)(exu/shadow_capture_sparc_exu/sdin_0)                                                                    | 2     |
spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk1:O)                                | NONE(*)(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0)                    | 4     |
spu/spu_ctl/shadow_capture_spu_ctl/dump_en_single(spu/spu_ctl/shadow_capture_spu_ctl/dump_en_single1:O)                                                                                                          | NONE(*)(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_196)                                                    | 3     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/dump_en_single(tlu/shadow_capture_tlu/chain_dump_en<1>1:O)                                                                                                                  | NONE(*)(tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0)                                                            | 14    |
tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk(tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk1:O)                                            | NONE(*)(tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued)                  | 3     |
tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk(tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk1:O)                                            | NONE(*)(tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued)                  | 3     |
tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk(tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk1:O)                                    | NONE(*)(tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued)              | 3     |
exu/div/shadow_capture_sparc_exu_div/dump_en_single(exu/shadow_capture_sparc_exu/chain_dump_en<0>1:O)                                                                                                            | NONE(*)(exu/irf/shadow_capture_bw_r_irf/sdin_0)                                                                 | 8     |
exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk(exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk1:O)                                                        | NONE(*)(exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_issued)                        | 3     |
exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk(exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk1:O)                                      | NONE(*)(exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_issued)               | 5     |
exu/ecc/shadow_capture_sparc_exu_ecc/dump_en_single(exu/ecc/shadow_capture_sparc_exu_ecc/dump_en_single1:O)                                                                                                      | NONE(*)(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0)                                                            | 2     |
exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk(exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk1:O)                                            | NONE(*)(exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_issued)                  | 4     |
tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk(tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk1:O)                                    | NONE(*)(tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_issued)              | 3     |
tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk(tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk1:O)                                            | NONE(*)(tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_issued)                  | 4     |
tlu/tdp/shadow_capture_tlu_tdp/dump_en_single(tlu/shadow_capture_tlu/chain_dump_en<14>1:O)                                                                                                                       | NONE(*)(tlu/tdp/shadow_capture_tlu_tdp/sdin_0)                                                                  | 5     |
tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk(tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk1:O)                                                        | NONE(*)(tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_issued)                        | 6     |
tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk1:O)                                        | NONE(*)(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_issued)                | 4     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk1:O)                                            | NONE(*)(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_issued)                  | 6     |
tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk(tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk1:O)                                    | NONE(*)(tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_issued)              | 3     |
tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk(tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk1:O)                                                  | NONE(*)(tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_issued)                     | 3     |
spu/spu_madp/shadow_capture_spu_madp/dump_en_single(spu/spu_madp/shadow_capture_spu_madp/dump_en_single1:O)                                                                                                      | NONE(*)(spu/spu_madp/shadow_capture_spu_madp/sdin_0)                                                            | 3     |
spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk(spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk1:O)                                            | NONE(*)(spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_issued)                  | 5     |
spu/spu_ctl/ch_dump_en<8>(spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<8>1:O)                                                                                                                                | NONE(*)(spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_0)                                                      | 1     |
spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk(spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk1:O)                                  | NONE(*)(spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_issued)             | 3     |
spu/spu_ctl/ch_dump_en<6>(spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<6>1:O)                                                                                                                                | NONE(*)(spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_0)                                                    | 2     |
spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk(spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk1:O)                              | NONE(*)(spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_issued)           | 3     |
spu/spu_ctl/ch_dump_en<4>(spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<4>1:O)                                                                                                                                | NONE(*)(spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0)                                                    | 2     |
spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk(spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk1:O)                                | NONE(*)(spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued)            | 3     |
spu/spu_ctl/ch_dump_en<2>(spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<2>1:O)                                                                                                                                | NONE(*)(spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_0)                                                  | 2     |
spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk(spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk1:O)                        | NONE(*)(spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_issued)        | 3     |
spu/spu_ctl/ch_dump_en<0>(spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<1>1:O)                                                                                                                                | NONE(*)(spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0)                                                | 2     |
spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk(spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk1:O)                    | NONE(*)(spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_issued)      | 3     |
spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk(spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk1:O)                          | NONE(*)(spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued)         | 3     |
spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk(spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk1:O)                          | NONE(*)(spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_issued)         | 3     |
spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk(spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk1:O)                            | NONE(*)(spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued)          | 3     |
spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk(spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk1:O)                      | NONE(*)(spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_issued)       | 3     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/dump_en_single(ffu/shadow_capture_sparc_ffu/chain_dump_en<0>1:O)                                                                                                            | NONE(*)(ffu/frf/shadow_capture_bw_r_frf/sdin_0)                                                                 | 4     |
ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk(ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk1:O)                                                      | NONE(*)(ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_issued)                       | 3     |
ffu/dp/shadow_capture_sparc_ffu_dp/dump_en_single(ffu/dp/shadow_capture_sparc_ffu_dp/dump_en_single11:O)                                                                                                         | NONE(*)(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_0)                                                              | 3     |
ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk(ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk1:O)                                                | NONE(*)(ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_issued)                    | 5     |
exu/alu/ch_dump_en(exu/alu/shadow_capture_sparc_exu_alu/chain_dump_en_0_and00001:O)                                                                                                                              | NONE(*)(exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0)                                               | 1     |
exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk(exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk1:O)                    | NONE(*)(exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_issued)      | 3     |
exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk(exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk1:O)                                                | NONE(*)(exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_issued)                    | 3     |
exu/div/ch_dump_en(exu/div/shadow_capture_sparc_exu_div/chain_dump_en_0_and0000:O)                                                                                                                               | NONE(*)(exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0)                                                  | 1     |
exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk(exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk1:O)                        | NONE(*)(exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_issued)        | 3     |
exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk(exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk1:O)                                            | NONE(*)(exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_issued)                  | 5     |
tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk(tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk1:O)              | NONE(*)(tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0)           | 3     |
tlu/intctl/ch_dump_en(tlu/intctl/shadow_capture_sparc_tlu_intctl/chain_dump_en_0_and00001:O)                                                                                                                     | NONE(*)(tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0)                                           | 1     |
tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk(tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk1:O)                                  | NONE(*)(tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued)             | 3     |
ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk1:O)                | NONE(*)(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0)            | 4     |
ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/dump_en_single(ffu/ctl/shadow_capture_sparc_ffu_ctl/chain_dump_en<1>1:O)                                                                                      | NONE(*)(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_87)                                             | 2     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk(ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk1:O)                                            | NONE(*)(ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_issued)                  | 5     |
ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                            | NONE(*)(ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)                  | 3     |
ifu/ifqctl/ch_dump_en<1>(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<1>1:O)                                                                                                                         | NONE(*)(ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0)                                                  | 1     |
ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                    | NONE(*)(ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)              | 3     |
ifu/ifqctl/ch_dump_en<0>(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>2:O)                                                                                                                         | NONE(*)(ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0)                                              | 1     |
ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk1:O)                                  | NONE(*)(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0)                     | 3     |
ifu/mbist/shadow_capture_sparc_ifu_mbist/dump_en_single(ifu/shadow_capture_sparc_ifu/chain_dump_en<18>1:O)                                                                                                       | NONE(*)(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/sdin_0)                                                      | 8     |
ifu/ifqctl/ch_dump_en<5>(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<5>1:O)                                                                                                                         | NONE(*)(ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0)                                                 | 1     |
ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk(ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk1:O)                        | NONE(*)(ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)        | 3     |
ifu/ifqctl/ch_dump_en<3>(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<3>1:O)                                                                                                                         | NONE(*)(ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0)                                                 | 1     |
ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk(ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk1:O)                        | NONE(*)(ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)        | 3     |
ifu/ifqctl/ch_dump_en<4>(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<4>1:O)                                                                                                                         | NONE(*)(ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0)                                                 | 1     |
ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk(ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk1:O)                        | NONE(*)(ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)        | 3     |
ifu/ifqctl/ch_dump_en<2>(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<2>1:O)                                                                                                                         | NONE(*)(ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0)                                                 | 1     |
ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk(ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk1:O)                        | NONE(*)(ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)        | 3     |
ifu/ifqctl/ch_dump_en<6>(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<6>1:O)                                                                                                                         | NONE(*)(ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0)                                            | 1     |
ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk(ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk1:O)                | NONE(*)(ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued)    | 3     |
ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                          | NONE(*)(ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)                 | 3     |
ifu/fcl/ch_dump_en(ifu/fcl/shadow_capture_sparc_ifu_fcl/chain_dump_en_0_and00001:O)                                                                                                                              | NONE(*)(ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0)                                                 | 1     |
ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk(ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk1:O)                                            | NONE(*)(ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0)                          | 4     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/dump_en_single(ifu/shadow_capture_sparc_ifu/chain_dump_en<9>1:O)                                                                                                            | NONE(*)(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_137)                                                          | 11    |
ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk(ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk1:O)                                            | NONE(*)(ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0)                          | 3     |
ifu/swl/ch_dump_en<1>(ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<1>1:O)                                                                                                                                  | NONE(*)(ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0)                                                  | 1     |
ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk(ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk1:O)                            | NONE(*)(ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_issued)          | 3     |
ifu/swl/ch_dump_en<5>(ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<5>1:O)                                                                                                                                  | NONE(*)(ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0)                                                 | 1     |
ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                          | NONE(*)(ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)         | 3     |
ifu/swl/ch_dump_en<3>(ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<3>1:O)                                                                                                                                  | NONE(*)(ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0)                                                 | 1     |
ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                          | NONE(*)(ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)         | 3     |
ifu/swl/ch_dump_en<4>(ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<4>1:O)                                                                                                                                  | NONE(*)(ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0)                                                 | 1     |
ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                          | NONE(*)(ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)         | 3     |
ifu/swl/ch_dump_en<2>(ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<2>1:O)                                                                                                                                  | NONE(*)(ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0)                                                 | 1     |
ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                          | NONE(*)(ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)         | 3     |
ifu/swl/ch_dump_en<0>(ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<0>1:O)                                                                                                                                  | NONE(*)(ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0)                                                 | 1     |
ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk(ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk1:O)                        | NONE(*)(ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_issued)        | 3     |
ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk(ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk1:O)                                    | NONE(*)(ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0)                      | 4     |
ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk(ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk1:O)                                | NONE(*)(ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0)                    | 3     |
ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk(ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk1:O)                                    | NONE(*)(ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_0)                      | 4     |
ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk(ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk1:O)                                  | NONE(*)(ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0)                     | 3     |
ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk(ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk1:O)                                    | NONE(*)(ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0)                      | 3     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk(ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk1:O)                                            | NONE(*)(ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_146)                        | 5     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk(ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk1:O)                                              | NONE(*)(ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0)                           | 3     |
ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk(ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk1:O)                                              | NONE(*)(ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0)                           | 3     |
ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk(ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk1:O)                                              | NONE(*)(ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0)                           | 3     |
ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk(ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk1:O)                                      | NONE(*)(ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_issued)               | 3     |
ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/op_clk(ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/op_clk1:O)                                      | NONE(*)(ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_issued)               | 2     |
ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk(ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk1:O)                                              | NONE(*)(ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_issued)                   | 3     |
ctu_tck                                                                                                                                                                                                          | NONE(ifu/sscan/snap_inst2/q_0)                                                                                  | 1     |
lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk(lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk1:O)                                | NONE(*)(lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)                    | 3     |
lsu/dctl/ch_dump_en(lsu/dctl/shadow_capture_lsu_dctl/chain_dump_en_0_and0000:O)                                                                                                                                  | NONE(*)(lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0)                                                    | 1     |
lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk(lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk1:O)                                                    | NONE(*)(lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/q_0)                              | 5     |
lsu/dctldp/shadow_capture_lsu_dctldp/dump_en_single(lsu/shadow_capture_lsu/chain_dump_en<9>1:O)                                                                                                                  | NONE(*)(lsu/dctl/shadow_capture_lsu_dctl/sdin_444)                                                              | 16    |
lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk(lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk1:O)                                                | NONE(*)(lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/q_0)                            | 4     |
lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                    | NONE(*)(lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)              | 3     |
lsu/qctl1/ch_dump_en<0>(lsu/qctl1/shadow_capture_lsu_qctl1/chain_dump_en<0>1:O)                                                                                                                                  | NONE(*)(lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)                                              | 2     |
lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                    | NONE(*)(lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)              | 3     |
lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                    | NONE(*)(lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)              | 3     |
lsu/qctl1/ch_dump_en<2>(lsu/qctl1/shadow_capture_lsu_qctl1/chain_dump_en<2>1:O)                                                                                                                                  | NONE(*)(lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)                                              | 2     |
lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                    | NONE(*)(lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)              | 3     |
lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)              | NONE(*)(lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)           | 3     |
lsu/qctl1/ch_dump_en<4>(lsu/qctl1/shadow_capture_lsu_qctl1/chain_dump_en<4>1:O)                                                                                                                                  | NONE(*)(lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)                                           | 2     |
lsu/qctl1/ch_dump_en<6>(lsu/qctl1/shadow_capture_lsu_qctl1/chain_dump_en<6>1:O)                                                                                                                                  | NONE(*)(lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0)                                        | 1     |
lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk(lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk1:O)        | NONE(*)(lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued)| 3     |
lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk(lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk1:O)            | NONE(*)(lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued)  | 3     |
lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk(lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk1:O)                                                    | NONE(*)(lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/q_0)                              | 4     |
lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk(lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk1:O)                                                    | NONE(*)(lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/q_0)                              | 5     |
lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk(lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk1:O)                                    | NONE(*)(lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0)                      | 3     |
lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk(lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk1:O)                                                      | NONE(*)(lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/q_0)                               | 3     |
lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk(lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk1:O)                                            | NONE(*)(lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/q_0)                          | 4     |
lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk(lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk1:O)                                        | NONE(*)(lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/q_0)                        | 3     |
lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk(lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk1:O)                                                | NONE(*)(lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_issued)                    | 3     |
exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk(exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk1:O)            | NONE(*)(exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0)          | 3     |
exu/ecl/divcntl/ch_dump_en(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/chain_dump_en_0_and00001:O)                                                                                                      | NONE(*)(exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0)                                          | 1     |
exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk1:O)              | NONE(*)(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0)           | 3     |
exu/ecl/ch_dump_en<0>(exu/ecl/shadow_capture_sparc_exu_ecl/chain_dump_en<1>1:O)                                                                                                                                  | NONE(*)(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0)                                            | 2     |
exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk(exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk1:O)                  | NONE(*)(exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0)             | 3     |
exu/ecl/ch_dump_en<2>(exu/ecl/shadow_capture_sparc_exu_ecl/chain_dump_en<3>1:O)                                                                                                                                  | NONE(*)(exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0)                                              | 2     |
exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk(exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk1:O)                  | NONE(*)(exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0)             | 3     |
exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk(exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk1:O)                    | NONE(*)(exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0)              | 3     |
exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk(exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk1:O)                                | NONE(*)(exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0)                    | 3     |
exu/ecl/ch_dump_en<4>(exu/ecl/shadow_capture_sparc_exu_ecl/chain_dump_en<4>1:O)                                                                                                                                  | NONE(*)(exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0)                                                     | 1     |
exu/ecl/shadow_capture_sparc_exu_ecl/dump_en_single(exu/shadow_capture_sparc_exu/chain_dump_en<12>1:O)                                                                                                           | NONE(*)(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0)                                                            | 3     |
exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk(exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk1:O)                                            | NONE(*)(exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_issued)                  | 4     |
exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk(exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk1:O)| NONE(*)(exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0)    | 3     |
exu/rml/cwp/ch_dump_en(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/chain_dump_en_0_and00001:O)                                                                                                                  | NONE(*)(exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0)                                    | 1     |
exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk1:O)                            | NONE(*)(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0)                  | 3     |
exu/rml/ch_dump_en<6>(exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<6>1:O)                                                                                                                                  | NONE(*)(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0)                                                    | 1     |
exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk(exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk1:O)                                              | NONE(*)(exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_issued)                   | 3     |
exu/rml/ch_dump_en<5>(exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<5>1:O)                                                                                                                                  | NONE(*)(exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0)                                              | 1     |
exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                    | NONE(*)(exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)      | 3     |
exu/rml/ch_dump_en<4>(exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<4>1:O)                                                                                                                                  | NONE(*)(exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0)                                              | 1     |
exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                    | NONE(*)(exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)      | 3     |
exu/rml/ch_dump_en<3>(exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<3>1:O)                                                                                                                                  | NONE(*)(exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0)                                               | 1     |
exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                      | NONE(*)(exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)       | 3     |
exu/rml/ch_dump_en<2>(exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<2>1:O)                                                                                                                                  | NONE(*)(exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0)                                               | 1     |
exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                      | NONE(*)(exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)       | 3     |
exu/rml/ch_dump_en<1>(exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<1>1:O)                                                                                                                                  | NONE(*)(exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0)                                             | 1     |
exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                  | NONE(*)(exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)     | 3     |
exu/rml/ch_dump_en<0>(exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>2:O)                                                                                                                                  | NONE(*)(exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0)                                                | 1     |
exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk(exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk1:O)                        | NONE(*)(exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)        | 3     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
(*) These 150 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                               | Buffer(FF name)                                                          | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
c_en                                                                                                                                                         | NONE                                                                     | 4     |
lsu/qctl1/spc_pcx_req_g<1>35(XST_GND:G)                                                                                                                      | NONE(spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_0)                  | 4     |
exu/ecl/rstff/rst_l_inv(tlu/tsa0/reset_l_inv1_INV_0:O)                                                                                                       | NONE(lsu/qctl1/rstff/q_0)                                                | 2     |
exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0__and0000(exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0__and00001:O)                      | NONE(exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0)           | 1     |
exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0__and0001(exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0__and00011:O)                      | NONE(exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0)           | 1     |
exu/alu/shadow_capture_sparc_exu_alu/sdin_0__and0000(exu/alu/shadow_capture_sparc_exu_alu/sdin_0__and00001:O)                                                | NONE(exu/alu/shadow_capture_sparc_exu_alu/sdin_0)                        | 1     |
exu/alu/shadow_capture_sparc_exu_alu/sdin_0__and0001(exu/alu/shadow_capture_sparc_exu_alu/sdin_0__and00011:O)                                                | NONE(exu/alu/shadow_capture_sparc_exu_alu/sdin_0)                        | 1     |
exu/bypass/shadow_capture_sparc_exu_byp/sdin_0__and0000(exu/bypass/shadow_capture_sparc_exu_byp/sdin_0__and00001:O)                                          | NONE(exu/bypass/shadow_capture_sparc_exu_byp/sdin_0)                     | 1     |
exu/bypass/shadow_capture_sparc_exu_byp/sdin_0__and0001(exu/bypass/shadow_capture_sparc_exu_byp/sdin_0__and00011:O)                                          | NONE(exu/bypass/shadow_capture_sparc_exu_byp/sdin_0)                     | 1     |
exu/bypass/shadow_capture_sparc_exu_byp/sdin_202__and0000(exu/bypass/shadow_capture_sparc_exu_byp/sdin_202__and00001:O)                                      | NONE(exu/bypass/shadow_capture_sparc_exu_byp/sdin_202)                   | 1     |
exu/bypass/shadow_capture_sparc_exu_byp/sdin_202__and0001(exu/bypass/shadow_capture_sparc_exu_byp/sdin_202__and00011:O)                                      | NONE(exu/bypass/shadow_capture_sparc_exu_byp/sdin_202)                   | 1     |
exu/bypass/shadow_capture_sparc_exu_byp/sdin_404__and0000(exu/bypass/shadow_capture_sparc_exu_byp/sdin_404__and00001:O)                                      | NONE(exu/bypass/shadow_capture_sparc_exu_byp/sdin_404)                   | 1     |
exu/bypass/shadow_capture_sparc_exu_byp/sdin_404__and0001(exu/bypass/shadow_capture_sparc_exu_byp/sdin_404__and00011:O)                                      | NONE(exu/bypass/shadow_capture_sparc_exu_byp/sdin_404)                   | 1     |
exu/div/shadow_capture_sparc_exu_div/sdin_0__and0000(exu/div/shadow_capture_sparc_exu_div/sdin_0__and00001:O)                                                | NONE(exu/div/shadow_capture_sparc_exu_div/sdin_0)                        | 1     |
exu/div/shadow_capture_sparc_exu_div/sdin_0__and0001(exu/div/shadow_capture_sparc_exu_div/sdin_0__and00011:O)                                                | NONE(exu/div/shadow_capture_sparc_exu_div/sdin_0)                        | 1     |
exu/div/shadow_capture_sparc_exu_div/sdin_128__and0000(exu/div/shadow_capture_sparc_exu_div/sdin_128__and00001:O)                                            | NONE(exu/div/shadow_capture_sparc_exu_div/sdin_128)                      | 1     |
exu/div/shadow_capture_sparc_exu_div/sdin_128__and0001(exu/div/shadow_capture_sparc_exu_div/sdin_128__and00011:O)                                            | NONE(exu/div/shadow_capture_sparc_exu_div/sdin_128)                      | 1     |
exu/div/shadow_capture_sparc_exu_div/sdin_256__and0000(exu/div/shadow_capture_sparc_exu_div/sdin_256__and00001:O)                                            | NONE(exu/div/shadow_capture_sparc_exu_div/sdin_256)                      | 1     |
exu/div/shadow_capture_sparc_exu_div/sdin_256__and0001(exu/div/shadow_capture_sparc_exu_div/sdin_256__and00011:O)                                            | NONE(exu/div/shadow_capture_sparc_exu_div/sdin_256)                      | 1     |
exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0__and0000(exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0__and00001:O)                            | NONE(exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0)              | 1     |
exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0__and0001(exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_mux0000<0>21:O)                           | NONE(exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0)              | 1     |
exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0__and0000(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0__and00001:O)                                                | NONE(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0)                        | 1     |
exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0__and0001(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0__and00011:O)                                                | NONE(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0)                        | 1     |
exu/ecc/shadow_capture_sparc_exu_ecc/sdin_118__and0000(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_118__and00001:O)                                            | NONE(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_118)                      | 1     |
exu/ecc/shadow_capture_sparc_exu_ecc/sdin_118__and0001(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_118__and00011:O)                                            | NONE(exu/ecc/shadow_capture_sparc_exu_ecc/sdin_118)                      | 1     |
exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0__and0000(exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0__and00001:O)                                  | NONE(exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0)                 | 1     |
exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0__and0001(exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0__and00011:O)                                  | NONE(exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0)                 | 1     |
exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0__and0000(exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0__and00001:O)            | NONE(exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0)      | 1     |
exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0__and0001(exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0__and00011:O)            | NONE(exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0)      | 1     |
exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0__and0000(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0__and00001:O)                | NONE(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0)        | 1     |
exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0__and0001(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0__and00011:O)                | NONE(exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0)        | 1     |
exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_0__and0000(exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_0__and00001:O)                    | NONE(exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_0)          | 1     |
exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_0__and0001(exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_0__and00011:O)                    | NONE(exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_0)          | 1     |
exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0__and0000(exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0__and00001:O)                    | NONE(exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0)          | 1     |
exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0__and0001(exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0__and00011:O)                    | NONE(exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0)          | 1     |
exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0__and0000(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0__and00001:O)                                                | NONE(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0)                        | 1     |
exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0__and0001(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0__and00011:O)                                                | NONE(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0)                        | 1     |
exu/ecl/shadow_capture_sparc_exu_ecl/sdin_72__and0000(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_72__and00001:O)                                              | NONE(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_72)                       | 1     |
exu/ecl/shadow_capture_sparc_exu_ecl/sdin_72__and0001(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_72__and00011:O)                                              | NONE(exu/ecl/shadow_capture_sparc_exu_ecl/sdin_72)                       | 1     |
exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_0__and0000(exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_0__and00001:O)                      | NONE(exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_0)           | 1     |
exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_0__and0001(exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_0__and00011:O)                      | NONE(exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_0)           | 1     |
exu/irf/shadow_capture_bw_r_irf/sdin_0__and0000(exu/irf/shadow_capture_bw_r_irf/sdin_0__and00001:O)                                                          | NONE(exu/irf/shadow_capture_bw_r_irf/sdin_0)                             | 1     |
exu/irf/shadow_capture_bw_r_irf/sdin_0__and0001(exu/irf/shadow_capture_bw_r_irf/sdin_0__and00011:O)                                                          | NONE(exu/irf/shadow_capture_bw_r_irf/sdin_0)                             | 1     |
exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0__and0000(exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0__and00001:O)                  | NONE(exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0)         | 1     |
exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0__and0001(exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0__and00011:O)                  | NONE(exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0)         | 1     |
exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0__and0000(exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0__and00001:O)                        | NONE(exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0)            | 1     |
exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0__and0001(exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0__and00011:O)                        | NONE(exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0)            | 1     |
exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and0000(exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and00001:O)                      | NONE(exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0)           | 1     |
exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and0001(exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and00011:O)                      | NONE(exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0)           | 1     |
exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0__and0000(exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0__and00001:O)| NONE(exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0)| 1     |
exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0__and0001(exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0__and00011:O)| NONE(exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0)| 1     |
exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0__and0000(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0__and00001:O)                                | NONE(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0)                | 1     |
exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0__and0001(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0__and00011:O)                                | NONE(exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0)                | 1     |
exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and0000(exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and00001:O)                    | NONE(exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0)          | 1     |
exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and0001(exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and00011:O)                    | NONE(exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0)          | 1     |
exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and0000(exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and00001:O)                    | NONE(exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0)          | 1     |
exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and0001(exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0__and00011:O)                    | NONE(exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0)          | 1     |
exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and0000(exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and00001:O)                      | NONE(exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0)           | 1     |
exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and0001(exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0__and00011:O)                      | NONE(exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0)           | 1     |
exu/rml/shadow_capture_sparc_exu_rml/sdin_0__and0000(exu/rml/shadow_capture_sparc_exu_rml/sdin_0__and00001:O)                                                | NONE(exu/rml/shadow_capture_sparc_exu_rml/sdin_0)                        | 1     |
exu/rml/shadow_capture_sparc_exu_rml/sdin_0__and0001(exu/rml/shadow_capture_sparc_exu_rml/sdin_0__and00011:O)                                                | NONE(exu/rml/shadow_capture_sparc_exu_rml/sdin_0)                        | 1     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_0__and0000(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_0__and00001:O)                                                | NONE(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_0)                        | 1     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_0__and0001(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_0__and00011:O)                                                | NONE(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_0)                        | 1     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_168__and0000(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_168__and00001:O)                                            | NONE(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_168)                      | 1     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_168__and0001(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_168__and00011:O)                                            | NONE(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_168)                      | 1     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_84__and0000(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_84__and00001:O)                                              | NONE(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_84)                       | 1     |
ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_84__and0001(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_84__and00011:O)                                              | NONE(ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_84)                       | 1     |
ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0__and0000(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0__and00001:O)                    | NONE(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0)          | 1     |
ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0__and0001(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0__and00011:O)                    | NONE(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0)          | 1     |
ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_87__and0000(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_87__and00001:O)                  | NONE(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_87)         | 1     |
ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_87__and0001(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_87__and00011:O)                  | NONE(ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_87)         | 1     |
ffu/dp/shadow_capture_sparc_ffu_dp/sdin_0__and0000(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_mux0000<0>11:O)                                                   | NONE(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_0)                          | 1     |
ffu/dp/shadow_capture_sparc_ffu_dp/sdin_149__and0000(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_149__and00001:O)                                                | NONE(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_149)                        | 1     |
ffu/dp/shadow_capture_sparc_ffu_dp/sdin_149__and0001(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_149__and00011:O)                                                | NONE(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_149)                        | 1     |
ffu/dp/shadow_capture_sparc_ffu_dp/sdin_298__and0000(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_298__and00001:O)                                                | NONE(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_298)                        | 1     |
ffu/dp/shadow_capture_sparc_ffu_dp/sdin_298__and0001(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_298__and00011:O)                                                | NONE(ffu/dp/shadow_capture_sparc_ffu_dp/sdin_298)                        | 1     |
ffu/frf/shadow_capture_bw_r_frf/sdin_0__and0000(ffu/frf/shadow_capture_bw_r_frf/sdin_0__and00001:O)                                                          | NONE(ffu/frf/shadow_capture_bw_r_frf/sdin_0)                             | 1     |
ffu/frf/shadow_capture_bw_r_frf/sdin_0__and0001(ffu/frf/shadow_capture_bw_r_frf/sdin_0__and00011:O)                                                          | NONE(ffu/frf/shadow_capture_bw_r_frf/sdin_0)                             | 1     |
ifu/dcl/shadow_capture_sparc_ifu_dcl/sdin_0__and0000(ifu/dcl/shadow_capture_sparc_ifu_dcl/sdin_0__and00001:O)                                                | NONE(ifu/dcl/shadow_capture_sparc_ifu_dcl/sdin_0)                        | 1     |
ifu/dcl/shadow_capture_sparc_ifu_dcl/sdin_0__and0001(ifu/dcl/shadow_capture_sparc_ifu_dcl/sdin_0__and00011:O)                                                | NONE(ifu/dcl/shadow_capture_sparc_ifu_dcl/sdin_0)                        | 1     |
ifu/dec/shadow_capture_sparc_ifu_dec/sdin_0__and0000(ifu/dec/shadow_capture_sparc_ifu_dec/sdin_0__and00001:O)                                                | NONE(ifu/dec/shadow_capture_sparc_ifu_dec/sdin_0)                        | 1     |
ifu/dec/shadow_capture_sparc_ifu_dec/sdin_0__and0001(ifu/dec/shadow_capture_sparc_ifu_dec/sdin_0__and00011:O)                                                | NONE(ifu/dec/shadow_capture_sparc_ifu_dec/sdin_0)                        | 1     |
ifu/errctl/shadow_capture_sparc_ifu_errctl/sdin_0__and0000(ifu/errctl/shadow_capture_sparc_ifu_errctl/sdin_0__and00001:O)                                    | NONE(ifu/errctl/shadow_capture_sparc_ifu_errctl/sdin_0)                  | 1     |
ifu/errctl/shadow_capture_sparc_ifu_errctl/sdin_0__and0001(ifu/errctl/shadow_capture_sparc_ifu_errctl/sdin_0__and00011:O)                                    | NONE(ifu/errctl/shadow_capture_sparc_ifu_errctl/sdin_0)                  | 1     |
ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_0__and0000(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_0__and00001:O)                                        | NONE(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_0)                    | 1     |
ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_0__and0001(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_0__and00011:O)                                        | NONE(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_0)                    | 1     |
ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_173__and0000(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_173__and00001:O)                                    | NONE(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_173)                  | 1     |
ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_173__and0001(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_173__and00011:O)                                    | NONE(ifu/errdp/shadow_capture_sparc_ifu_errdp/sdin_173)                  | 1     |
ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_0__and0000(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_0__and00001:O)                                                | NONE(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_0)                        | 1     |
ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_0__and0001(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_0__and00011:O)                                                | NONE(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_0)                        | 1     |
ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_137__and0000(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_137__and00001:O)                                            | NONE(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_137)                      | 1     |
ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_137__and0001(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_137__and00011:O)                                            | NONE(ifu/fcl/shadow_capture_sparc_ifu_fcl/sdin_137)                      | 1     |
ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and0000(ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and00001:O)                          | NONE(ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0)             | 1     |
ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and0001(ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and00011:O)                          | NONE(ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0)             | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0__and0000(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0__and00001:O)                                                | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0)                        | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0__and0001(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0__and00011:O)                                                | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0)                        | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_179__and0000(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_179__and00001:O)                                            | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_179)                      | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_179__and0001(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_179__and00011:O)                                            | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_179)                      | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_358__and0000(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_358__and00001:O)                                            | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_358)                      | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_358__and0001(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_358__and00011:O)                                            | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_358)                      | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_537__and0000(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_537__and00001:O)                                            | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_537)                      | 1     |
ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_537__and0001(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_537__and00011:O)                                            | NONE(ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_537)                      | 1     |
ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0__and0000(ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0__and00001:O)                            | NONE(ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0)              | 1     |
ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0__and0001(ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0__and00011:O)                            | NONE(ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0)              | 1     |
ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0__and0000(ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0__and00001:O)                          | NONE(ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0__and0001(ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0__and00011:O)                          | NONE(ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0__and0000(ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0__and00001:O)                          | NONE(ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0__and0001(ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0__and00011:O)                          | NONE(ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0__and0000(ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0__and00001:O)                          | NONE(ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0__and0001(ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0__and00011:O)                          | NONE(ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0__and0000(ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0__and00001:O)                          | NONE(ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0__and0001(ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0__and00011:O)                          | NONE(ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0)             | 1     |
ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0__and0000(ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0__and00001:O)                | NONE(ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0)        | 1     |
ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0__and0001(ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0__and00011:O)                | NONE(ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0)        | 1     |
ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/sdin_0__and0000(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/sdin_0__and00001:O)                                    | NONE(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/sdin_0)                  | 1     |
ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/sdin_0__and0001(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/sdin_0__and00011:O)                                    | NONE(ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/sdin_0)                  | 1     |
ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and0000(ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and00001:O)                    | NONE(ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0)          | 1     |
ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and0001(ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0__and00011:O)                    | NONE(ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0)          | 1     |
ifu/imd/shadow_capture_sparc_ifu_imd/sdin_0__and0000(ifu/imd/shadow_capture_sparc_ifu_imd/sdin_0__and00001:O)                                                | NONE(ifu/imd/shadow_capture_sparc_ifu_imd/sdin_0)                        | 1     |
ifu/imd/shadow_capture_sparc_ifu_imd/sdin_0__and0001(ifu/imd/shadow_capture_sparc_ifu_imd/sdin_0__and00011:O)                                                | NONE(ifu/imd/shadow_capture_sparc_ifu_imd/sdin_0)                        | 1     |
ifu/invctl/shadow_capture_sparc_ifu_invctl/sdin_0__and0000(ifu/invctl/shadow_capture_sparc_ifu_invctl/sdin_0__and00001:O)                                    | NONE(ifu/invctl/shadow_capture_sparc_ifu_invctl/sdin_0)                  | 1     |
ifu/invctl/shadow_capture_sparc_ifu_invctl/sdin_0__and0001(ifu/invctl/shadow_capture_sparc_ifu_invctl/sdin_0__and00011:O)                                    | NONE(ifu/invctl/shadow_capture_sparc_ifu_invctl/sdin_0)                  | 1     |
ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_0__and0000(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_0__and00001:O)                                        | NONE(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_0)                    | 1     |
ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_0__and0001(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_0__and00011:O)                                        | NONE(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_0)                    | 1     |
ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_156__and0000(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_156__and00001:O)                                    | NONE(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_156)                  | 1     |
ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_156__and0001(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_156__and00011:O)                                    | NONE(ifu/mbist/shadow_capture_sparc_ifu_mbist/sdin_156)                  | 1     |
ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0__and0000(ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0__and00001:O)                                        | NONE(ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0)                    | 1     |
ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0__and0001(ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0__and00011:O)                                        | NONE(ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0)                    | 1     |
ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0__and0000(ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0__and00001:O)                            | NONE(ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0)              | 1     |
ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0__and0001(ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0__and00011:O)                            | NONE(ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0)              | 1     |
ifu/swl/shadow_capture_sparc_ifu_swl/sdin_0__and0000(ifu/swl/shadow_capture_sparc_ifu_swl/sdin_0__and00001:O)                                                | NONE(ifu/swl/shadow_capture_sparc_ifu_swl/sdin_0)                        | 1     |
ifu/swl/shadow_capture_sparc_ifu_swl/sdin_0__and0001(ifu/swl/shadow_capture_sparc_ifu_swl/sdin_0__and00011:O)                                                | NONE(ifu/swl/shadow_capture_sparc_ifu_swl/sdin_0)                        | 1     |
ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0__and0000(ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0__and00001:O)                          | NONE(ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0)             | 1     |
ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0__and0001(ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0__and00011:O)                          | NONE(ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0)             | 1     |
ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0000(ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00001:O)                          | NONE(ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0001(ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00011:O)                          | NONE(ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0000(ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00001:O)                          | NONE(ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0001(ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00011:O)                          | NONE(ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0000(ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00001:O)                          | NONE(ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0001(ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00011:O)                          | NONE(ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0000(ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00001:O)                          | NONE(ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0__and0001(ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0__and00011:O)                          | NONE(ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0)             | 1     |
ifu/wseldp/shadow_capture_sparc_ifu_wseldp/sdin_0__and0000(ifu/wseldp/shadow_capture_sparc_ifu_wseldp/sdin_0__and00001:O)                                    | NONE(ifu/wseldp/shadow_capture_sparc_ifu_wseldp/sdin_0)                  | 1     |
ifu/wseldp/shadow_capture_sparc_ifu_wseldp/sdin_0__and0001(ifu/wseldp/shadow_capture_sparc_ifu_wseldp/sdin_0__and00011:O)                                    | NONE(ifu/wseldp/shadow_capture_sparc_ifu_wseldp/sdin_0)                  | 1     |
lsu/dcdp/shadow_capture_lsu_dcdp/sdin_0__and0000(lsu/dcdp/shadow_capture_lsu_dcdp/sdin_0__and00001:O)                                                        | NONE(lsu/dcdp/shadow_capture_lsu_dcdp/sdin_0)                            | 1     |
lsu/dcdp/shadow_capture_lsu_dcdp/sdin_0__and0001(lsu/dcdp/shadow_capture_lsu_dcdp/sdin_0__and00011:O)                                                        | NONE(lsu/dcdp/shadow_capture_lsu_dcdp/sdin_0)                            | 1     |
lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0__and0000(lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0__and00001:O)                                | NONE(lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0)                | 1     |
lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0__and0001(lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0__and00011:O)                                | NONE(lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0)                | 1     |
lsu/dctl/shadow_capture_lsu_dctl/sdin_0__and0000(lsu/dctl/shadow_capture_lsu_dctl/sdin_0__and00001:O)                                                        | NONE(lsu/dctl/shadow_capture_lsu_dctl/sdin_0)                            | 1     |
lsu/dctl/shadow_capture_lsu_dctl/sdin_0__and0001(lsu/dctl/shadow_capture_lsu_dctl/sdin_0__and00011:O)                                                        | NONE(lsu/dctl/shadow_capture_lsu_dctl/sdin_0)                            | 1     |
lsu/dctl/shadow_capture_lsu_dctl/sdin_222__and0000(lsu/dctl/shadow_capture_lsu_dctl/sdin_222__and00001:O)                                                    | NONE(lsu/dctl/shadow_capture_lsu_dctl/sdin_222)                          | 1     |
lsu/dctl/shadow_capture_lsu_dctl/sdin_222__and0001(lsu/dctl/shadow_capture_lsu_dctl/sdin_222__and00011:O)                                                    | NONE(lsu/dctl/shadow_capture_lsu_dctl/sdin_222)                          | 1     |
lsu/dctl/shadow_capture_lsu_dctl/sdin_444__and0000(lsu/dctl/shadow_capture_lsu_dctl/sdin_444__and00001:O)                                                    | NONE(lsu/dctl/shadow_capture_lsu_dctl/sdin_444)                          | 1     |
lsu/dctl/shadow_capture_lsu_dctl/sdin_444__and0001(lsu/dctl/shadow_capture_lsu_dctl/sdin_444__and00011:O)                                                    | NONE(lsu/dctl/shadow_capture_lsu_dctl/sdin_444)                          | 1     |
lsu/dctldp/shadow_capture_lsu_dctldp/sdin_0__and0000(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_0__and00001:O)                                                | NONE(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_0)                        | 1     |
lsu/dctldp/shadow_capture_lsu_dctldp/sdin_0__and0001(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_0__and00011:O)                                                | NONE(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_0)                        | 1     |
lsu/dctldp/shadow_capture_lsu_dctldp/sdin_478__and0000(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_478__and00001:O)                                            | NONE(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_478)                      | 1     |
lsu/dctldp/shadow_capture_lsu_dctldp/sdin_478__and0001(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_478__and00011:O)                                            | NONE(lsu/dctldp/shadow_capture_lsu_dctldp/sdin_478)                      | 1     |
lsu/excpctl/shadow_capture_lsu_excpctl/sdin_0__and0000(lsu/excpctl/shadow_capture_lsu_excpctl/sdin_0__and00001:O)                                            | NONE(lsu/excpctl/shadow_capture_lsu_excpctl/sdin_0)                      | 1     |
lsu/excpctl/shadow_capture_lsu_excpctl/sdin_0__and0001(lsu/excpctl/shadow_capture_lsu_excpctl/sdin_0__and00011:O)                                            | NONE(lsu/excpctl/shadow_capture_lsu_excpctl/sdin_0)                      | 1     |
lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0000(lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00001:O)              | NONE(lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)       | 1     |
lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0001(lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00011:O)              | NONE(lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)       | 1     |
lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0000(lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00001:O)                    | NONE(lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0001(lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00011:O)                    | NONE(lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0000(lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00001:O)                    | NONE(lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0001(lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00011:O)                    | NONE(lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0000(lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00001:O)                    | NONE(lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0001(lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00011:O)                    | NONE(lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0000(lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00001:O)                    | NONE(lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and0001(lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/sdin_0__and00011:O)                    | NONE(lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/sdin_0)          | 1     |
lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and0000(lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and00001:O)            | NONE(lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0)      | 1     |
lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and0001(lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and00011:O)            | NONE(lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0)      | 1     |
lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and0000(lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and00001:O)        | NONE(lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0)    | 1     |
lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and0001(lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0__and00011:O)        | NONE(lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0)    | 1     |
lsu/qctl1/shadow_capture_lsu_qctl1/sdin_0__and0000(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_0__and00001:O)                                                    | NONE(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_0)                          | 1     |
lsu/qctl1/shadow_capture_lsu_qctl1/sdin_0__and0001(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_0__and00011:O)                                                    | NONE(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_0)                          | 1     |
lsu/qctl1/shadow_capture_lsu_qctl1/sdin_167__and0000(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_167__and00001:O)                                                | NONE(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_167)                        | 1     |
lsu/qctl1/shadow_capture_lsu_qctl1/sdin_167__and0001(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_167__and00011:O)                                                | NONE(lsu/qctl1/shadow_capture_lsu_qctl1/sdin_167)                        | 1     |
lsu/qctl2/shadow_capture_lsu_qctl2/sdin_0__and0000(lsu/qctl2/shadow_capture_lsu_qctl2/sdin_0__and00001:O)                                                    | NONE(lsu/qctl2/shadow_capture_lsu_qctl2/sdin_0)                          | 1     |
lsu/qctl2/shadow_capture_lsu_qctl2/sdin_0__and0001(lsu/qctl2/shadow_capture_lsu_qctl2/sdin_0__and00011:O)                                                    | NONE(lsu/qctl2/shadow_capture_lsu_qctl2/sdin_0)                          | 1     |
lsu/qdp1/shadow_capture_lsu_qdp1/sdin_0__and0000(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_0__and00001:O)                                                        | NONE(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_0)                            | 1     |
lsu/qdp1/shadow_capture_lsu_qdp1/sdin_0__and0001(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_0__and00011:O)                                                        | NONE(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_0)                            | 1     |
lsu/qdp1/shadow_capture_lsu_qdp1/sdin_243__and0000(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_243__and00001:O)                                                    | NONE(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_243)                          | 1     |
lsu/qdp1/shadow_capture_lsu_qdp1/sdin_243__and0001(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_243__and00011:O)                                                    | NONE(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_243)                          | 1     |
lsu/qdp1/shadow_capture_lsu_qdp1/sdin_486__and0000(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_486__and00001:O)                                                    | NONE(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_486)                          | 1     |
lsu/qdp1/shadow_capture_lsu_qdp1/sdin_486__and0001(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_486__and00011:O)                                                    | NONE(lsu/qdp1/shadow_capture_lsu_qdp1/sdin_486)                          | 1     |
lsu/qdp2/shadow_capture_lsu_qdp2/sdin_0__and0000(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_0__and00001:O)                                                        | NONE(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_0)                            | 1     |
lsu/qdp2/shadow_capture_lsu_qdp2/sdin_0__and0001(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_0__and00011:O)                                                        | NONE(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_0)                            | 1     |
lsu/qdp2/shadow_capture_lsu_qdp2/sdin_192__and0000(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_192__and00001:O)                                                    | NONE(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_192)                          | 1     |
lsu/qdp2/shadow_capture_lsu_qdp2/sdin_192__and0001(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_192__and00011:O)                                                    | NONE(lsu/qdp2/shadow_capture_lsu_qdp2/sdin_192)                          | 1     |
lsu/stb_data/shadow_capture_bw_r_rf32x80/sdin_0__and0000(lsu/stb_data/shadow_capture_bw_r_rf32x80/sdin_0__and00001:O)                                        | NONE(lsu/stb_data/shadow_capture_bw_r_rf32x80/sdin_0)                    | 1     |
lsu/stb_data/shadow_capture_bw_r_rf32x80/sdin_0__and0001(lsu/stb_data/shadow_capture_bw_r_rf32x80/sdin_0__and00011:O)                                        | NONE(lsu/stb_data/shadow_capture_bw_r_rf32x80/sdin_0)                    | 1     |
spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0__and0000(spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0__and00001:O)                        | NONE(spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0)            | 1     |
spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0__and0001(spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0__and00011:O)                        | NONE(spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0)            | 1     |
spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/sdin_0__and0000(spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/sdin_0__and00001:O)                        | NONE(spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/sdin_0)            | 1     |
spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/sdin_0__and0001(spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/sdin_0__and00011:O)                        | NONE(spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/sdin_0)            | 1     |
spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_0__and0000(spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_mux0000<0>11:O)                           | NONE(spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_0)              | 1     |
spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/sdin_0__and0000(spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/sdin_0__and00001:O)                            | NONE(spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/sdin_0)              | 1     |
spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/sdin_0__and0001(spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/sdin_0__and00011:O)                            | NONE(spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/sdin_0)              | 1     |
spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0__and0000(spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0__and00001:O)                                | NONE(spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0)                | 1     |
spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0__and0001(spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0__and00011:O)                                | NONE(spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0)                | 1     |
spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/sdin_0__and0000(spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/sdin_0__and00001:O)                            | NONE(spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/sdin_0)              | 1     |
spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/sdin_0__and0001(spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/sdin_0__and00011:O)                            | NONE(spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/sdin_0)              | 1     |
spu/spu_ctl/spu_mared/shadow_capture_spu_mared/sdin_0__and0000(spu/spu_ctl/spu_mared/shadow_capture_spu_mared/sdin_0__and00001:O)                            | NONE(spu/spu_ctl/spu_mared/shadow_capture_spu_mared/sdin_0)              | 1     |
spu/spu_ctl/spu_mared/shadow_capture_spu_mared/sdin_0__and0001(spu/spu_ctl/spu_mared/shadow_capture_spu_mared/sdin_0__and00011:O)                            | NONE(spu/spu_ctl/spu_mared/shadow_capture_spu_mared/sdin_0)              | 1     |
spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_0__and0000(spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_mux0000<0>11:O)                               | NONE(spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_0)                | 1     |
spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_0__and0000(spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_mux0000<0>11:O)                                   | NONE(spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_0)                  | 1     |
spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0__and0000(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0__and00001:O)                                    | NONE(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0)                  | 1     |
spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0__and0001(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0__and00011:O)                                    | NONE(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0)                  | 1     |
spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_196__and0000(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_196__and00001:O)                                | NONE(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_196)                | 1     |
spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_196__and0001(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_196__and00011:O)                                | NONE(spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_196)                | 1     |
spu/spu_madp/shadow_capture_spu_madp/sdin_0__and0000(spu/spu_madp/shadow_capture_spu_madp/sdin_0__and00001:O)                                                | NONE(spu/spu_madp/shadow_capture_spu_madp/sdin_0)                        | 1     |
spu/spu_madp/shadow_capture_spu_madp/sdin_0__and0001(spu/spu_madp/shadow_capture_spu_madp/sdin_0__and00011:O)                                                | NONE(spu/spu_madp/shadow_capture_spu_madp/sdin_0)                        | 1     |
spu/spu_madp/shadow_capture_spu_madp/sdin_420__and0000(spu/spu_madp/shadow_capture_spu_madp/sdin_420__and00001:O)                                            | NONE(spu/spu_madp/shadow_capture_spu_madp/sdin_420)                      | 1     |
spu/spu_madp/shadow_capture_spu_madp/sdin_420__and0001(spu/spu_madp/shadow_capture_spu_madp/sdin_420__and00011:O)                                            | NONE(spu/spu_madp/shadow_capture_spu_madp/sdin_420)                      | 1     |
spu/spu_madp/shadow_capture_spu_madp/sdin_630__and0000(spu/spu_madp/shadow_capture_spu_madp/sdin_630__and00001:O)                                            | NONE(spu/spu_madp/shadow_capture_spu_madp/sdin_630)                      | 1     |
spu/spu_madp/shadow_capture_spu_madp/sdin_630__and0001(spu/spu_madp/shadow_capture_spu_madp/sdin_630__and00011:O)                                            | NONE(spu/spu_madp/shadow_capture_spu_madp/sdin_630)                      | 1     |
tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0__and0000(tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0__and00001:O)              | NONE(tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0)       | 1     |
tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0__and0001(tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0__and00011:O)              | NONE(tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0)       | 1     |
tlu/intctl/shadow_capture_sparc_tlu_intctl/sdin_0__and0000(tlu/intctl/shadow_capture_sparc_tlu_intctl/sdin_0__and00001:O)                                    | NONE(tlu/intctl/shadow_capture_sparc_tlu_intctl/sdin_0)                  | 1     |
tlu/intctl/shadow_capture_sparc_tlu_intctl/sdin_0__and0001(tlu/intctl/shadow_capture_sparc_tlu_intctl/sdin_0__and00011:O)                                    | NONE(tlu/intctl/shadow_capture_sparc_tlu_intctl/sdin_0)                  | 1     |
tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_0__and0000(tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_0__and00001:O)                                        | NONE(tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_0)                    | 1     |
tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_0__and0001(tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_0__and00011:O)                                        | NONE(tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_0)                    | 1     |
tlu/misctl/shadow_capture_tlu_misctl/sdin_0__and0000(tlu/misctl/shadow_capture_tlu_misctl/sdin_0__and00001:O)                                                | NONE(tlu/misctl/shadow_capture_tlu_misctl/sdin_0)                        | 1     |
tlu/misctl/shadow_capture_tlu_misctl/sdin_0__and0001(tlu/misctl/shadow_capture_tlu_misctl/sdin_0__and00011:O)                                                | NONE(tlu/misctl/shadow_capture_tlu_misctl/sdin_0)                        | 1     |
tlu/misctl/shadow_capture_tlu_misctl/sdin_175__and0000(tlu/misctl/shadow_capture_tlu_misctl/sdin_175__and00001:O)                                            | NONE(tlu/misctl/shadow_capture_tlu_misctl/sdin_175)                      | 1     |
tlu/misctl/shadow_capture_tlu_misctl/sdin_175__and0001(tlu/misctl/shadow_capture_tlu_misctl/sdin_175__and00011:O)                                            | NONE(tlu/misctl/shadow_capture_tlu_misctl/sdin_175)                      | 1     |
tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_0__and0000(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_0__and00001:O)                                            | NONE(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_0)                      | 1     |
tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_0__and0001(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_0__and00011:O)                                            | NONE(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_0)                      | 1     |
tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_135__and0000(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_135__and00001:O)                                        | NONE(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_135)                    | 1     |
tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_135__and0001(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_135__and00011:O)                                        | NONE(tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/sdin_135)                    | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_0__and0000(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_0__and00001:O)                                                | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_0)                        | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_0__and0001(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_0__and00011:O)                                                | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_0)                        | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_228__and0000(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_228__and00001:O)                                            | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_228)                      | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_228__and0001(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_228__and00011:O)                                            | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_228)                      | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_456__and0000(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_456__and00001:O)                                            | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_456)                      | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_456__and0001(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_456__and00011:O)                                            | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_456)                      | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_684__and0000(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_684__and00001:O)                                            | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_684)                      | 1     |
tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_684__and0001(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_684__and00011:O)                                            | NONE(tlu/mmu_dp/shadow_capture_tlu_mmu_dp/sdin_684)                      | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_0__and0000(tlu/tdp/shadow_capture_tlu_tdp/sdin_0__and00001:O)                                                            | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_0)                              | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_0__and0001(tlu/tdp/shadow_capture_tlu_tdp/sdin_0__and00011:O)                                                            | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_0)                              | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_192__and0000(tlu/tdp/shadow_capture_tlu_tdp/sdin_192__and00001:O)                                                        | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_192)                            | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_192__and0001(tlu/tdp/shadow_capture_tlu_tdp/sdin_192__and00011:O)                                                        | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_192)                            | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_384__and0000(tlu/tdp/shadow_capture_tlu_tdp/sdin_384__and00001:O)                                                        | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_384)                            | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_384__and0001(tlu/tdp/shadow_capture_tlu_tdp/sdin_384__and00011:O)                                                        | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_384)                            | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_576__and0000(tlu/tdp/shadow_capture_tlu_tdp/sdin_576__and00001:O)                                                        | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_576)                            | 1     |
tlu/tdp/shadow_capture_tlu_tdp/sdin_576__and0001(tlu/tdp/shadow_capture_tlu_tdp/sdin_576__and00011:O)                                                        | NONE(tlu/tdp/shadow_capture_tlu_tdp/sdin_576)                            | 1     |
tlu/tlu_hyperv/shadow_capture_tlu_hyperv/sdin_0__and0000(tlu/tlu_hyperv/shadow_capture_tlu_hyperv/sdin_0__and00001:O)                                        | NONE(tlu/tlu_hyperv/shadow_capture_tlu_hyperv/sdin_0)                    | 1     |
tlu/tlu_hyperv/shadow_capture_tlu_hyperv/sdin_0__and0001(tlu/tlu_hyperv/shadow_capture_tlu_hyperv/sdin_0__and00011:O)                                        | NONE(tlu/tlu_hyperv/shadow_capture_tlu_hyperv/sdin_0)                    | 1     |
tlu/tlu_pib/shadow_capture_tlu_pib/sdin_0__and0000(tlu/tlu_pib/shadow_capture_tlu_pib/sdin_0__and00001:O)                                                    | NONE(tlu/tlu_pib/shadow_capture_tlu_pib/sdin_0)                          | 1     |
tlu/tlu_pib/shadow_capture_tlu_pib/sdin_0__and0001(tlu/tlu_pib/shadow_capture_tlu_pib/sdin_0__and00011:O)                                                    | NONE(tlu/tlu_pib/shadow_capture_tlu_pib/sdin_0)                          | 1     |
tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/sdin_0__and0000(tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/sdin_0__and00001:O)                                        | NONE(tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/sdin_0)                    | 1     |
tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/sdin_0__and0001(tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/sdin_0__and00011:O)                                        | NONE(tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/sdin_0)                    | 1     |
tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0__and0000(tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0__and00001:O)                                                | NONE(tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0)                        | 1     |
tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0__and0001(tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0__and00011:O)                                                | NONE(tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0)                        | 1     |
tlu/tsa1/shadow_capture_bw_r_rf32x80/sdin_0__and0000(tlu/tsa1/shadow_capture_bw_r_rf32x80/sdin_0__and00001:O)                                                | NONE(tlu/tsa1/shadow_capture_bw_r_rf32x80/sdin_0)                        | 1     |
tlu/tsa1/shadow_capture_bw_r_rf32x80/sdin_0__and0001(tlu/tsa1/shadow_capture_bw_r_rf32x80/sdin_0__and00011:O)                                                | NONE(tlu/tsa1/shadow_capture_bw_r_rf32x80/sdin_0)                        | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.944ns (Maximum Frequency: 91.374MHz)
   Minimum input arrival time before clock: 7.566ns
   Maximum output required time after clock: 11.566ns
   Maximum combinational path delay: 11.012ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gclk'
  Clock period: 10.944ns (frequency: 91.374MHz)
  Total number of paths / destination ports: 8343258 / 49193
-------------------------------------------------------------------------
Delay:               5.472ns (Levels of Logic = 11)
  Source:            lsu/dtlb/cam_data_2 (FF)
  Destination:       lsu/dtlb/bw_r_tlb_data_ram/Mram_tte_data_ram (RAM)
  Source Clock:      gclk rising
  Destination Clock: gclk falling

  Data Path: lsu/dtlb/cam_data_2 to lsu/dtlb/bw_r_tlb_data_ram/Mram_tte_data_ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.471   1.107  lsu/dtlb/cam_data_2 (lsu/dtlb/cam_data_2)
     LUT6:I0->O            1   0.094   0.000  lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_lut<0> (lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_lut<0>)
     MUXCY:S->O            1   0.372   0.000  lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<0> (lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<1> (lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<2> (lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<3> (lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<3>)
     MUXCY:CI->O           1   0.254   0.576  lsu/dtlb/bw_r_tlb_tag_ram/Mcompar_mismatch_2_cmp_ne0004_cy<4> (lsu/dtlb/bw_r_tlb_tag_ram/mismatch_2_cmp_ne0004)
     LUT4:I2->O            2   0.094   0.485  lsu/dtlb/bw_r_tlb_tag_ram/cam_hit_2_or0000195 (lsu/dtlb/bw_r_tlb_tag_ram/cam_hit_2_or0000195)
     LUT6:I5->O            3   0.094   0.491  lsu/dtlb/bw_r_tlb_tag_ram/cam_hit_2_or0000539 (lsu/dtlb/mismatch<2>)
     LUT6:I5->O            1   0.094   0.576  lsu/dtlb/cam_hit_encoded<0>_SW0 (lsu/dtlb/N13)
     LUT6:I4->O            1   0.094   0.000  lsu/dtlb/bw_r_tlb_data_ram/rd_addr<0>111 (lsu/dtlb/bw_r_tlb_data_ram/rd_addr<0>11)
     MUXF7:I0->O           2   0.251   0.341  lsu/dtlb/bw_r_tlb_data_ram/rd_addr<0>11_f7 (lsu/dtlb/bw_r_tlb_data_ram/rd_addr<0>)
     RAMB36SDP_EXP:RDADDRL6        0.000          lsu/dtlb/bw_r_tlb_data_ram/Mram_tte_data_ram
    ----------------------------------------
    Total                      5.472ns (1.896ns logic, 3.576ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sh_clk'
  Clock period: 6.438ns (frequency: 155.328MHz)
  Total number of paths / destination ports: 47123 / 1925
-------------------------------------------------------------------------
Delay:               6.438ns (Levels of Logic = 9)
  Source:            spu/shadow_capture_spu/c_arb/cin_selection/q_2 (FF)
  Destination:       spu/shadow_capture_spu/c_arb/cin_selection/q_0 (FF)
  Source Clock:      sh_clk rising
  Destination Clock: sh_clk rising

  Data Path: spu/shadow_capture_spu/c_arb/cin_selection/q_2 to spu/shadow_capture_spu/c_arb/cin_selection/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.471   0.620  spu/shadow_capture_spu/c_arb/cin_selection/q_2 (spu/shadow_capture_spu/c_arb/cin_selection/q_2)
     LUT2:I0->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd_lut<2> (spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd_lut<2>)
     MUXCY:S->O            1   0.372   0.000  spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd_cy<2> (spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd_cy<2>)
     XORCY:CI->O           1   0.357   0.480  spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd_xor<3> (spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd_3)
     LUT2:I1->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd1_lut<3> (spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd1_lut<3>)
     MUXCY:S->O            1   0.372   0.000  spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd1_cy<3> (spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd1_cy<3>)
     XORCY:CI->O           2   0.357   0.715  spu/shadow_capture_spu/c_arb/Mmult_COND_3451_mult0000_Madd1_xor<4> (spu/shadow_capture_spu/c_arb/Madd_cout_1_addsub00018)
     LUT3:I0->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<1>LogicTrst2_SW0 (spu/shadow_capture_spu/c_arb/N39)
     LUT6:I5->O           17   0.094   1.157  spu/shadow_capture_spu/c_arb/cout<1>LogicTrst2 (spu/shadow_capture_spu/c_arb/N10)
     LUT6:I0->O            8   0.094   0.374  spu/shadow_capture_spu/c_arb/cin_block_done1 (spu/shadow_capture_spu/c_arb/cin_block_done)
     FDRE:CE                   0.213          spu/shadow_capture_spu/c_arb/cin_selection/q_0
    ----------------------------------------
    Total                      6.438ns (2.612ns logic, 3.826ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_issued (FF)
  Destination:       spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete (FF)
  Source Clock:      spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk rising
  Destination Clock: spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk rising

  Data Path: spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_issued to spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_issued (spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (FF)
  Destination:       tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete (FF)
  Source Clock:      tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising
  Destination Clock: tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued to tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued)
     FDRS:S                    0.573          tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (FF)
  Destination:       tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete (FF)
  Source Clock:      tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising
  Destination Clock: tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued to tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued)
     FDRS:S                    0.573          tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (FF)
  Destination:       tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete (FF)
  Source Clock:      tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising
  Destination Clock: tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued to tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued)
     FDRS:S                    0.573          tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_issued (FF)
  Destination:       exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_complete (FF)
  Source Clock:      exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk rising
  Destination Clock: exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk rising

  Data Path: exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_issued to exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_issued (exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_issued)
     FDRS:S                    0.573          exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_issued (FF)
  Destination:       exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_complete (FF)
  Source Clock:      exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk rising
  Destination Clock: exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk rising

  Data Path: exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_issued to exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_issued (exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_issued)
     FDRS:S                    0.573          exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_issued (FF)
  Destination:       exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_complete (FF)
  Source Clock:      exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk rising
  Destination Clock: exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk rising

  Data Path: exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_issued to exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_issued (exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_issued (FF)
  Destination:       tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_complete (FF)
  Source Clock:      tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk rising
  Destination Clock: tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk rising

  Data Path: tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_issued to tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_issued (tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_issued)
     FDRS:S                    0.573          tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_issued (FF)
  Destination:       tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_complete (FF)
  Source Clock:      tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk rising
  Destination Clock: tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk rising

  Data Path: tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_issued to tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_issued (tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_issued)
     FDRS:S                    0.573          tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_issued (FF)
  Destination:       tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_complete (FF)
  Source Clock:      tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk rising
  Destination Clock: tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk rising

  Data Path: tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_issued to tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_issued (tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_issued)
     FDRS:S                    0.573          tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_issued (FF)
  Destination:       tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_complete (FF)
  Source Clock:      tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk rising
  Destination Clock: tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk rising

  Data Path: tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_issued to tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_issued (tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_issued)
     FDRS:S                    0.573          tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_issued (FF)
  Destination:       tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_complete (FF)
  Source Clock:      tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk rising
  Destination Clock: tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk rising

  Data Path: tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_issued to tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_issued (tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_issued)
     FDRS:S                    0.573          tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_issued (FF)
  Destination:       tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_complete (FF)
  Source Clock:      tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk rising
  Destination Clock: tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk rising

  Data Path: tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_issued to tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_issued (tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_issued)
     FDRS:S                    0.573          tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_issued (FF)
  Destination:       tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_complete (FF)
  Source Clock:      tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk rising
  Destination Clock: tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk rising

  Data Path: tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_issued to tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_issued (tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_issued)
     FDRS:S                    0.573          tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_issued (FF)
  Destination:       spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_complete (FF)
  Source Clock:      spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk rising
  Destination Clock: spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk rising

  Data Path: spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_issued to spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_issued (spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_issued to spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_issued (spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_issued to spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_issued (spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued to spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued (spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_issued to spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_issued (spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_issued to spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_issued (spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued to spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued (spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_issued to spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_issued (spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued to spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued (spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_issued (FF)
  Destination:       spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_complete (FF)
  Source Clock:      spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk rising
  Destination Clock: spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_issued to spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_issued (spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_issued)
     FDRS:S                    0.573          spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_issued (FF)
  Destination:       ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_complete (FF)
  Source Clock:      ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk rising
  Destination Clock: ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk rising

  Data Path: ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_issued to ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_issued (ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_issued)
     FDRS:S                    0.573          ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_issued (FF)
  Destination:       ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_complete (FF)
  Source Clock:      ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk rising
  Destination Clock: ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk rising

  Data Path: ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_issued to ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_issued (ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_issued)
     FDRS:S                    0.573          ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_issued (FF)
  Destination:       exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete (FF)
  Source Clock:      exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk rising
  Destination Clock: exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk rising

  Data Path: exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_issued to exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_issued (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_issued)
     FDRS:S                    0.573          exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_issued (FF)
  Destination:       exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_complete (FF)
  Source Clock:      exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk rising
  Destination Clock: exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk rising

  Data Path: exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_issued to exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_issued (exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_issued)
     FDRS:S                    0.573          exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_issued (FF)
  Destination:       exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_complete (FF)
  Source Clock:      exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk rising
  Destination Clock: exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk rising

  Data Path: exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_issued to exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_issued (exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_issued)
     FDRS:S                    0.573          exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_issued (FF)
  Destination:       exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_complete (FF)
  Source Clock:      exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk rising
  Destination Clock: exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk rising

  Data Path: exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_issued to exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_issued (exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_issued)
     FDRS:S                    0.573          exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued (FF)
  Destination:       tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete (FF)
  Source Clock:      tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising
  Destination Clock: tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued to tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued (tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued)
     FDRS:S                    0.573          tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued (FF)
  Destination:       tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_complete (FF)
  Source Clock:      tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising
  Destination Clock: tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising

  Data Path: tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued to tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_issued)
     FDRS:S                    0.573          tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/load_issued (FF)
  Destination:       ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/load_complete (FF)
  Source Clock:      ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk rising
  Destination Clock: ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk rising

  Data Path: ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/load_issued to ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/load_issued (ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/load_issued)
     FDRS:S                    0.573          ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_issued (FF)
  Destination:       ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_complete (FF)
  Source Clock:      ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk rising
  Destination Clock: ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk rising

  Data Path: ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_issued to ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_issued (ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_issued)
     FDRS:S                    0.573          ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk rising

  Data Path: ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/load_issued to ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/load_issued (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued to ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued to ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued to ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued to ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued (ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued (FF)
  Destination:       ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete (FF)
  Source Clock:      ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising
  Destination Clock: ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued to ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued (ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued)
     FDRS:S                    0.573          ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/load_issued (FF)
  Destination:       ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/load_complete (FF)
  Source Clock:      ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk rising
  Destination Clock: ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk rising

  Data Path: ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/load_issued to ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/load_issued (ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/load_issued)
     FDRS:S                    0.573          ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/load_issued (FF)
  Destination:       ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/load_complete (FF)
  Source Clock:      ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk rising
  Destination Clock: ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk rising

  Data Path: ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/load_issued to ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/load_issued (ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/load_issued)
     FDRS:S                    0.573          ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_issued (FF)
  Destination:       ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_complete (FF)
  Source Clock:      ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk rising
  Destination Clock: ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk rising

  Data Path: ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_issued to ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_issued (ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_issued)
     FDRS:S                    0.573          ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_issued (FF)
  Destination:       ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_complete (FF)
  Source Clock:      ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk rising
  Destination Clock: ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk rising

  Data Path: ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_issued to ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_issued (ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_issued)
     FDRS:S                    0.573          ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/load_issued (FF)
  Destination:       ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/load_complete (FF)
  Source Clock:      ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk rising
  Destination Clock: ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk rising

  Data Path: ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/load_issued to ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/load_issued (ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/load_issued)
     FDRS:S                    0.573          ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/load_issued (FF)
  Destination:       ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/load_complete (FF)
  Source Clock:      ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk rising
  Destination Clock: ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk rising

  Data Path: ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/load_issued to ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/load_issued (ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/load_issued)
     FDRS:S                    0.573          ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/load_issued (FF)
  Destination:       ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/load_complete (FF)
  Source Clock:      ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk rising
  Destination Clock: ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk rising

  Data Path: ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/load_issued to ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/load_issued (ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/load_issued)
     FDRS:S                    0.573          ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/load_issued (FF)
  Destination:       ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/load_complete (FF)
  Source Clock:      ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk rising
  Destination Clock: ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk rising

  Data Path: ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/load_issued to ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/load_issued (ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/load_issued)
     FDRS:S                    0.573          ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/load_issued (FF)
  Destination:       ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/load_complete (FF)
  Source Clock:      ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk rising
  Destination Clock: ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk rising

  Data Path: ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/load_issued to ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/load_issued (ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/load_issued)
     FDRS:S                    0.573          ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/load_issued (FF)
  Destination:       ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/load_complete (FF)
  Source Clock:      ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk rising
  Destination Clock: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk rising

  Data Path: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/load_issued to ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/load_issued (ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/load_issued)
     FDRS:S                    0.573          ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/load_issued (FF)
  Destination:       ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/load_complete (FF)
  Source Clock:      ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk rising
  Destination Clock: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk rising

  Data Path: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/load_issued to ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/load_issued (ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/load_issued)
     FDRS:S                    0.573          ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/load_issued (FF)
  Destination:       ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/load_complete (FF)
  Source Clock:      ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk rising
  Destination Clock: ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk rising

  Data Path: ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/load_issued to ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/load_issued (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/load_issued)
     FDRS:S                    0.573          ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/load_issued (FF)
  Destination:       ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/load_complete (FF)
  Source Clock:      ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk rising
  Destination Clock: ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk rising

  Data Path: ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/load_issued to ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/load_issued (ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/load_issued)
     FDRS:S                    0.573          ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_issued (FF)
  Destination:       ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_complete (FF)
  Source Clock:      ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk rising
  Destination Clock: ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk rising

  Data Path: ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_issued to ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_issued (ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_issued)
     FDRS:S                    0.573          ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_issued (FF)
  Destination:       ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_complete (FF)
  Source Clock:      ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/op_clk rising
  Destination Clock: ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/op_clk rising

  Data Path: ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_issued to ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_issued (ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_issued)
     FDRS:S                    0.573          ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_issued (FF)
  Destination:       ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_complete (FF)
  Source Clock:      ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk rising
  Destination Clock: ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk rising

  Data Path: ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_issued to ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_issued (ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_issued)
     FDRS:S                    0.573          ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (FF)
  Destination:       lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete (FF)
  Source Clock:      lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising
  Destination Clock: lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued to lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued (lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_issued)
     FDRS:S                    0.573          lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_issued (FF)
  Destination:       lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_complete (FF)
  Source Clock:      lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk rising
  Destination Clock: lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk rising

  Data Path: lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_issued to lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_issued (lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_issued)
     FDRS:S                    0.573          lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk rising

  Data Path: lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_issued to lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_issued (lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued to lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued (lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued (FF)
  Destination:       lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising
  Destination Clock: lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued to lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued (lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_issued (FF)
  Destination:       lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_complete (FF)
  Source Clock:      lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk rising
  Destination Clock: lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk rising

  Data Path: lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_issued to lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_issued (lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_issued (FF)
  Destination:       lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_complete (FF)
  Source Clock:      lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk rising
  Destination Clock: lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk rising

  Data Path: lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_issued to lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_issued (lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (FF)
  Destination:       lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete (FF)
  Source Clock:      lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising
  Destination Clock: lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued to lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued (lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_issued)
     FDRS:S                    0.573          lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_issued (FF)
  Destination:       lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_complete (FF)
  Source Clock:      lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk rising
  Destination Clock: lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk rising

  Data Path: lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_issued to lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_issued (lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_issued)
     FDRS:S                    0.573          lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_issued (FF)
  Destination:       lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_complete (FF)
  Source Clock:      lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk rising
  Destination Clock: lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk rising

  Data Path: lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_issued to lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_issued (lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_issued)
     FDRS:S                    0.573          lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_issued (FF)
  Destination:       lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_complete (FF)
  Source Clock:      lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk rising
  Destination Clock: lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk rising

  Data Path: lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_issued to lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_issued (lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_issued)
     FDRS:S                    0.573          lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_issued (FF)
  Destination:       lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_complete (FF)
  Source Clock:      lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk rising
  Destination Clock: lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk rising

  Data Path: lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_issued to lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_issued (lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_issued)
     FDRS:S                    0.573          lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued (FF)
  Destination:       exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete (FF)
  Source Clock:      exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising
  Destination Clock: exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued to exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued (exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/load_issued (FF)
  Destination:       exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/load_complete (FF)
  Source Clock:      exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk rising
  Destination Clock: exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk rising

  Data Path: exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/load_issued to exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/load_issued (exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/load_issued (FF)
  Destination:       exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/load_complete (FF)
  Source Clock:      exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk rising
  Destination Clock: exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk rising

  Data Path: exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/load_issued to exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/load_issued (exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/load_issued (FF)
  Destination:       exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/load_complete (FF)
  Source Clock:      exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk rising
  Destination Clock: exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk rising

  Data Path: exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/load_issued to exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/load_issued (exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/load_issued (FF)
  Destination:       exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/load_complete (FF)
  Source Clock:      exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk rising
  Destination Clock: exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk rising

  Data Path: exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/load_issued to exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/load_issued (exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/load_issued (FF)
  Destination:       exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/load_complete (FF)
  Source Clock:      exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk rising
  Destination Clock: exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk rising

  Data Path: exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/load_issued to exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/load_issued (exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_issued (FF)
  Destination:       exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_complete (FF)
  Source Clock:      exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk rising
  Destination Clock: exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk rising

  Data Path: exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_issued to exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_issued (exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_issued)
     FDRS:S                    0.573          exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued (FF)
  Destination:       exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete (FF)
  Source Clock:      exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising
  Destination Clock: exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued to exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued (exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/load_issued (FF)
  Destination:       exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/load_complete (FF)
  Source Clock:      exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk rising
  Destination Clock: exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk rising

  Data Path: exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/load_issued to exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/load_issued (exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_issued (FF)
  Destination:       exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_complete (FF)
  Source Clock:      exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk rising
  Destination Clock: exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk rising

  Data Path: exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_issued to exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_issued (exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (FF)
  Destination:       exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete (FF)
  Source Clock:      exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising
  Destination Clock: exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued to exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued (exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_issued)
     FDRS:S                    0.573          exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/load_complete
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gclk'
  Total number of paths / destination ports: 201776 / 19010
-------------------------------------------------------------------------
Offset:              7.566ns (Levels of Logic = 6)
  Source:            ctu_tst_pre_grst_l (PAD)
  Destination:       tlu/tdp/dff_tlu_exu_rsr_data_m/q_6 (FF)
  Destination Clock: gclk rising

  Data Path: ctu_tst_pre_grst_l to tlu/tdp/dff_tlu_exu_rsr_data_m/q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O          868   0.094   1.187  test_stub/scan_ctls/mux_drive_disable1 (mux_drive_disable)
     LUT6:I1->O          110   0.094   1.211  tlu/tcl/local_rdpr_mx5_sel_2_and00001 (tlu/tlu_rdpr_mx5_sel<1>)
     LUT6:I0->O           19   0.094   1.072  tlu/tcl/tlu_rdpr_mx7_sel_1_and00001 (tlu/tlu_rdpr_mx7_sel<1>)
     LUT6:I1->O           39   0.094   1.198  tlu/tdp/rdpr_mx7/dout_cmp_eq00001 (tlu/tdp/rdpr_mx7/dout_cmp_eq0000)
     LUT6:I0->O            1   0.094   0.973  tlu/tdp/rdpr_mx7/dout<7>45_SW1 (N4518)
     LUT6:I1->O            1   0.094   0.336  tlu/tdp/rdpr_mx7/dout<7>45 (tlu/tdp/rdpr_mx7/dout<7>45)
     FDS:S                     0.573          tlu/tdp/dff_tlu_exu_rsr_data_m/q_7
    ----------------------------------------
    Total                      7.566ns (1.590ns logic, 5.976ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sh_clk'
  Total number of paths / destination ports: 7541 / 2104
-------------------------------------------------------------------------
Offset:              5.395ns (Levels of Logic = 7)
  Source:            sh_rst (PAD)
  Destination:       ifu/shadow_capture_sparc_ifu/capture_issued_state/q_0 (FF)
  Destination Clock: sh_clk rising

  Data Path: sh_rst to ifu/shadow_capture_sparc_ifu/capture_issued_state/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            5   0.094   0.598  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_outLogicTrst11 (ifu/swl/inst_ch_out_done<0>)
     LUT6:I4->O            2   0.094   0.485  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/Mmux__COND_1531_SW4 (N2982)
     LUT5:I4->O            2   0.094   0.485  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/Mmux__COND_1531 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/_COND_153)
     LUT3:I2->O           14   0.094   1.044  ifu/swl/shadow_capture_sparc_ifu_swl/chains_out_done_0_and00001 (ifu/inst_ch_out_done<17>)
     LUT6:I1->O           24   0.094   0.602  ifu/shadow_capture_sparc_ifu/dump_done149 (ifu/shadow_capture_sparc_ifu/chains_out_vld_and0001)
     LUT4:I3->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/next_capture_issued1 (ifu/shadow_capture_sparc_ifu/next_capture_issued)
     FDR:D                    -0.018          ifu/shadow_capture_sparc_ifu/capture_issued_state/q_0
    ----------------------------------------
    Total                      5.395ns (0.898ns logic, 4.497ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.568ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0 (FF)
  Destination Clock: spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/dump_cmd<0>_SW0 (spu/shadow_capture_spu/c_arb/N2)
     LUT6:I5->O            7   0.094   0.609  spu/shadow_capture_spu/c_arb/dump_cmd<0> (spu/shadow_capture_spu/dump_cmd<0>)
     LUT3:I1->O            3   0.094   0.347  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_not00011 (spu/spu_ctl/shadow_capture_spu_ctl/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0_not0001)
     FDRE:CE                   0.213          spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0
    ----------------------------------------
    Total                      2.568ns (1.132ns logic, 1.436ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/shadow_capture_spu_ctl/dump_en_single'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0 (LATCH)
  Destination Clock: spu/spu_ctl/shadow_capture_spu_ctl/dump_en_single falling

  Data Path: c_en to spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_mux0000<0>2 (spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_mux0000<0>)
     LDCP:D                   -0.071          spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/mmu_dp/shadow_capture_tlu_mmu_dp/dump_en_single'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0 (LATCH)
  Destination Clock: tlu/mmu_dp/shadow_capture_tlu_mmu_dp/dump_en_single falling

  Data Path: c_en to tlu/tsa0/shadow_capture_bw_r_rf32x80/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_mux0000<0>2 (tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_mux0000<0>)
     LDCP:D                   -0.071          tlu/intdp/shadow_capture_sparc_tlu_intdp/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (FF)
  Destination Clock: tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: sh_rst to tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (FF)
  Destination Clock: tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: sh_rst to tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (FF)
  Destination Clock: tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: sh_rst to tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/div/shadow_capture_sparc_exu_div/dump_en_single'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/irf/shadow_capture_bw_r_irf/sdin_0 (LATCH)
  Destination Clock: exu/div/shadow_capture_sparc_exu_div/dump_en_single falling

  Data Path: c_en to exu/irf/shadow_capture_bw_r_irf/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/irf/shadow_capture_bw_r_irf/sdin_mux0000<0>2 (exu/irf/shadow_capture_bw_r_irf/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/irf/shadow_capture_bw_r_irf/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.524ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_0 (FF)
  Destination Clock: exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk rising

  Data Path: sh_rst to exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           10   0.094   0.625  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<0>11 (exu/shadow_capture_sparc_exu/c_arb/N67)
     LUT6:I4->O            8   0.094   0.374  exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_not00011 (exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0_not0001)
     FDRE:CE                   0.213          exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_0
    ----------------------------------------
    Total                      2.524ns (0.735ns logic, 1.789ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              2.524ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/q_404 (FF)
  Destination Clock: exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk rising

  Data Path: sh_rst to exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/q_404
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           10   0.094   0.625  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<0>11 (exu/shadow_capture_sparc_exu/c_arb/N67)
     LUT6:I4->O            8   0.094   0.374  exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_not00011 (exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0_not0001)
     FDRE:CE                   0.213          exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/q_0
    ----------------------------------------
    Total                      2.524ns (0.735ns logic, 1.789ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecc/shadow_capture_sparc_exu_ecc/dump_en_single'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0 (LATCH)
  Destination Clock: exu/ecc/shadow_capture_sparc_exu_ecc/dump_en_single falling

  Data Path: c_en to exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/ecc/shadow_capture_sparc_exu_ecc/sdin_mux0000<0>2 (exu/ecc/shadow_capture_sparc_exu_ecc/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/ecc/shadow_capture_sparc_exu_ecc/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk'
  Total number of paths / destination ports: 16 / 7
-------------------------------------------------------------------------
Offset:              3.810ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_118 (FF)
  Destination Clock: exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_118
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           10   0.094   0.759  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<0>11 (exu/shadow_capture_sparc_exu/c_arb/N67)
     LUT4:I1->O            5   0.094   1.091  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<10>1 (exu/shadow_capture_sparc_exu/dump_cmd<10>)
     LUT6:I0->O            2   0.094   0.341  exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_not00011 (exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_0
    ----------------------------------------
    Total                      3.810ns (0.829ns logic, 2.981ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_0 (FF)
  Destination Clock: tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk rising

  Data Path: sh_rst to tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/q_175 (FF)
  Destination Clock: tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk rising

  Data Path: sh_rst to tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/q_175
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/tdp/shadow_capture_tlu_tdp/dump_en_single'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       tlu/tdp/shadow_capture_tlu_tdp/sdin_0 (LATCH)
  Destination Clock: tlu/tdp/shadow_capture_tlu_tdp/dump_en_single falling

  Data Path: c_en to tlu/tdp/shadow_capture_tlu_tdp/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  tlu/tdp/shadow_capture_tlu_tdp/sdin_mux0000<0>2 (tlu/tdp/shadow_capture_tlu_tdp/sdin_mux0000<0>)
     LDCP:D                   -0.071          tlu/tdp/shadow_capture_tlu_tdp/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk'
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Offset:              2.316ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_576 (FF)
  Destination Clock: tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk rising

  Data Path: sh_rst to tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_576
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I2->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<14>_SW0 (tlu/shadow_capture_tlu/c_arb/N01)
     LUT6:I5->O            7   0.094   0.609  tlu/shadow_capture_tlu/c_arb/dump_cmd<14> (tlu/shadow_capture_tlu/dump_cmd<14>)
     LUT3:I1->O            5   0.094   0.358  tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_not00011 (tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_0
    ----------------------------------------
    Total                      2.316ns (0.869ns logic, 1.447ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/q_135 (FF)
  Destination Clock: tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk rising

  Data Path: sh_rst to tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/q_135
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk'
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/q_684 (FF)
  Destination Clock: tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk rising

  Data Path: sh_rst to tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/q_684
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/q_0 (FF)
  Destination Clock: tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk rising

  Data Path: sh_rst to tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.316ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/q_0 (FF)
  Destination Clock: tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk rising

  Data Path: sh_rst to tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I2->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<14>_SW0 (tlu/shadow_capture_tlu/c_arb/N01)
     LUT6:I5->O            7   0.094   0.609  tlu/shadow_capture_tlu/c_arb/dump_cmd<14> (tlu/shadow_capture_tlu/dump_cmd<14>)
     LUT3:I1->O            5   0.094   0.358  tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_not00011 (tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/q_0
    ----------------------------------------
    Total                      2.316ns (0.869ns logic, 1.447ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_madp/shadow_capture_spu_madp/dump_en_single'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       spu/spu_madp/shadow_capture_spu_madp/sdin_0 (LATCH)
  Destination Clock: spu/spu_madp/shadow_capture_spu_madp/dump_en_single falling

  Data Path: c_en to spu/spu_madp/shadow_capture_spu_madp/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  spu/spu_madp/shadow_capture_spu_madp/sdin_mux0000<0>2 (spu/spu_madp/shadow_capture_spu_madp/sdin_mux0000<0>)
     LDCP:D                   -0.071          spu/spu_madp/shadow_capture_spu_madp/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk'
  Total number of paths / destination ports: 22 / 9
-------------------------------------------------------------------------
Offset:              2.702ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_630 (FF)
  Destination Clock: spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_630
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/dump_cmd<0>_SW0 (spu/shadow_capture_spu/c_arb/N2)
     LUT6:I5->O            7   0.094   0.743  spu/shadow_capture_spu/c_arb/dump_cmd<0> (spu/shadow_capture_spu/dump_cmd<0>)
     LUT4:I1->O            3   0.094   0.347  spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_not00011 (spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_0
    ----------------------------------------
    Total                      2.702ns (1.132ns logic, 1.570ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/ch_dump_en<8>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.468ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_0 (LATCH)
  Destination Clock: spu/spu_ctl/ch_dump_en<8> falling

  Data Path: c_en to spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.094   0.000  spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_mux0000<0>1 (spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_mux0000<0>)
     LDCP:D                   -0.071          spu/spu_ctl/spu_wen/shadow_capture_spu_wen/sdin_0
    ----------------------------------------
    Total                      0.468ns (0.468ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.677ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.003  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I2->O            6   0.094   0.603  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<8>1 (spu/spu_ctl/ch_dump_en<8>)
     LUT2:I0->O            1   0.094   0.336  spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_not00011 (spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_0
    ----------------------------------------
    Total                      2.677ns (0.735ns logic, 1.942ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/ch_dump_en<6>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_0 (LATCH)
  Destination Clock: spu/spu_ctl/ch_dump_en<6> falling

  Data Path: c_en to spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_mux0000<0>2 (spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_mux0000<0>)
     LDCP:D                   -0.071          spu/spu_ctl/spu_mast/shadow_capture_spu_mast/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.984ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O           10   0.094   0.625  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<6>1 (spu/spu_ctl/ch_dump_en<6>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_not00011 (spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_0
    ----------------------------------------
    Total                      2.984ns (0.735ns logic, 2.249ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/ch_dump_en<4>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0 (LATCH)
  Destination Clock: spu/spu_ctl/ch_dump_en<4> falling

  Data Path: c_en to spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_mux0000<0>1 (spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_mux0000<0>)
     LDCP:D                   -0.071          spu/spu_ctl/spu_mald/shadow_capture_spu_mald/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.699ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.003  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I2->O            9   0.094   0.620  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<4>1 (spu/spu_ctl/ch_dump_en<4>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_not00011 (spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0
    ----------------------------------------
    Total                      2.699ns (0.735ns logic, 1.964ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/ch_dump_en<2>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_0 (LATCH)
  Destination Clock: spu/spu_ctl/ch_dump_en<2> falling

  Data Path: c_en to spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_mux0000<0>2 (spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_mux0000<0>)
     LDCP:D                   -0.071          spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.699ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.003  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I2->O            9   0.094   0.620  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<2>1 (spu/spu_ctl/ch_dump_en<2>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_not00011 (spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_0
    ----------------------------------------
    Total                      2.699ns (0.735ns logic, 1.964ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/ch_dump_en<0>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0 (LATCH)
  Destination Clock: spu/spu_ctl/ch_dump_en<0> falling

  Data Path: c_en to spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_mux0000<0>2 (spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_mux0000<0>)
     LDCP:D                   -0.071          spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.979ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            9   0.094   0.620  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<1>1 (spu/spu_ctl/ch_dump_en<0>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_not00011 (spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_0
    ----------------------------------------
    Total                      2.979ns (0.735ns logic, 2.244ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.699ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.003  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I2->O            9   0.094   0.620  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<4>1 (spu/spu_ctl/ch_dump_en<4>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_not00011 (spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0
    ----------------------------------------
    Total                      2.699ns (0.735ns logic, 1.964ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.984ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O           10   0.094   0.625  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<6>1 (spu/spu_ctl/ch_dump_en<6>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_not00011 (spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_0
    ----------------------------------------
    Total                      2.984ns (0.735ns logic, 2.249ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.699ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.003  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I2->O            9   0.094   0.620  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<2>1 (spu/spu_ctl/ch_dump_en<2>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_not00011 (spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0
    ----------------------------------------
    Total                      2.699ns (0.735ns logic, 1.964ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.979ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/q_0 (FF)
  Destination Clock: spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk rising

  Data Path: sh_rst to spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            9   0.094   0.620  spu/spu_ctl/shadow_capture_spu_ctl/chain_dump_en<1>1 (spu/spu_ctl/ch_dump_en<0>)
     LUT2:I0->O            2   0.094   0.341  spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_not00011 (spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_not0001)
     FDRE:CE                   0.213          spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/q_0
    ----------------------------------------
    Total                      2.979ns (0.735ns logic, 2.244ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ffu/ctl/shadow_capture_sparc_ffu_ctl/dump_en_single'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ffu/frf/shadow_capture_bw_r_frf/sdin_0 (LATCH)
  Destination Clock: ffu/ctl/shadow_capture_sparc_ffu_ctl/dump_en_single falling

  Data Path: c_en to ffu/frf/shadow_capture_bw_r_frf/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_mux0000<0>2 (ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_mux0000<0>)
     LDCP:D                   -0.071          ffu/ctl/shadow_capture_sparc_ffu_ctl/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.605ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_0 (FF)
  Destination Clock: ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk rising

  Data Path: sh_rst to ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ffu/shadow_capture_sparc_ffu/c_arb/dump_cmd<5>_SW0 (ffu/shadow_capture_sparc_ffu/c_arb/N47)
     LUT6:I5->O           12   0.094   0.636  ffu/shadow_capture_sparc_ffu/c_arb/dump_cmd<0> (ffu/shadow_capture_sparc_ffu/dump_cmd<0>)
     LUT3:I1->O            4   0.094   0.352  ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_not00011 (ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_not0001)
     FDRE:CE                   0.213          ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_0
    ----------------------------------------
    Total                      2.605ns (1.132ns logic, 1.473ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ffu/dp/shadow_capture_sparc_ffu_dp/dump_en_single'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ffu/dp/shadow_capture_sparc_ffu_dp/sdin_0 (LATCH)
  Destination Clock: ffu/dp/shadow_capture_sparc_ffu_dp/dump_en_single falling

  Data Path: c_en to ffu/dp/shadow_capture_sparc_ffu_dp/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ffu/dp/shadow_capture_sparc_ffu_dp/sdin_mux0000<0>2 (ffu/dp/shadow_capture_sparc_ffu_dp/sdin_mux0000<0>)
     LDCP:D                   -0.071          ffu/dp/shadow_capture_sparc_ffu_dp/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk'
  Total number of paths / destination ports: 22 / 9
-------------------------------------------------------------------------
Offset:              2.734ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_298 (FF)
  Destination Clock: ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk rising

  Data Path: sh_rst to ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_298
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ffu/shadow_capture_sparc_ffu/c_arb/dump_cmd<5>_SW0 (ffu/shadow_capture_sparc_ffu/c_arb/N47)
     LUT6:I5->O           12   0.094   0.770  ffu/shadow_capture_sparc_ffu/c_arb/dump_cmd<0> (ffu/shadow_capture_sparc_ffu/dump_cmd<0>)
     LUT4:I1->O            3   0.094   0.347  ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_not00011 (ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_not0001)
     FDRE:CE                   0.213          ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_0
    ----------------------------------------
    Total                      2.734ns (1.132ns logic, 1.602ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/alu/ch_dump_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0 (LATCH)
  Destination Clock: exu/alu/ch_dump_en falling

  Data Path: c_en to exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_mux0000<0>2 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete (FF)
  Destination Clock: exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk rising

  Data Path: sh_rst to exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.524ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0 (FF)
  Destination Clock: exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk rising

  Data Path: sh_rst to exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           10   0.094   0.625  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<0>11 (exu/shadow_capture_sparc_exu/c_arb/N67)
     LUT6:I4->O            8   0.094   0.374  exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_not00011 (exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0_not0001)
     FDRE:CE                   0.213          exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0
    ----------------------------------------
    Total                      2.524ns (0.735ns logic, 1.789ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/div/ch_dump_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0 (LATCH)
  Destination Clock: exu/div/ch_dump_en falling

  Data Path: c_en to exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_mux0000<0>1 (exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/div/yreg/shadow_capture_sparc_exu_div_yreg/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.211ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_0 (FF)
  Destination Clock: exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk rising

  Data Path: sh_rst to exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           16   0.094   0.658  exu/div/shadow_capture_sparc_exu_div/local_dump_done1 (exu/inst_ch_out_done<6>)
     LUT6:I4->O            5   0.094   0.598  exu/div/shadow_capture_sparc_exu_div/chain_dump_en_0_and0000 (exu/div/ch_dump_en)
     LUT2:I0->O            1   0.094   0.336  exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_not00011 (exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_0
    ----------------------------------------
    Total                      3.211ns (0.829ns logic, 2.382ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              2.524ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/q_256 (FF)
  Destination Clock: exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk rising

  Data Path: sh_rst to exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/q_256
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           10   0.094   0.625  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<0>11 (exu/shadow_capture_sparc_exu/c_arb/N67)
     LUT6:I4->O            8   0.094   0.374  exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_not00011 (exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0_not0001)
     FDRE:CE                   0.213          exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/q_0
    ----------------------------------------
    Total                      2.524ns (0.735ns logic, 1.789ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.006ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (FF)
  Destination Clock: tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: sh_rst to tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.187  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I1->O            8   0.094   0.748  tlu/intctl/shadow_capture_sparc_tlu_intctl/local_dump_done1 (tlu/intctl/shadow_capture_sparc_tlu_intctl/local_dump_done)
     LUT4:I1->O            1   0.094   0.336  tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_not00011 (tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0
    ----------------------------------------
    Total                      3.006ns (0.735ns logic, 2.271ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/intctl/ch_dump_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0 (LATCH)
  Destination Clock: tlu/intctl/ch_dump_en falling

  Data Path: c_en to tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_mux0000<0>1 (tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_mux0000<0>)
     LDCP:D                   -0.071          tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.721ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 (FF)
  Destination Clock: tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising

  Data Path: sh_rst to tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/dump_cmd<0>_SW0 (tlu/shadow_capture_tlu/c_arb/N22)
     LUT6:I5->O           26   0.094   0.702  tlu/shadow_capture_tlu/c_arb/dump_cmd<0> (tlu/shadow_capture_tlu/dump_cmd<0>)
     LUT3:I1->O           14   0.094   0.407  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_not00011 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_not0001)
     FDRE:CE                   0.213          tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0
    ----------------------------------------
    Total                      2.721ns (1.132ns logic, 1.589ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0 (FF)
  Destination Clock: ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk rising

  Data Path: sh_rst to ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.187  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I1->O            1   0.094   0.480  ffu/ctl/shadow_capture_sparc_ffu_ctl/c_arb/dump_cmd<0>_SW0 (ffu/ctl/shadow_capture_sparc_ffu_ctl/c_arb/N16)
     LUT6:I5->O            4   0.094   0.592  ffu/ctl/shadow_capture_sparc_ffu_ctl/c_arb/dump_cmd<0> (ffu/ctl/shadow_capture_sparc_ffu_ctl/dump_cmd<0>)
     LUT3:I1->O            2   0.094   0.341  ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_not00011 (ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_not0001)
     FDRE:CE                   0.213          ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0
    ----------------------------------------
    Total                      3.429ns (0.829ns logic, 2.600ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/dump_en_single'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0 (LATCH)
  Destination Clock: ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/dump_en_single falling

  Data Path: c_en to ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_mux0000<0>2 (ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_mux0000<0>)
     LDCP:D                   -0.071          ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              2.605ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_168 (FF)
  Destination Clock: ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk rising

  Data Path: sh_rst to ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_168
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ffu/shadow_capture_sparc_ffu/c_arb/dump_cmd<5>_SW0 (ffu/shadow_capture_sparc_ffu/c_arb/N47)
     LUT6:I5->O           12   0.094   0.636  ffu/shadow_capture_sparc_ffu/c_arb/dump_cmd<0> (ffu/shadow_capture_sparc_ffu/dump_cmd<0>)
     LUT3:I1->O            4   0.094   0.352  ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_not00011 (ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_not0001)
     FDRE:CE                   0.213          ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_0
    ----------------------------------------
    Total                      2.605ns (1.132ns logic, 1.473ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              4.090ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            6   0.094   0.363  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done1 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done)
     MUXF7:S->O           14   0.329   1.044  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>1_f7 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/N20)
     LUT5:I0->O            1   0.094   0.336  ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      4.090ns (1.064ns logic, 3.026ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/ch_dump_en<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0 (LATCH)
  Destination Clock: ifu/ifqctl/ch_dump_en<1> falling

  Data Path: c_en to ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_mux0000<0>1 (ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              4.090ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            6   0.094   0.363  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done1 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done)
     MUXF7:S->O           14   0.329   1.044  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>1_f7 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/N20)
     LUT5:I0->O            1   0.094   0.336  ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      4.090ns (1.064ns logic, 3.026ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/ch_dump_en<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0 (LATCH)
  Destination Clock: ifu/ifqctl/ch_dump_en<0> falling

  Data Path: c_en to ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_mux0000<0>1 (ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.680ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           22   0.094   0.689  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<11> (ifu/shadow_capture_sparc_ifu/dump_cmd<11>)
     LUT3:I1->O            8   0.094   0.374  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_not00011 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0
    ----------------------------------------
    Total                      2.680ns (1.132ns logic, 1.548ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/mbist/shadow_capture_sparc_ifu_mbist/dump_en_single'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.731ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0 (LATCH)
  Destination Clock: ifu/mbist/shadow_capture_sparc_ifu_mbist/dump_en_single falling

  Data Path: c_en to ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.000  ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_mux0000<0>2 (ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/sscan/shadow_capture_sparc_ifu_sscan/sdin_0
    ----------------------------------------
    Total                      0.731ns (0.731ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/ch_dump_en<5>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0 (LATCH)
  Destination Clock: ifu/ifqctl/ch_dump_en<5> falling

  Data Path: c_en to ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>1 (ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.906ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            6   0.094   0.363  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done1 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done)
     MUXF7:S->O           14   0.329   0.860  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>1_f7 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/N20)
     LUT5:I1->O            1   0.094   0.336  ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not00011 (ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
    ----------------------------------------
    Total                      3.906ns (1.064ns logic, 2.842ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/ch_dump_en<3>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0 (LATCH)
  Destination Clock: ifu/ifqctl/ch_dump_en<3> falling

  Data Path: c_en to ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>1 (ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.832ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            6   0.094   0.363  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done1 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done)
     MUXF7:S->O           14   0.329   0.781  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>1_f7 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/N20)
     LUT5:I2->O            2   0.094   0.341  ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not00011 (ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
    ----------------------------------------
    Total                      3.832ns (1.064ns logic, 2.768ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/ch_dump_en<4>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0 (LATCH)
  Destination Clock: ifu/ifqctl/ch_dump_en<4> falling

  Data Path: c_en to ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>1 (ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.906ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            6   0.094   0.363  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done1 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done)
     MUXF7:S->O           14   0.329   0.860  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>1_f7 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/N20)
     LUT5:I1->O            1   0.094   0.336  ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not00011 (ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
    ----------------------------------------
    Total                      3.906ns (1.064ns logic, 2.842ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/ch_dump_en<2>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0 (LATCH)
  Destination Clock: ifu/ifqctl/ch_dump_en<2> falling

  Data Path: c_en to ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>1 (ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.906ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            6   0.094   0.363  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done1 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done)
     MUXF7:S->O           14   0.329   0.860  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>1_f7 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/N20)
     LUT5:I1->O            1   0.094   0.336  ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not00011 (ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0
    ----------------------------------------
    Total                      3.906ns (1.064ns logic, 2.842ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/ch_dump_en<6>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0 (LATCH)
  Destination Clock: ifu/ifqctl/ch_dump_en<6> falling

  Data Path: c_en to ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_mux0000<0>1 (ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.832ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (FF)
  Destination Clock: ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: sh_rst to ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.283  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I0->O            6   0.094   0.363  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done1 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/local_dump_done)
     MUXF7:S->O           14   0.329   0.781  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chain_dump_en<0>1_f7 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/N20)
     LUT5:I2->O            2   0.094   0.341  ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_not00011 (ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0
    ----------------------------------------
    Total                      3.832ns (1.064ns logic, 2.768ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.435ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.187  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I1->O            1   0.094   0.480  ifu/fcl/shadow_capture_sparc_ifu_fcl/c_arb/dump_cmd_0_mux0000_SW0 (ifu/fcl/shadow_capture_sparc_ifu_fcl/c_arb/N2)
     LUT6:I5->O            6   0.094   0.603  ifu/fcl/shadow_capture_sparc_ifu_fcl/c_arb/dump_cmd_0_mux0000 (ifu/fcl/shadow_capture_sparc_ifu_fcl/dump_cmd)
     LUT3:I1->O            1   0.094   0.336  ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      3.435ns (0.829ns logic, 2.606ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/fcl/ch_dump_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0 (LATCH)
  Destination Clock: ifu/fcl/ch_dump_en falling

  Data Path: c_en to ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_mux0000<0>1 (ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.683ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0 (FF)
  Destination Clock: ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk rising

  Data Path: sh_rst to ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           19   0.094   0.675  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0> (ifu/shadow_capture_sparc_ifu/dump_cmd<0>)
     LUT3:I1->O           11   0.094   0.391  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_not00011 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0
    ----------------------------------------
    Total                      2.683ns (1.132ns logic, 1.551ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/fdp/shadow_capture_sparc_ifu_fdp/dump_en_single'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.731ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0 (LATCH)
  Destination Clock: ifu/fdp/shadow_capture_sparc_ifu_fdp/dump_en_single falling

  Data Path: c_en to ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.000  ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_mux0000<0>2 (ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/fdp/shadow_capture_sparc_ifu_fdp/sdin_0
    ----------------------------------------
    Total                      0.731ns (0.731ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.680ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0 (FF)
  Destination Clock: ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk rising

  Data Path: sh_rst to ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           22   0.094   0.689  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<11> (ifu/shadow_capture_sparc_ifu/dump_cmd<11>)
     LUT3:I1->O            8   0.094   0.374  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_not00011 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0
    ----------------------------------------
    Total                      2.680ns (1.132ns logic, 1.548ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/ch_dump_en<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0 (LATCH)
  Destination Clock: ifu/swl/ch_dump_en<1> falling

  Data Path: c_en to ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_mux0000<0>1 (ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.818ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_0 (FF)
  Destination Clock: ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk rising

  Data Path: sh_rst to ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   1.033  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT6:I1->O            1   0.094   0.336  ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_not00011 (ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_0
    ----------------------------------------
    Total                      3.818ns (1.322ns logic, 2.496ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/ch_dump_en<5>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0 (LATCH)
  Destination Clock: ifu/swl/ch_dump_en<5> falling

  Data Path: c_en to ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>1 (ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.555ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   0.770  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT6:I3->O            1   0.094   0.336  ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      3.555ns (1.322ns logic, 2.233ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/ch_dump_en<3>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0 (LATCH)
  Destination Clock: ifu/swl/ch_dump_en<3> falling

  Data Path: c_en to ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>1 (ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.555ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   0.770  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT6:I3->O            1   0.094   0.336  ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      3.555ns (1.322ns logic, 2.233ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/ch_dump_en<4>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0 (LATCH)
  Destination Clock: ifu/swl/ch_dump_en<4> falling

  Data Path: c_en to ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>1 (ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.818ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   1.033  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT6:I1->O            1   0.094   0.336  ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      3.818ns (1.322ns logic, 2.496ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/ch_dump_en<2>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0 (LATCH)
  Destination Clock: ifu/swl/ch_dump_en<2> falling

  Data Path: c_en to ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>1 (ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.555ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   0.770  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT6:I3->O            1   0.094   0.336  ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      3.555ns (1.322ns logic, 2.233ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/ch_dump_en<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0 (LATCH)
  Destination Clock: ifu/swl/ch_dump_en<0> falling

  Data Path: c_en to ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_mux0000<0>2 (ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_mux0000<0>)
     LDCP:D                   -0.071          ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.421ns (Levels of Logic = 4)
  Source:            sh_rst (PAD)
  Destination:       ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_0 (FF)
  Destination Clock: ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk rising

  Data Path: sh_rst to ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   0.636  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT6:I4->O            1   0.094   0.336  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_not00011 (ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_0
    ----------------------------------------
    Total                      3.421ns (1.322ns logic, 2.099ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.680ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0 (FF)
  Destination Clock: ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk rising

  Data Path: sh_rst to ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           22   0.094   0.689  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<11> (ifu/shadow_capture_sparc_ifu/dump_cmd<11>)
     LUT3:I1->O            8   0.094   0.374  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_not00011 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0
    ----------------------------------------
    Total                      2.680ns (1.132ns logic, 1.548ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.683ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0 (FF)
  Destination Clock: ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk rising

  Data Path: sh_rst to ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           19   0.094   0.675  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0> (ifu/shadow_capture_sparc_ifu/dump_cmd<0>)
     LUT3:I1->O           11   0.094   0.391  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_not00011 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0
    ----------------------------------------
    Total                      2.683ns (1.132ns logic, 1.551ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.683ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_0 (FF)
  Destination Clock: ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk rising

  Data Path: sh_rst to ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           19   0.094   0.675  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0> (ifu/shadow_capture_sparc_ifu/dump_cmd<0>)
     LUT3:I1->O           11   0.094   0.391  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_not00011 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_0
    ----------------------------------------
    Total                      2.683ns (1.132ns logic, 1.551ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.680ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0 (FF)
  Destination Clock: ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk rising

  Data Path: sh_rst to ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           22   0.094   0.689  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<11> (ifu/shadow_capture_sparc_ifu/dump_cmd<11>)
     LUT3:I1->O            8   0.094   0.374  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_not00011 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0
    ----------------------------------------
    Total                      2.680ns (1.132ns logic, 1.548ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.680ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0 (FF)
  Destination Clock: ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk rising

  Data Path: sh_rst to ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           22   0.094   0.689  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<11> (ifu/shadow_capture_sparc_ifu/dump_cmd<11>)
     LUT3:I1->O            8   0.094   0.374  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_not00011 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0
    ----------------------------------------
    Total                      2.680ns (1.132ns logic, 1.548ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              2.683ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_146 (FF)
  Destination Clock: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk rising

  Data Path: sh_rst to ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_146
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           19   0.094   0.675  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0> (ifu/shadow_capture_sparc_ifu/dump_cmd<0>)
     LUT3:I1->O           11   0.094   0.391  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_not00011 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_146
    ----------------------------------------
    Total                      2.683ns (1.132ns logic, 1.551ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.683ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0 (FF)
  Destination Clock: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk rising

  Data Path: sh_rst to ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           19   0.094   0.675  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0> (ifu/shadow_capture_sparc_ifu/dump_cmd<0>)
     LUT3:I1->O           11   0.094   0.391  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_not00011 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0
    ----------------------------------------
    Total                      2.683ns (1.132ns logic, 1.551ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.683ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0 (FF)
  Destination Clock: ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk rising

  Data Path: sh_rst to ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           19   0.094   0.675  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0> (ifu/shadow_capture_sparc_ifu/dump_cmd<0>)
     LUT3:I1->O           11   0.094   0.391  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_not00011 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0
    ----------------------------------------
    Total                      2.683ns (1.132ns logic, 1.551ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.683ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0 (FF)
  Destination Clock: ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk rising

  Data Path: sh_rst to ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           19   0.094   0.675  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0> (ifu/shadow_capture_sparc_ifu/dump_cmd<0>)
     LUT3:I1->O           11   0.094   0.391  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_not00011 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0
    ----------------------------------------
    Total                      2.683ns (1.132ns logic, 1.551ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.680ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/q_0 (FF)
  Destination Clock: ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk rising

  Data Path: sh_rst to ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           22   0.094   0.689  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<11> (ifu/shadow_capture_sparc_ifu/dump_cmd<11>)
     LUT3:I1->O            8   0.094   0.374  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_not00011 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/q_0
    ----------------------------------------
    Total                      2.680ns (1.132ns logic, 1.548ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/op_clk'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_complete (FF)
  Destination Clock: ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/op_clk rising

  Data Path: sh_rst to ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[1].SHADOW_DFFS[95].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.680ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/q_0 (FF)
  Destination Clock: ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk rising

  Data Path: sh_rst to ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.485  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<0>_SW0 (ifu/shadow_capture_sparc_ifu/c_arb/N21)
     LUT6:I5->O           22   0.094   0.689  ifu/shadow_capture_sparc_ifu/c_arb/dump_cmd<11> (ifu/shadow_capture_sparc_ifu/dump_cmd<11>)
     LUT3:I1->O            8   0.094   0.374  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_not00011 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_not0001)
     FDRE:CE                   0.213          ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/q_0
    ----------------------------------------
    Total                      2.680ns (1.132ns logic, 1.548ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.272ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination Clock: lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: sh_rst to lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O            6   0.094   0.603  lsu/dctl/shadow_capture_lsu_dctl/local_dump_done1 (ch_out_done<24>)
     LUT6:I4->O            5   0.094   0.598  lsu/dctl/shadow_capture_lsu_dctl/chain_dump_en_0_and0000 (lsu/dctl/ch_dump_en)
     LUT2:I0->O            1   0.094   0.336  lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not00011 (lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0
    ----------------------------------------
    Total                      2.272ns (0.735ns logic, 1.537ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/dctl/ch_dump_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0 (LATCH)
  Destination Clock: lsu/dctl/ch_dump_en falling

  Data Path: c_en to lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_mux0000<0>1 (lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_mux0000<0>)
     LDCP:D                   -0.071          lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk'
  Total number of paths / destination ports: 13 / 9
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_complete (FF)
  Destination Clock: lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk rising

  Data Path: sh_rst to lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/dctldp/shadow_capture_lsu_dctldp/dump_en_single'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       lsu/dctl/shadow_capture_lsu_dctl/sdin_0 (LATCH)
  Destination Clock: lsu/dctldp/shadow_capture_lsu_dctldp/dump_en_single falling

  Data Path: c_en to lsu/dctl/shadow_capture_lsu_dctl/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  lsu/qctl2/shadow_capture_lsu_qctl2/sdin_mux0000<0>2 (lsu/qctl2/shadow_capture_lsu_qctl2/sdin_mux0000<0>)
     LDCP:D                   -0.071          lsu/qctl2/shadow_capture_lsu_qctl2/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_complete (FF)
  Destination Clock: lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.015ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           12   0.094   1.033  lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done1 (lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done)
     LUT6:I1->O            2   0.094   0.341  lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.015ns (0.641ns logic, 1.374ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/ch_dump_en<0>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0 (LATCH)
  Destination Clock: lsu/qctl1/ch_dump_en<0> falling

  Data Path: c_en to lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_mux0000<0>1 (lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_mux0000<0>)
     LDCP:D                   -0.071          lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.015ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           12   0.094   1.033  lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done1 (lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done)
     LUT6:I1->O            2   0.094   0.341  lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.015ns (0.641ns logic, 1.374ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              1.752ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           12   0.094   0.770  lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done1 (lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done)
     LUT6:I3->O            2   0.094   0.341  lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      1.752ns (0.641ns logic, 1.111ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/ch_dump_en<2>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0 (LATCH)
  Destination Clock: lsu/qctl1/ch_dump_en<2> falling

  Data Path: c_en to lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_mux0000<0>1 (lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_mux0000<0>)
     LDCP:D                   -0.071          lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              1.752ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           12   0.094   0.770  lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done1 (lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done)
     LUT6:I3->O            2   0.094   0.341  lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      1.752ns (0.641ns logic, 1.111ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              1.752ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           12   0.094   0.770  lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done1 (lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done)
     LUT6:I3->O            2   0.094   0.341  lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      1.752ns (0.641ns logic, 1.111ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/ch_dump_en<4>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0 (LATCH)
  Destination Clock: lsu/qctl1/ch_dump_en<4> falling

  Data Path: c_en to lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_mux0000<0>1 (lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_mux0000<0>)
     LDCP:D                   -0.071          lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/ch_dump_en<6>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0 (LATCH)
  Destination Clock: lsu/qctl1/ch_dump_en<6> falling

  Data Path: c_en to lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_mux0000<0>1 (lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_mux0000<0>)
     LDCP:D                   -0.071          lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              1.747ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (FF)
  Destination Clock: lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           12   0.094   0.770  lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done1 (lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done)
     LUT6:I3->O            1   0.094   0.336  lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_not00011 (lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0
    ----------------------------------------
    Total                      1.747ns (0.641ns logic, 1.106ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              1.752ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (FF)
  Destination Clock: lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           12   0.094   0.770  lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done1 (lsu/qctl1/shadow_capture_lsu_qctl1/local_dump_done)
     LUT6:I3->O            2   0.094   0.341  lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0
    ----------------------------------------
    Total                      1.752ns (0.641ns logic, 1.111ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_complete (FF)
  Destination Clock: lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk'
  Total number of paths / destination ports: 13 / 9
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_complete (FF)
  Destination Clock: lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete (FF)
  Destination Clock: lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: sh_rst to lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_complete (FF)
  Destination Clock: lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk rising

  Data Path: sh_rst to lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_complete (FF)
  Destination Clock: lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk rising

  Data Path: sh_rst to lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_complete (FF)
  Destination Clock: lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk rising

  Data Path: sh_rst to lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            sh_rst (PAD)
  Destination:       lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_complete (FF)
  Destination Clock: lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk rising

  Data Path: sh_rst to lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_complete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.550  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     FDRS:R                    0.573          lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/load_complete
    ----------------------------------------
    Total                      1.457ns (0.907ns logic, 0.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              3.006ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (FF)
  Destination Clock: exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   1.187  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I1->O            8   0.094   0.748  exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/local_dump_done1 (exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/local_dump_done)
     LUT4:I1->O            1   0.094   0.336  exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_not00011 (exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0
    ----------------------------------------
    Total                      3.006ns (0.735ns logic, 2.271ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/divcntl/ch_dump_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0 (LATCH)
  Destination Clock: exu/ecl/divcntl/ch_dump_en falling

  Data Path: c_en to exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_mux0000<0>1 (exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.004ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0 (FF)
  Destination Clock: exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           10   0.094   1.022  exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done1 (exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done)
     LUT6:I1->O            2   0.094   0.341  exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_not00011 (exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0
    ----------------------------------------
    Total                      2.004ns (0.641ns logic, 1.363ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/ch_dump_en<0>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0 (LATCH)
  Destination Clock: exu/ecl/ch_dump_en<0> falling

  Data Path: c_en to exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_mux0000<0>2 (exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.004ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0 (FF)
  Destination Clock: exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           10   0.094   1.022  exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done1 (exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done)
     LUT6:I1->O            2   0.094   0.341  exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_not00011 (exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0
    ----------------------------------------
    Total                      2.004ns (0.641ns logic, 1.363ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/ch_dump_en<2>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0 (LATCH)
  Destination Clock: exu/ecl/ch_dump_en<2> falling

  Data Path: c_en to exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_mux0000<0>2 (exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.004ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0 (FF)
  Destination Clock: exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           10   0.094   1.022  exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done1 (exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done)
     LUT6:I1->O            2   0.094   0.341  exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_not00011 (exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0
    ----------------------------------------
    Total                      2.004ns (0.641ns logic, 1.363ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.004ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0 (FF)
  Destination Clock: exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           10   0.094   1.022  exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done1 (exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done)
     LUT6:I1->O            2   0.094   0.341  exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_not00011 (exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0
    ----------------------------------------
    Total                      2.004ns (0.641ns logic, 1.363ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              1.736ns (Levels of Logic = 2)
  Source:            sh_rst (PAD)
  Destination:       exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0 (FF)
  Destination Clock: exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O           10   0.094   0.759  exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done1 (exu/ecl/shadow_capture_sparc_exu_ecl/local_dump_done)
     LUT6:I3->O            1   0.094   0.336  exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_not00011 (exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0
    ----------------------------------------
    Total                      1.736ns (0.641ns logic, 1.095ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/ch_dump_en<4>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0 (LATCH)
  Destination Clock: exu/ecl/ch_dump_en<4> falling

  Data Path: c_en to exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_mux0000<0>2 (exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/shadow_capture_sparc_exu_ecl/dump_en_single'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0 (LATCH)
  Destination Clock: exu/ecl/shadow_capture_sparc_exu_ecl/dump_en_single falling

  Data Path: c_en to exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/ecl/shadow_capture_sparc_exu_ecl/sdin_mux0000<0>2 (exu/ecl/shadow_capture_sparc_exu_ecl/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/ecl/shadow_capture_sparc_exu_ecl/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.894ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_72 (FF)
  Destination Clock: exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk rising

  Data Path: sh_rst to exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_72
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           10   0.094   1.022  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<0>11 (exu/shadow_capture_sparc_exu/c_arb/N67)
     LUT6:I1->O            3   0.094   0.347  exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_not00011 (exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_0
    ----------------------------------------
    Total                      2.894ns (0.735ns logic, 2.159ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.305ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (FF)
  Destination Clock: exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O            1   0.094   0.480  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/local_dump_done_SW0 (exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/N25)
     LUT6:I5->O            9   0.094   0.754  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/local_dump_done (exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/local_dump_done)
     LUT4:I1->O            1   0.094   0.336  exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_not00011 (exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0
    ----------------------------------------
    Total                      2.305ns (0.735ns logic, 1.570ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/cwp/ch_dump_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0 (LATCH)
  Destination Clock: exu/rml/cwp/ch_dump_en falling

  Data Path: c_en to exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_mux0000<0>1 (exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.612ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0 (FF)
  Destination Clock: exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I3->O           11   0.094   0.391  exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and00001 (exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and0000)
     MUXF7:S->O           14   0.329   0.781  exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>1_f7 (exu/rml/shadow_capture_sparc_exu_rml/N13)
     LUT5:I2->O            1   0.094   0.336  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_not00011 (exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0
    ----------------------------------------
    Total                      2.612ns (1.104ns logic, 1.508ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/ch_dump_en<6>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0 (LATCH)
  Destination Clock: exu/rml/ch_dump_en<6> falling

  Data Path: c_en to exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_mux0000<0>2 (exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.894ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/q_0 (FF)
  Destination Clock: exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          742   0.094   0.790  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/load_complete_or00001 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/load_complete_or0000)
     LUT6:I4->O           10   0.094   1.022  exu/shadow_capture_sparc_exu/c_arb/dump_cmd<0>11 (exu/shadow_capture_sparc_exu/c_arb/N67)
     LUT6:I1->O            3   0.094   0.347  exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_not00011 (exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/q_0
    ----------------------------------------
    Total                      2.894ns (0.735ns logic, 2.159ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/ch_dump_en<5>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0 (LATCH)
  Destination Clock: exu/rml/ch_dump_en<5> falling

  Data Path: c_en to exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>1 (exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.691ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I3->O           11   0.094   0.391  exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and00001 (exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and0000)
     MUXF7:S->O           14   0.329   0.860  exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>1_f7 (exu/rml/shadow_capture_sparc_exu_rml/N13)
     LUT5:I1->O            1   0.094   0.336  exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.691ns (1.104ns logic, 1.587ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/ch_dump_en<4>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0 (LATCH)
  Destination Clock: exu/rml/ch_dump_en<4> falling

  Data Path: c_en to exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>1 (exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.691ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I3->O           11   0.094   0.391  exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and00001 (exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and0000)
     MUXF7:S->O           14   0.329   0.860  exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>1_f7 (exu/rml/shadow_capture_sparc_exu_rml/N13)
     LUT5:I1->O            1   0.094   0.336  exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.691ns (1.104ns logic, 1.587ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/ch_dump_en<3>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0 (LATCH)
  Destination Clock: exu/rml/ch_dump_en<3> falling

  Data Path: c_en to exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>1 (exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.617ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I3->O           11   0.094   0.391  exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and00001 (exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and0000)
     MUXF7:S->O           14   0.329   0.781  exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>1_f7 (exu/rml/shadow_capture_sparc_exu_rml/N13)
     LUT5:I2->O            2   0.094   0.341  exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.617ns (1.104ns logic, 1.513ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/ch_dump_en<2>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0 (LATCH)
  Destination Clock: exu/rml/ch_dump_en<2> falling

  Data Path: c_en to exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>1 (exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.691ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I3->O           11   0.094   0.391  exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and00001 (exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and0000)
     MUXF7:S->O           14   0.329   0.860  exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>1_f7 (exu/rml/shadow_capture_sparc_exu_rml/N13)
     LUT5:I1->O            1   0.094   0.336  exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.691ns (1.104ns logic, 1.587ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/ch_dump_en<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0 (LATCH)
  Destination Clock: exu/rml/ch_dump_en<1> falling

  Data Path: c_en to exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>1 (exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.875ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I3->O           11   0.094   0.391  exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and00001 (exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and0000)
     MUXF7:S->O           14   0.329   1.044  exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>1_f7 (exu/rml/shadow_capture_sparc_exu_rml/N13)
     LUT5:I0->O            1   0.094   0.336  exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.875ns (1.104ns logic, 1.771ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/ch_dump_en<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.547ns (Levels of Logic = 1)
  Source:            c_en (PAD)
  Destination:       exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0 (LATCH)
  Destination Clock: exu/rml/ch_dump_en<0> falling

  Data Path: c_en to exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>1 (exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_mux0000<0>)
     LDCP:D                   -0.071          exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/sdin_0
    ----------------------------------------
    Total                      0.547ns (0.547ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              2.875ns (Levels of Logic = 3)
  Source:            sh_rst (PAD)
  Destination:       exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination Clock: exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: sh_rst to exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I3->O           11   0.094   0.391  exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and00001 (exu/rml/shadow_capture_sparc_exu_rml/_next_ld_state_and0000)
     MUXF7:S->O           14   0.329   1.044  exu/rml/shadow_capture_sparc_exu_rml/chain_dump_en<0>1_f7 (exu/rml/shadow_capture_sparc_exu_rml/N13)
     LUT5:I0->O            1   0.094   0.336  exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not00011 (exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_not0001)
     FDRE:CE                   0.213          exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0
    ----------------------------------------
    Total                      2.875ns (1.104ns logic, 1.771ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gclk'
  Total number of paths / destination ports: 132 / 132
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            test_stub/tst_ctu_mbist_fail_reg/q_0 (FF)
  Destination:       tst_ctu_mbist_fail (PAD)
  Source Clock:      gclk rising

  Data Path: test_stub/tst_ctu_mbist_fail_reg/q_0 to tst_ctu_mbist_fail
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              0   0.471   0.000  test_stub/tst_ctu_mbist_fail_reg/q_0 (tst_ctu_mbist_fail)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sh_clk'
  Total number of paths / destination ports: 248678 / 182
-------------------------------------------------------------------------
Offset:              11.566ns (Levels of Logic = 14)
  Source:            ifu/swl/shadow_capture_sparc_ifu_swl/.local_dump_state/q_0 (FF)
  Destination:       ch_out_vld<46> (PAD)
  Source Clock:      sh_clk rising

  Data Path: ifu/swl/shadow_capture_sparc_ifu_swl/.local_dump_state/q_0 to ch_out_vld<46>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.471   0.816  ifu/swl/shadow_capture_sparc_ifu_swl/.local_dump_state/q_0 (ifu/swl/shadow_capture_sparc_ifu_swl/.local_dump_state/q_0)
     LUT6:I2->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   1.033  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT5:I0->O            5   0.094   1.091  ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<0>1 (ifu/swl/ch_dump_en<0>)
     LUT6:I0->O            1   0.094   0.000  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_out_vld_0_mux00001 (ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_out_vld_0_mux0000)
     MUXF7:I0->O           1   0.251   0.576  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_out_vld_0_mux0000_f7 (ifu/swl/inst_ch_out_vld<0>)
     LUT6:I4->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/cout_vld_0_mux0000_SW4 (N3496)
     LUT5:I4->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/cout_vld_0_mux0000 (ifu/swl/shadow_capture_sparc_ifu_swl/cout_vld)
     LUT6:I0->O            8   0.094   1.011  ifu/swl/shadow_capture_sparc_ifu_swl/chains_out_vld_0_mux0000 (ifu/inst_ch_out_vld<17>)
     LUT6:I1->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_71 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_71)
     MUXF7:I1->O           1   0.254   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_6_f7 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_6_f7)
     LUT5:I4->O            1   0.094   1.069  ifu/shadow_capture_sparc_ifu/c_arb/cout_vld_3_mux000020 (ifu/shadow_capture_sparc_ifu/c_arb/cout_vld_3_mux000020)
     LUT6:I0->O            1   0.094   0.710  ifu/shadow_capture_sparc_ifu/c_arb/cout_vld_3_mux0000146 (ifu/shadow_capture_sparc_ifu/cout_vld<3>)
     LUT5:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_vld<46>1 (ch_out_vld<46>)
    ----------------------------------------
    Total                     11.566ns (2.104ns logic, 9.462ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk'
  Total number of paths / destination ports: 18 / 5
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 5)
  Source:            exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/q_0 (FF)
  Destination:       ch_out<61> (PAD)
  Source Clock:      exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/op_clk rising

  Data Path: exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/q_0 to ch_out<61>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/q_0 (exu/div/shadow_capture_sparc_exu_div/OUTER_LOOP[0].SHADOW_DFFS[384].s_dff/q_0)
     LUT5:I3->O            4   0.094   0.989  exu/div/shadow_capture_sparc_exu_div/chains_out<0>LogicTrst1 (exu/inst_ch_out<5>)
     LUT6:I1->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_6 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_6)
     MUXF7:I1->O           1   0.254   0.973  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_5_f7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_5_f7)
     LUT6:I1->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<2>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<2>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_61_mux00001 (ch_out<61>)
    ----------------------------------------
    Total                      4.617ns (1.101ns logic, 3.516ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              4.751ns (Levels of Logic = 5)
  Source:            exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_0 (FF)
  Destination:       ch_out<61> (PAD)
  Source Clock:      exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/op_clk rising

  Data Path: exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_0 to ch_out<61>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_0 (exu/div/yreg/shadow_capture_sparc_exu_div_yreg/OUTER_LOOP[0].SHADOW_DFFS[160].s_dff/q_0)
     LUT5:I2->O            4   0.094   0.989  exu/div/shadow_capture_sparc_exu_div/chains_out<0>LogicTrst1 (exu/inst_ch_out<5>)
     LUT6:I1->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_6 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_6)
     MUXF7:I1->O           1   0.254   0.973  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_5_f7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_5_f7)
     LUT6:I1->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<2>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<2>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_61_mux00001 (ch_out<61>)
    ----------------------------------------
    Total                      4.751ns (1.101ns logic, 3.650ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk'
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Offset:              4.516ns (Levels of Logic = 5)
  Source:            exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/q_404 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/op_clk rising

  Data Path: exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/q_404 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.480  exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/q_404 (exu/bypass/shadow_capture_sparc_exu_byp/OUTER_LOOP[0].SHADOW_DFFS[608].s_dff/q_404)
     LUT5:I4->O            4   0.094   0.989  exu/bypass/shadow_capture_sparc_exu_byp/chains_out<2>LogicTrst1 (exu/inst_ch_out<4>)
     LUT6:I1->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_6 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_6)
     MUXF7:I1->O           1   0.254   0.973  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_5_f7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_5_f7)
     LUT6:I1->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      4.516ns (1.101ns logic, 3.415ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              7.385ns (Levels of Logic = 8)
  Source:            exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (FF)
  Destination:       ch_out<59> (PAD)
  Source Clock:      exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 to ch_out<59>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.710  exu/ecl/divcntl/cnt6/shadow_capture_sparc_exu_ecl_cnt6/chains_outLogicTrst1 (exu/ecl/divcntl/inst_ch_out)
     LUT4:I1->O            1   0.094   0.000  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW02 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW01)
     MUXF7:I0->O           1   0.251   0.973  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW0_f7 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/N4)
     LUT6:I1->O            1   0.094   0.710  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst (exu/ecl/shadow_capture_sparc_exu_ecl/routed_child_chains<0>)
     LUT6:I3->O            4   0.094   0.989  exu/ecl/shadow_capture_sparc_exu_ecl/chains_out<0>LogicTrst1 (exu/inst_ch_out<10>)
     LUT6:I1->O            2   0.094   0.341  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8)
     MUXF7:S->O            1   0.329   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<0>LogicTrst1_f7 (exu/shadow_capture_sparc_exu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_59_mux00001 (ch_out<59>)
    ----------------------------------------
    Total                      7.385ns (1.615ns logic, 5.770ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              6.088ns (Levels of Logic = 7)
  Source:            exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0 (FF)
  Destination:       ch_out<59> (PAD)
  Source Clock:      exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/op_clk rising

  Data Path: exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0 to ch_out<59>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0 (exu/ecl/divcntl/shadow_capture_sparc_exu_ecl_divcntl/OUTER_LOOP[0].SHADOW_DFFS[21].s_dff/q_0)
     LUT4:I2->O            1   0.094   0.000  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW02 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW01)
     MUXF7:I0->O           1   0.251   0.973  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW0_f7 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/N4)
     LUT6:I1->O            1   0.094   0.710  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst (exu/ecl/shadow_capture_sparc_exu_ecl/routed_child_chains<0>)
     LUT6:I3->O            4   0.094   0.989  exu/ecl/shadow_capture_sparc_exu_ecl/chains_out<0>LogicTrst1 (exu/inst_ch_out<10>)
     LUT6:I1->O            2   0.094   0.341  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8)
     MUXF7:S->O            1   0.329   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<0>LogicTrst1_f7 (exu/shadow_capture_sparc_exu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_59_mux00001 (ch_out<59>)
    ----------------------------------------
    Total                      6.088ns (1.521ns logic, 4.567ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.995ns (Levels of Logic = 7)
  Source:            exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0 (FF)
  Destination:       ch_out<59> (PAD)
  Source Clock:      exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/op_clk rising

  Data Path: exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0 to ch_out<59>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0 (exu/ecl/ccr/shadow_capture_sparc_exu_eclccr/OUTER_LOOP[0].SHADOW_DFFS[30].s_dff/q_0)
     LUT2:I1->O            1   0.094   0.000  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW01 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW0)
     MUXF7:I1->O           1   0.254   0.973  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst_SW0_f7 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/N4)
     LUT6:I1->O            1   0.094   0.710  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst (exu/ecl/shadow_capture_sparc_exu_ecl/routed_child_chains<0>)
     LUT6:I3->O            4   0.094   0.989  exu/ecl/shadow_capture_sparc_exu_ecl/chains_out<0>LogicTrst1 (exu/inst_ch_out<10>)
     LUT6:I1->O            2   0.094   0.341  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8)
     MUXF7:S->O            1   0.329   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<0>LogicTrst1_f7 (exu/shadow_capture_sparc_exu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_59_mux00001 (ch_out<59>)
    ----------------------------------------
    Total                      5.995ns (1.524ns logic, 4.471ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.904ns (Levels of Logic = 5)
  Source:            exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0 (FF)
  Destination:       ch_out<59> (PAD)
  Source Clock:      exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/op_clk rising

  Data Path: exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0 to ch_out<59>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0 (exu/ecl/mdqctl/shadow_capture_sparc_exu_ecl_mdqctl/OUTER_LOOP[0].SHADOW_DFFS[36].s_dff/q_0)
     LUT6:I3->O            1   0.094   0.710  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<0>LogicTrst (exu/ecl/shadow_capture_sparc_exu_ecl/routed_child_chains<0>)
     LUT6:I3->O            4   0.094   0.989  exu/ecl/shadow_capture_sparc_exu_ecl/chains_out<0>LogicTrst1 (exu/inst_ch_out<10>)
     LUT6:I1->O            2   0.094   0.341  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_8)
     MUXF7:S->O            1   0.329   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<0>LogicTrst1_f7 (exu/shadow_capture_sparc_exu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_59_mux00001 (ch_out<59>)
    ----------------------------------------
    Total                      4.904ns (1.176ns logic, 3.728ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              4.447ns (Levels of Logic = 5)
  Source:            exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_72 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/op_clk rising

  Data Path: exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_72 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.576  exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_72 (exu/ecl/shadow_capture_sparc_exu_ecl/OUTER_LOOP[0].SHADOW_DFFS[145].s_dff/q_72)
     LUT6:I4->O            3   0.094   0.587  exu/ecl/shadow_capture_sparc_exu_ecl/chains_out<1>LogicTrst1 (exu/inst_ch_out<11>)
     LUT5:I3->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      4.447ns (0.941ns logic, 3.506ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              4.258ns (Levels of Logic = 5)
  Source:            exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_0 (FF)
  Destination:       ch_out<61> (PAD)
  Source Clock:      exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/op_clk rising

  Data Path: exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_0 to ch_out<61>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_0 (exu/ecc/shadow_capture_sparc_exu_ecc/OUTER_LOOP[0].SHADOW_DFFS[237].s_dff/q_0)
     LUT5:I4->O            4   0.094   0.726  exu/ecc/shadow_capture_sparc_exu_ecc/chains_out<0>LogicTrst1 (exu/inst_ch_out<8>)
     LUT6:I3->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_6 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_6)
     MUXF7:I1->O           1   0.254   0.973  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_5_f7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2312_5_f7)
     LUT6:I1->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<2>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<2>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_61_mux00001 (ch_out<61>)
    ----------------------------------------
    Total                      4.258ns (1.101ns logic, 3.157ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.390ns (Levels of Logic = 6)
  Source:            exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/op_clk rising

  Data Path: exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0 (exu/ecl/writeback/shadow_capture_sparc_exu_ecl_wb/OUTER_LOOP[0].SHADOW_DFFS[66].s_dff/q_0)
     LUT6:I3->O            1   0.094   0.710  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<1>LogicTrst (exu/ecl/shadow_capture_sparc_exu_ecl/routed_child_chains<1>)
     LUT6:I3->O            3   0.094   0.587  exu/ecl/shadow_capture_sparc_exu_ecl/chains_out<1>LogicTrst1 (exu/inst_ch_out<11>)
     LUT5:I3->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      5.390ns (1.035ns logic, 4.355ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              6.670ns (Levels of Logic = 8)
  Source:            exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/op_clk rising

  Data Path: exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0 (exu/ecl/eccctl/shadow_capture_sparc_exu_ecl_eccctl/OUTER_LOOP[0].SHADOW_DFFS[23].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.000  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<1>LogicTrst_SW01 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<1>LogicTrst_SW0)
     MUXF7:I0->O           1   0.251   0.576  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<1>LogicTrst_SW0_f7 (exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/N21)
     LUT6:I4->O            1   0.094   0.710  exu/ecl/shadow_capture_sparc_exu_ecl/c_arb/cout<1>LogicTrst (exu/ecl/shadow_capture_sparc_exu_ecl/routed_child_chains<1>)
     LUT6:I3->O            3   0.094   0.587  exu/ecl/shadow_capture_sparc_exu_ecl/chains_out<1>LogicTrst1 (exu/inst_ch_out<11>)
     LUT5:I3->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.670ns (1.380ns logic, 5.290ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              3.943ns (Levels of Logic = 5)
  Source:            exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/op_clk rising

  Data Path: exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.000  exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/q_0 (exu/rml/shadow_capture_sparc_exu_rml/OUTER_LOOP[0].SHADOW_DFFS[77].s_dff/q_0)
     MUXF7:I0->O           5   0.251   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      3.943ns (1.098ns logic, 2.845ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.784ns (Levels of Logic = 8)
  Source:            exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.789  exu/rml/lo_wstate_reg/shadow_capture_sparc_exu_reg/chains_outLogicTrst1 (exu/rml/inst_ch_out<5>)
     LUT5:I1->O            1   0.094   0.789  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW1 (N3506)
     LUT6:I2->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.784ns (1.383ns logic, 5.401ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.571ns (Levels of Logic = 8)
  Source:            exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.576  exu/rml/hi_wstate_reg/shadow_capture_sparc_exu_reg/chains_outLogicTrst1 (exu/rml/inst_ch_out<4>)
     LUT5:I3->O            1   0.094   0.789  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW1 (N3506)
     LUT6:I2->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.571ns (1.383ns logic, 5.188ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              7.375ns (Levels of Logic = 9)
  Source:            exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.710  exu/rml/cwp/cwp_output_queue/shadow_capture_sparc_exu_rndrob/chains_outLogicTrst1 (exu/rml/cwp/inst_ch_out)
     LUT4:I1->O            1   0.094   0.480  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/chains_outLogicTrst1 (exu/rml/inst_ch_out<6>)
     LUT5:I4->O            1   0.094   0.789  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW1 (N3506)
     LUT6:I2->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      7.375ns (1.477ns logic, 5.898ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.078ns (Levels of Logic = 8)
  Source:            exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/op_clk rising

  Data Path: exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0 (exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/OUTER_LOOP[0].SHADOW_DFFS[100].s_dff/q_0)
     LUT4:I2->O            1   0.094   0.480  exu/rml/cwp/shadow_capture_sparc_exu_rml_cwp/chains_outLogicTrst1 (exu/rml/inst_ch_out<6>)
     LUT5:I4->O            1   0.094   0.789  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW1 (N3506)
     LUT6:I2->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.078ns (1.383ns logic, 4.695ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.755ns (Levels of Logic = 8)
  Source:            exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.973  exu/rml/canrestore_reg/shadow_capture_sparc_exu_reg/chains_outLogicTrst1 (exu/rml/inst_ch_out<1>)
     LUT6:I1->O            1   0.094   0.576  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW0 (N3505)
     LUT6:I4->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.755ns (1.383ns logic, 5.372ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.492ns (Levels of Logic = 8)
  Source:            exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.710  exu/rml/otherwin_reg/shadow_capture_sparc_exu_reg/chains_outLogicTrst1 (exu/rml/inst_ch_out<2>)
     LUT6:I3->O            1   0.094   0.576  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW0 (N3505)
     LUT6:I4->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.492ns (1.383ns logic, 5.109ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.358ns (Levels of Logic = 8)
  Source:            exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.576  exu/rml/cansave_reg/shadow_capture_sparc_exu_reg/chains_outLogicTrst1 (exu/rml/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.576  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW0 (N3505)
     LUT6:I4->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.358ns (1.383ns logic, 4.975ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.262ns (Levels of Logic = 8)
  Source:            exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.480  exu/rml/cleanwin_reg/shadow_capture_sparc_exu_reg/chains_outLogicTrst1 (exu/rml/inst_ch_out<3>)
     LUT6:I5->O            1   0.094   0.576  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst122_SW0 (N3505)
     LUT6:I4->O            1   0.094   0.000  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst1771 (exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177)
     MUXF7:I1->O           5   0.254   0.502  exu/rml/shadow_capture_sparc_exu_rml/chains_outLogicTrst177_f7 (exu/inst_ch_out<12>)
     LUT5:I4->O            2   0.094   0.581  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst11 (exu/shadow_capture_sparc_exu/c_arb/N4)
     LUT5:I3->O            1   0.094   0.789  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst_SW0 (exu/shadow_capture_sparc_exu/c_arb/N19)
     LUT6:I2->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      6.262ns (1.383ns logic, 4.879ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.603ns (Levels of Logic = 5)
  Source:            exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/op_clk rising

  Data Path: exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0 (exu/alu/shadow_capture_sparc_exu_alu/OUTER_LOOP[0].SHADOW_DFFS[1].s_dff/q_0)
     LUT6:I1->O            2   0.094   0.581  exu/alu/shadow_capture_sparc_exu_alu/chains_outLogicTrst1 (exu/inst_ch_out<1>)
     LUT6:I4->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_7)
     MUXF7:I0->O           1   0.251   0.973  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_5_f7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_5_f7)
     LUT6:I1->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      4.603ns (1.098ns logic, 3.505ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.206ns (Levels of Logic = 5)
  Source:            exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/q_0 (FF)
  Destination:       ch_out<60> (PAD)
  Source Clock:      exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/op_clk rising

  Data Path: exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/q_0 to ch_out<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/q_0 (exu/alu/addsub/shadow_capture_sparc_exu_aluaddsub/OUTER_LOOP[0].SHADOW_DFFS[64].s_dff/q_0)
     LUT6:I4->O            2   0.094   0.581  exu/alu/shadow_capture_sparc_exu_alu/chains_outLogicTrst1 (exu/inst_ch_out<1>)
     LUT6:I4->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_7)
     MUXF7:I0->O           1   0.251   0.973  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_5_f7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2308_5_f7)
     LUT6:I1->O            1   0.094   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<1>LogicTrst (exu/shadow_capture_sparc_exu/routed_child_chains<1>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_60_mux00001 (ch_out<60>)
    ----------------------------------------
    Total                      4.206ns (1.098ns logic, 3.108ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.658ns (Levels of Logic = 5)
  Source:            exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_0 (FF)
  Destination:       ch_out<59> (PAD)
  Source Clock:      exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/op_clk rising

  Data Path: exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_0 to ch_out<59>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_0 (exu/irf/shadow_capture_bw_r_irf/OUTER_LOOP[0].SHADOW_DFFS[34].s_dff/q_0)
     LUT4:I1->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_72 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_72)
     MUXF7:I0->O           2   0.251   0.715  exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_7_f7 (exu/shadow_capture_sparc_exu/c_arb/Mmux__COND_2304_7)
     LUT6:I3->O            1   0.094   0.000  exu/shadow_capture_sparc_exu/c_arb/cout<0>LogicTrst12 (exu/shadow_capture_sparc_exu/c_arb/cout<0>LogicTrst11)
     MUXF7:I0->O           1   0.251   0.973  exu/shadow_capture_sparc_exu/c_arb/cout<0>LogicTrst1_f7 (exu/shadow_capture_sparc_exu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_59_mux00001 (ch_out<59>)
    ----------------------------------------
    Total                      3.658ns (1.255ns logic, 2.403ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk'
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Offset:              4.384ns (Levels of Logic = 5)
  Source:            ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_298 (FF)
  Destination:       ch_out<54> (PAD)
  Source Clock:      ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/op_clk rising

  Data Path: ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_298 to ch_out<54>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.480  ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_298 (ffu/dp/shadow_capture_sparc_ffu_dp/OUTER_LOOP[0].SHADOW_DFFS[449].s_dff/q_298)
     LUT5:I4->O            4   0.094   0.592  ffu/dp/shadow_capture_sparc_ffu_dp/chains_out<2>LogicTrst1 (ffu/inst_ch_out<6>)
     LUT5:I3->O            4   0.094   0.592  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst61 (ffu/shadow_capture_sparc_ffu/c_arb/N41)
     LUT6:I4->O            1   0.094   1.069  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst_SW2 (ffu/shadow_capture_sparc_ffu/c_arb/N76)
     LUT6:I0->O            1   0.094   0.710  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst (ffu/shadow_capture_sparc_ffu/routed_child_chains<0>)
     LUT6:I3->O            0   0.094   0.000  shadow_capture_sparc/chains_out_54_mux00001 (ch_out<54>)
    ----------------------------------------
    Total                      4.384ns (0.941ns logic, 3.443ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk'
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Offset:              4.319ns (Levels of Logic = 4)
  Source:            ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_0 (FF)
  Destination:       ch_out<54> (PAD)
  Source Clock:      ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/op_clk rising

  Data Path: ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_0 to ch_out<54>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_0 (ffu/ctl/shadow_capture_sparc_ffu_ctl/OUTER_LOOP[0].SHADOW_DFFS[253].s_dff/q_0)
     LUT6:I1->O            2   0.094   0.715  ffu/ctl/shadow_capture_sparc_ffu_ctl/chains_out<0>LogicTrst1 (ffu/inst_ch_out<1>)
     LUT6:I3->O            1   0.094   1.069  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst_SW2 (ffu/shadow_capture_sparc_ffu/c_arb/N76)
     LUT6:I0->O            1   0.094   0.710  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst (ffu/shadow_capture_sparc_ffu/routed_child_chains<0>)
     LUT6:I3->O            0   0.094   0.000  shadow_capture_sparc/chains_out_54_mux00001 (ch_out<54>)
    ----------------------------------------
    Total                      4.319ns (0.847ns logic, 3.472ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              4.805ns (Levels of Logic = 5)
  Source:            ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0 (FF)
  Destination:       ch_out<54> (PAD)
  Source Clock:      ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/op_clk rising

  Data Path: ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0 to ch_out<54>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0 (ffu/ctl/visctl/shadow_capture_sparc_ffu_ctl_visctl/OUTER_LOOP[0].SHADOW_DFFS[174].s_dff/q_0)
     LUT5:I1->O            1   0.094   0.576  ffu/ctl/shadow_capture_sparc_ffu_ctl/c_arb/cout<0>LogicTrst11 (ffu/ctl/shadow_capture_sparc_ffu_ctl/routed_child_chains<0>)
     LUT6:I4->O            2   0.094   0.715  ffu/ctl/shadow_capture_sparc_ffu_ctl/chains_out<0>LogicTrst1 (ffu/inst_ch_out<1>)
     LUT6:I3->O            1   0.094   1.069  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst_SW2 (ffu/shadow_capture_sparc_ffu/c_arb/N76)
     LUT6:I0->O            1   0.094   0.710  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst (ffu/shadow_capture_sparc_ffu/routed_child_chains<0>)
     LUT6:I3->O            0   0.094   0.000  shadow_capture_sparc/chains_out_54_mux00001 (ch_out<54>)
    ----------------------------------------
    Total                      4.805ns (0.941ns logic, 3.864ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 4)
  Source:            ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_0 (FF)
  Destination:       ch_out<54> (PAD)
  Source Clock:      ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/op_clk rising

  Data Path: ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_0 to ch_out<54>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.726  ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_0 (ffu/frf/shadow_capture_bw_r_frf/OUTER_LOOP[0].SHADOW_DFFS[166].s_dff/q_0)
     LUT6:I3->O            1   0.094   0.000  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst_SW01 (ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst_SW0)
     MUXF7:I1->O           1   0.254   0.789  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst_SW0_f7 (ffu/shadow_capture_sparc_ffu/c_arb/N74)
     LUT6:I2->O            1   0.094   0.710  ffu/shadow_capture_sparc_ffu/c_arb/cout<0>LogicTrst (ffu/shadow_capture_sparc_ffu/routed_child_chains<0>)
     LUT6:I3->O            0   0.094   0.000  shadow_capture_sparc/chains_out_54_mux00001 (ch_out<54>)
    ----------------------------------------
    Total                      3.232ns (1.007ns logic, 2.225ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.551ns (Levels of Logic = 5)
  Source:            ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/op_clk rising

  Data Path: ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0 (ifu/wseldp/shadow_capture_sparc_ifu_wseldp/OUTER_LOOP[0].SHADOW_DFFS[2].s_dff/q_0)
     LUT5:I0->O            8   0.094   0.614  ifu/wseldp/shadow_capture_sparc_ifu_wseldp/chains_outLogicTrst1 (ifu/inst_ch_out<18>)
     LUT6:I4->O            2   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_643_71 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_3)
     MUXF7:I1->O           1   0.254   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      4.551ns (1.101ns logic, 3.450ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.979ns (Levels of Logic = 7)
  Source:            ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/op_clk rising

  Data Path: ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/q_0 (ifu/imd/shadow_capture_sparc_ifu_imd/OUTER_LOOP[0].SHADOW_DFFS[38].s_dff/q_0)
     LUT2:I0->O            8   0.094   0.518  ifu/imd/shadow_capture_sparc_ifu_imd/chains_outLogicTrst2 (ifu/inst_ch_out<12>)
     LUT3:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_81 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_81)
     MUXF7:I1->O           1   0.254   0.576  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_8_f7 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_8)
     LUT6:I4->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      4.979ns (1.446ns logic, 3.533ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 6)
  Source:            ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/op_clk rising

  Data Path: ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/OUTER_LOOP[0].SHADOW_DFFS[96].s_dff/q_0)
     MUXF7:I0->O           8   0.251   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      4.698ns (1.349ns logic, 3.349ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.635ns (Levels of Logic = 9)
  Source:            ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.789  ifu/ifqctl/mil3/shadow_capture_sparc_ifu_milfsm/chains_outLogicTrst1 (ifu/ifqctl/inst_ch_out<5>)
     LUT5:I1->O            1   0.094   0.789  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst122_SW1 (N3503)
     LUT6:I2->O            1   0.094   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst1771 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177)
     MUXF7:I1->O           8   0.254   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      7.635ns (1.634ns logic, 6.001ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.422ns (Levels of Logic = 9)
  Source:            ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.576  ifu/ifqctl/mil1/shadow_capture_sparc_ifu_milfsm/chains_outLogicTrst1 (ifu/ifqctl/inst_ch_out<4>)
     LUT5:I3->O            1   0.094   0.789  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst122_SW1 (N3503)
     LUT6:I2->O            1   0.094   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst1771 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177)
     MUXF7:I1->O           8   0.254   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      7.422ns (1.634ns logic, 5.788ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.326ns (Levels of Logic = 9)
  Source:            ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.480  ifu/ifqctl/pcxrndrob/shadow_capture_sparc_ifu_rndrob/chains_outLogicTrst1 (ifu/ifqctl/inst_ch_out<6>)
     LUT5:I4->O            1   0.094   0.789  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst122_SW1 (N3503)
     LUT6:I2->O            1   0.094   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst1771 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177)
     MUXF7:I1->O           8   0.254   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      7.326ns (1.634ns logic, 5.692ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.606ns (Levels of Logic = 9)
  Source:            ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.973  ifu/ifqctl/lfsr/shadow_capture_sparc_ifu_lfsr5/chains_outLogicTrst1 (ifu/ifqctl/inst_ch_out<1>)
     LUT6:I1->O            1   0.094   0.576  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst122_SW0 (N3502)
     LUT6:I4->O            1   0.094   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst1771 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177)
     MUXF7:I1->O           8   0.254   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      7.606ns (1.634ns logic, 5.972ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.343ns (Levels of Logic = 9)
  Source:            ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.710  ifu/ifqctl/mil0/shadow_capture_sparc_ifu_milfsm/chains_outLogicTrst1 (ifu/ifqctl/inst_ch_out<2>)
     LUT6:I3->O            1   0.094   0.576  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst122_SW0 (N3502)
     LUT6:I4->O            1   0.094   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst1771 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177)
     MUXF7:I1->O           8   0.254   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      7.343ns (1.634ns logic, 5.709ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.209ns (Levels of Logic = 9)
  Source:            ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.576  ifu/ifqctl/starv_ctr/shadow_capture_sparc_ifu_ctr5/chains_outLogicTrst1 (ifu/ifqctl/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.576  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst122_SW0 (N3502)
     LUT6:I4->O            1   0.094   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst1771 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177)
     MUXF7:I1->O           8   0.254   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      7.209ns (1.634ns logic, 5.575ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.113ns (Levels of Logic = 9)
  Source:            ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/op_clk rising

  Data Path: ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0 (ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/OUTER_LOOP[0].SHADOW_DFFS[10].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.480  ifu/ifqctl/mil2/shadow_capture_sparc_ifu_milfsm/chains_outLogicTrst1 (ifu/ifqctl/inst_ch_out<3>)
     LUT6:I5->O            1   0.094   0.576  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst122_SW0 (N3502)
     LUT6:I4->O            1   0.094   0.000  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst1771 (ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177)
     MUXF7:I1->O           8   0.254   1.011  ifu/ifqctl/shadow_capture_sparc_ifu_ifqctl/chains_outLogicTrst177_f7 (ifu/inst_ch_out<11>)
     LUT6:I1->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      7.113ns (1.634ns logic, 5.479ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk'
  Total number of paths / destination ports: 30 / 11
-------------------------------------------------------------------------
Offset:              5.514ns (Levels of Logic = 6)
  Source:            ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_504 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/op_clk rising

  Data Path: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_504 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.480  ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_504 (ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[1].SHADOW_DFFS[686].s_dff/q_504)
     LUT5:I4->O            8   0.094   1.011  ifu/fdp/shadow_capture_sparc_ifu_fdp/chains_out<3>LogicTrst1 (ifu/inst_ch_out<10>)
     LUT6:I1->O            1   0.094   0.973  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_91 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_91)
     LUT6:I1->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      5.514ns (1.192ns logic, 4.322ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.352ns (Levels of Logic = 6)
  Source:            ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/op_clk rising

  Data Path: ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0 (ifu/invctl/shadow_capture_sparc_ifu_invctl/OUTER_LOOP[0].SHADOW_DFFS[15].s_dff/q_0)
     LUT6:I0->O            8   0.094   0.518  ifu/invctl/shadow_capture_sparc_ifu_invctl/chains_outLogicTrst1 (ifu/inst_ch_out<13>)
     LUT6:I5->O            1   0.094   0.710  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9)
     LUT6:I3->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      5.352ns (1.192ns logic, 4.160ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.755ns (Levels of Logic = 6)
  Source:            ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/op_clk rising

  Data Path: ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.496  ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/q_0 (ifu/sscan/shadow_capture_sparc_ifu_sscan/OUTER_LOOP[0].SHADOW_DFFS[94].s_dff/q_0)
     LUT2:I1->O            5   0.094   0.995  ifu/sscan/shadow_capture_sparc_ifu_sscan/chains_outLogicTrst1 (ifu/inst_ch_out<16>)
     LUT6:I1->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      4.755ns (1.195ns logic, 3.560ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              5.026ns (Levels of Logic = 6)
  Source:            ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/op_clk rising

  Data Path: ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0 (ifu/mbist/shadow_capture_sparc_ifu_mbist/OUTER_LOOP[0].SHADOW_DFFS[312].s_dff/q_0)
     LUT5:I4->O            8   0.094   0.518  ifu/mbist/shadow_capture_sparc_ifu_mbist/chains_out<0>LogicTrst1 (ifu/inst_ch_out<14>)
     LUT6:I5->O            1   0.094   0.973  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_91 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_91)
     LUT6:I1->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      5.026ns (1.192ns logic, 3.834ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              8.142ns (Levels of Logic = 9)
  Source:            ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/op_clk rising

  Data Path: ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_0 (ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/OUTER_LOOP[0].SHADOW_DFFS[8].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.973  ifu/swl/compl/shadow_capture_sparc_ifu_thrcmpl/chains_outLogicTrst1 (ifu/swl/inst_ch_out<1>)
     LUT6:I1->O            1   0.094   0.973  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst_SW4 (N2999)
     LUT6:I1->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst (ifu/swl/shadow_capture_sparc_ifu_swl/routed_child_chains)
     LUT6:I0->O            6   0.094   0.507  ifu/swl/shadow_capture_sparc_ifu_swl/chains_outLogicTrst (ifu/inst_ch_out<17>)
     LUT6:I5->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      8.142ns (1.477ns logic, 6.665ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.879ns (Levels of Logic = 9)
  Source:            ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.710  ifu/swl/thrfsm0/shadow_capture_sparc_ifu_thrfsm/chains_outLogicTrst1 (ifu/swl/inst_ch_out<2>)
     LUT6:I3->O            1   0.094   0.973  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst_SW4 (N2999)
     LUT6:I1->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst (ifu/swl/shadow_capture_sparc_ifu_swl/routed_child_chains)
     LUT6:I0->O            6   0.094   0.507  ifu/swl/shadow_capture_sparc_ifu_swl/chains_outLogicTrst (ifu/inst_ch_out<17>)
     LUT6:I5->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      7.879ns (1.477ns logic, 6.402ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.252ns (Levels of Logic = 9)
  Source:            ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/op_clk rising

  Data Path: ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_0 (ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/OUTER_LOOP[0].SHADOW_DFFS[20].s_dff/q_0)
     LUT2:I0->O            1   0.094   0.576  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_outLogicTrst2 (ifu/swl/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.973  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst_SW4 (N2999)
     LUT6:I1->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst (ifu/swl/shadow_capture_sparc_ifu_swl/routed_child_chains)
     LUT6:I0->O            6   0.094   0.507  ifu/swl/shadow_capture_sparc_ifu_swl/chains_outLogicTrst (ifu/inst_ch_out<17>)
     LUT6:I5->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      7.252ns (1.477ns logic, 5.775ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.649ns (Levels of Logic = 9)
  Source:            ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.480  ifu/swl/thrfsm2/shadow_capture_sparc_ifu_thrfsm/chains_outLogicTrst1 (ifu/swl/inst_ch_out<3>)
     LUT6:I5->O            1   0.094   0.973  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst_SW4 (N2999)
     LUT6:I1->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst (ifu/swl/shadow_capture_sparc_ifu_swl/routed_child_chains)
     LUT6:I0->O            6   0.094   0.507  ifu/swl/shadow_capture_sparc_ifu_swl/chains_outLogicTrst (ifu/inst_ch_out<17>)
     LUT6:I5->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      7.649ns (1.477ns logic, 6.172ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.891ns (Levels of Logic = 8)
  Source:            ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.789  ifu/swl/thrfsm3/shadow_capture_sparc_ifu_thrfsm/chains_outLogicTrst1 (ifu/swl/inst_ch_out<5>)
     LUT6:I2->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst (ifu/swl/shadow_capture_sparc_ifu_swl/routed_child_chains)
     LUT6:I0->O            6   0.094   0.507  ifu/swl/shadow_capture_sparc_ifu_swl/chains_outLogicTrst (ifu/inst_ch_out<17>)
     LUT6:I5->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      6.891ns (1.383ns logic, 5.508ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.678ns (Levels of Logic = 8)
  Source:            ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.576  ifu/swl/thrfsm1/shadow_capture_sparc_ifu_thrfsm/chains_outLogicTrst1 (ifu/swl/inst_ch_out<4>)
     LUT6:I4->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/coutLogicTrst (ifu/swl/shadow_capture_sparc_ifu_swl/routed_child_chains)
     LUT6:I0->O            6   0.094   0.507  ifu/swl/shadow_capture_sparc_ifu_swl/chains_outLogicTrst (ifu/inst_ch_out<17>)
     LUT6:I5->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      6.678ns (1.383ns logic, 5.295ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.256ns (Levels of Logic = 6)
  Source:            ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0 (FF)
  Destination:       ch_out<45> (PAD)
  Source Clock:      ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/op_clk rising

  Data Path: ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0 to ch_out<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0 (ifu/swl/shadow_capture_sparc_ifu_swl/OUTER_LOOP[0].SHADOW_DFFS[138].s_dff/q_0)
     LUT6:I5->O            6   0.094   0.507  ifu/swl/shadow_capture_sparc_ifu_swl/chains_outLogicTrst (ifu/inst_ch_out<17>)
     LUT6:I5->O            3   0.094   0.491  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_667_6 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_635_11)
     LUT6:I5->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst211 (ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst21)
     LUT6:I2->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102_G (N6070)
     MUXF7:I1->O           1   0.254   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<2>LogicTrst102 (ifu/shadow_capture_sparc_ifu/routed_child_chains<2>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_45_mux00001 (ch_out<45>)
    ----------------------------------------
    Total                      4.256ns (1.195ns logic, 3.061ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.758ns (Levels of Logic = 6)
  Source:            ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/op_clk rising

  Data Path: ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0 (ifu/fdp/shadow_capture_sparc_ifu_fdp/OUTER_LOOP[0].SHADOW_DFFS[33].s_dff/q_0)
     LUT5:I4->O            7   0.094   0.743  ifu/fdp/shadow_capture_sparc_ifu_fdp/chains_out<0>LogicTrst1 (ifu/inst_ch_out<7>)
     LUT6:I3->O            1   0.094   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_10)
     LUT6:I5->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      4.758ns (1.192ns logic, 3.566ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              5.475ns (Levels of Logic = 6)
  Source:            ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/op_clk rising

  Data Path: ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0 (ifu/fcl/shadow_capture_sparc_ifu_fcl/OUTER_LOOP[0].SHADOW_DFFS[274].s_dff/q_0)
     LUT6:I1->O            6   0.094   0.737  ifu/fcl/shadow_capture_sparc_ifu_fcl/chains_out<0>LogicTrst1 (ifu/inst_ch_out<5>)
     LUT6:I3->O            1   0.094   0.710  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9)
     LUT6:I3->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      5.475ns (1.192ns logic, 4.283ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              6.145ns (Levels of Logic = 7)
  Source:            ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (ifu/fcl/starv_ctr/shadow_capture_sparc_ifu_ctr5/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.480  ifu/fcl/shadow_capture_sparc_ifu_fcl/c_arb/cout<0>LogicTrst1 (ifu/fcl/shadow_capture_sparc_ifu_fcl/routed_child_chains<0>)
     LUT6:I5->O            6   0.094   0.737  ifu/fcl/shadow_capture_sparc_ifu_fcl/chains_out<0>LogicTrst1 (ifu/inst_ch_out<5>)
     LUT6:I3->O            1   0.094   0.710  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9)
     LUT6:I3->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      6.145ns (1.286ns logic, 4.859ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              4.859ns (Levels of Logic = 7)
  Source:            ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_173 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/op_clk rising

  Data Path: ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_173 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.480  ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_173 (ifu/errdp/shadow_capture_sparc_ifu_errdp/OUTER_LOOP[0].SHADOW_DFFS[346].s_dff/q_173)
     LUT5:I4->O            5   0.094   0.502  ifu/errdp/shadow_capture_sparc_ifu_errdp/chains_out<1>LogicTrst1 (ifu/inst_ch_out<4>)
     LUT4:I3->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_82 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_82)
     MUXF7:I0->O           1   0.251   0.576  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_8_f7 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_8)
     LUT6:I4->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      4.859ns (1.443ns logic, 3.416ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.191ns (Levels of Logic = 6)
  Source:            ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/op_clk rising

  Data Path: ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0 (ifu/errctl/shadow_capture_sparc_ifu_errctl/OUTER_LOOP[0].SHADOW_DFFS[227].s_dff/q_0)
     LUT2:I0->O            3   0.094   0.587  ifu/errctl/shadow_capture_sparc_ifu_errctl/chains_outLogicTrst2 (ifu/inst_ch_out<2>)
     LUT6:I4->O            1   0.094   0.973  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_91 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_91)
     LUT6:I1->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      5.191ns (1.192ns logic, 3.999ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.922ns (Levels of Logic = 6)
  Source:            ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/op_clk rising

  Data Path: ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0 (ifu/dec/shadow_capture_sparc_ifu_dec/OUTER_LOOP[0].SHADOW_DFFS[42].s_dff/q_0)
     LUT2:I0->O            2   0.094   0.581  ifu/dec/shadow_capture_sparc_ifu_dec/chains_outLogicTrst2 (ifu/inst_ch_out<1>)
     LUT6:I4->O            1   0.094   0.710  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_9)
     LUT6:I3->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      4.922ns (1.192ns logic, 3.730ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.498ns (Levels of Logic = 6)
  Source:            ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0 (FF)
  Destination:       ch_out<43> (PAD)
  Source Clock:      ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/op_clk rising

  Data Path: ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0 to ch_out<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0 (ifu/dcl/shadow_capture_sparc_ifu_dcl/OUTER_LOOP[0].SHADOW_DFFS[45].s_dff/q_0)
     LUT4:I1->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_82 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_82)
     MUXF7:I0->O           1   0.251   0.576  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_8_f7 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_8)
     LUT6:I4->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_4)
     MUXF7:I0->O           1   0.251   1.069  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_627_2_f7 (ifu/shadow_capture_sparc_ifu/c_arb/_COND_627)
     LUT6:I0->O            1   0.094   0.789  ifu/shadow_capture_sparc_ifu/c_arb/cout<0>LogicTrst (ifu/shadow_capture_sparc_ifu/routed_child_chains<0>)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_43_mux00001 (ch_out<43>)
    ----------------------------------------
    Total                      4.498ns (1.349ns logic, 3.149ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.359ns (Levels of Logic = 1)
  Source:            lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/q_0 (FF)
  Destination:       ch_out<41> (PAD)
  Source Clock:      lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/op_clk rising

  Data Path: lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/q_0 to ch_out<41>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/q_0 (lsu/qdp2/shadow_capture_lsu_qdp2/OUTER_LOOP[0].SHADOW_DFFS[577].s_dff/q_0)
     LUT5:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_41_mux000011 (ch_out<41>)
    ----------------------------------------
    Total                      1.359ns (0.565ns logic, 0.794ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.354ns (Levels of Logic = 1)
  Source:            lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/q_486 (FF)
  Destination:       ch_out<37> (PAD)
  Source Clock:      lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/op_clk rising

  Data Path: lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/q_486 to ch_out<37>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.789  lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/q_486 (lsu/qdp1/shadow_capture_lsu_qdp1/OUTER_LOOP[0].SHADOW_DFFS[731].s_dff/q_486)
     LUT5:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_37_mux000011 (ch_out<37>)
    ----------------------------------------
    Total                      1.354ns (0.565ns logic, 0.789ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.359ns (Levels of Logic = 1)
  Source:            lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/q_0 (FF)
  Destination:       ch_out<34> (PAD)
  Source Clock:      lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/op_clk rising

  Data Path: lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/q_0 to ch_out<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/q_0 (lsu/qctl2/shadow_capture_lsu_qctl2/OUTER_LOOP[0].SHADOW_DFFS[136].s_dff/q_0)
     LUT5:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_34_mux000011 (ch_out<34>)
    ----------------------------------------
    Total                      1.359ns (0.565ns logic, 0.794ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.610ns (Levels of Logic = 2)
  Source:            lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/q_0 (FF)
  Destination:       ch_out<30> (PAD)
  Source Clock:      lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/op_clk rising

  Data Path: lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/q_0 to ch_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/q_0 (lsu/qctl1/shadow_capture_lsu_qctl1/OUTER_LOOP[0].SHADOW_DFFS[334].s_dff/q_0)
     LUT6:I2->O            1   0.094   0.000  shadow_capture_sparc/chains_out_30_mux000012 (shadow_capture_sparc/chains_out_30_mux000011)
     MUXF7:I0->O           0   0.251   0.000  shadow_capture_sparc/chains_out_30_mux00001_f7 (ch_out<30>)
    ----------------------------------------
    Total                      1.610ns (0.816ns logic, 0.794ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.534ns (Levels of Logic = 4)
  Source:            lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<31> (PAD)
  Source Clock:      lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.973  lsu/qctl1/l2bank3_qmon/shadow_capture_lsu_pcx_qmon/chains_outLogicTrst1 (lsu/qctl1/inst_ch_out<3>)
     LUT6:I1->O            1   0.094   0.576  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<1>LogicTrst1 (lsu/qctl1/shadow_capture_lsu_qctl1/routed_child_chains<1>)
     LUT6:I4->O            1   0.094   0.000  shadow_capture_sparc/chains_out_31_mux000011 (shadow_capture_sparc/chains_out_31_mux00001)
     MUXF7:I1->O           0   0.254   0.000  shadow_capture_sparc/chains_out_31_mux00001_f7 (ch_out<31>)
    ----------------------------------------
    Total                      3.534ns (1.007ns logic, 2.527ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.350ns (Levels of Logic = 4)
  Source:            lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<31> (PAD)
  Source Clock:      lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.789  lsu/qctl1/l2bank1_qmon/shadow_capture_lsu_pcx_qmon/chains_outLogicTrst1 (lsu/qctl1/inst_ch_out<1>)
     LUT6:I2->O            1   0.094   0.576  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<1>LogicTrst1 (lsu/qctl1/shadow_capture_lsu_qctl1/routed_child_chains<1>)
     LUT6:I4->O            1   0.094   0.000  shadow_capture_sparc/chains_out_31_mux000011 (shadow_capture_sparc/chains_out_31_mux00001)
     MUXF7:I1->O           0   0.254   0.000  shadow_capture_sparc/chains_out_31_mux00001_f7 (ch_out<31>)
    ----------------------------------------
    Total                      3.350ns (1.007ns logic, 2.343ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.233ns (Levels of Logic = 4)
  Source:            lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (FF)
  Destination:       ch_out<31> (PAD)
  Source Clock:      lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 to ch_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.576  lsu/qctl1/ld4_rrobin/shadow_capture_lsu_rrobin_picker2/chains_outLogicTrst1 (lsu/qctl1/inst_ch_out<5>)
     LUT6:I4->O            1   0.094   0.576  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<1>LogicTrst1 (lsu/qctl1/shadow_capture_lsu_qctl1/routed_child_chains<1>)
     LUT6:I4->O            1   0.094   0.000  shadow_capture_sparc/chains_out_31_mux000011 (shadow_capture_sparc/chains_out_31_mux00001)
     MUXF7:I1->O           0   0.254   0.000  shadow_capture_sparc/chains_out_31_mux00001_f7 (ch_out<31>)
    ----------------------------------------
    Total                      3.233ns (1.007ns logic, 2.226ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.998ns (Levels of Logic = 5)
  Source:            lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<30> (PAD)
  Source Clock:      lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (lsu/qctl1/l2bank0_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.000  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst_SW0_F (N6071)
     MUXF7:I0->O           1   0.251   0.973  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst_SW0 (lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/N21)
     LUT6:I1->O            1   0.094   0.789  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst (lsu/qctl1/shadow_capture_lsu_qctl1/routed_child_chains<0>)
     LUT6:I2->O            1   0.094   0.000  shadow_capture_sparc/chains_out_30_mux000011 (shadow_capture_sparc/chains_out_30_mux00001)
     MUXF7:I1->O           0   0.254   0.000  shadow_capture_sparc/chains_out_30_mux00001_f7 (ch_out<30>)
    ----------------------------------------
    Total                      3.998ns (1.258ns logic, 2.740ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.001ns (Levels of Logic = 5)
  Source:            lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<30> (PAD)
  Source Clock:      lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (lsu/qctl1/fpiobridge_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.000  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst_SW0_G (N6072)
     MUXF7:I1->O           1   0.254   0.973  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst_SW0 (lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/N21)
     LUT6:I1->O            1   0.094   0.789  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst (lsu/qctl1/shadow_capture_lsu_qctl1/routed_child_chains<0>)
     LUT6:I2->O            1   0.094   0.000  shadow_capture_sparc/chains_out_30_mux000011 (shadow_capture_sparc/chains_out_30_mux00001)
     MUXF7:I1->O           0   0.254   0.000  shadow_capture_sparc/chains_out_30_mux00001_f7 (ch_out<30>)
    ----------------------------------------
    Total                      4.001ns (1.261ns logic, 2.740ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.659ns (Levels of Logic = 4)
  Source:            lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (FF)
  Destination:       ch_out<30> (PAD)
  Source Clock:      lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/op_clk rising

  Data Path: lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 to ch_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0 (lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/OUTER_LOOP[0].SHADOW_DFFS[6].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.789  lsu/qctl1/misc4_rrobin/shadow_capture_lsu_rrobin_picker2/chains_outLogicTrst1 (lsu/qctl1/inst_ch_out<6>)
     LUT6:I2->O            1   0.094   0.789  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst (lsu/qctl1/shadow_capture_lsu_qctl1/routed_child_chains<0>)
     LUT6:I2->O            1   0.094   0.000  shadow_capture_sparc/chains_out_30_mux000011 (shadow_capture_sparc/chains_out_30_mux00001)
     MUXF7:I1->O           0   0.254   0.000  shadow_capture_sparc/chains_out_30_mux00001_f7 (ch_out<30>)
    ----------------------------------------
    Total                      3.659ns (1.007ns logic, 2.652ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.350ns (Levels of Logic = 4)
  Source:            lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (FF)
  Destination:       ch_out<30> (PAD)
  Source Clock:      lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/op_clk rising

  Data Path: lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 to ch_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0 (lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/OUTER_LOOP[0].SHADOW_DFFS[3].s_dff/q_0)
     LUT5:I0->O            1   0.094   0.576  lsu/qctl1/l2bank2_qmon/shadow_capture_lsu_pcx_qmon/chains_outLogicTrst1 (lsu/qctl1/inst_ch_out<2>)
     LUT6:I4->O            1   0.094   0.789  lsu/qctl1/shadow_capture_lsu_qctl1/c_arb/cout<0>LogicTrst (lsu/qctl1/shadow_capture_lsu_qctl1/routed_child_chains<0>)
     LUT6:I2->O            1   0.094   0.000  shadow_capture_sparc/chains_out_30_mux000011 (shadow_capture_sparc/chains_out_30_mux00001)
     MUXF7:I1->O           0   0.254   0.000  shadow_capture_sparc/chains_out_30_mux00001_f7 (ch_out<30>)
    ----------------------------------------
    Total                      3.350ns (1.007ns logic, 2.343ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.050ns (Levels of Logic = 1)
  Source:            lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/q_0 (FF)
  Destination:       ch_out<29> (PAD)
  Source Clock:      lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/op_clk rising

  Data Path: lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/q_0 to ch_out<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/q_0 (lsu/excpctl/shadow_capture_lsu_excpctl/OUTER_LOOP[0].SHADOW_DFFS[104].s_dff/q_0)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_29_mux000011 (ch_out<29>)
    ----------------------------------------
    Total                      1.050ns (0.565ns logic, 0.485ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.359ns (Levels of Logic = 1)
  Source:            lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/q_0 (FF)
  Destination:       ch_out<26> (PAD)
  Source Clock:      lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/op_clk rising

  Data Path: lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/q_0 to ch_out<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/q_0 (lsu/dctldp/shadow_capture_lsu_dctldp/OUTER_LOOP[0].SHADOW_DFFS[719].s_dff/q_0)
     LUT5:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_26_mux000011 (ch_out<26>)
    ----------------------------------------
    Total                      1.359ns (0.565ns logic, 0.794ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.213ns (Levels of Logic = 2)
  Source:            lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/q_0 (FF)
  Destination:       ch_out<23> (PAD)
  Source Clock:      lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/op_clk rising

  Data Path: lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/q_0 to ch_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/q_0 (lsu/dctl/shadow_capture_lsu_dctl/OUTER_LOOP[0].SHADOW_DFFS[667].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.480  shadow_capture_sparc/chains_out_23_mux00001_SW0 (N5979)
     LUT6:I5->O            0   0.094   0.000  shadow_capture_sparc/chains_out_23_mux00001 (ch_out<23>)
    ----------------------------------------
    Total                      2.213ns (0.659ns logic, 1.554ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.443ns (Levels of Logic = 2)
  Source:            lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (FF)
  Destination:       ch_out<23> (PAD)
  Source Clock:      lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/op_clk rising

  Data Path: lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 to ch_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0 (lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/OUTER_LOOP[0].SHADOW_DFFS[5].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.710  lsu/dctl/lfsr/shadow_capture_lsu_dcache_lfsr/chains_outLogicTrst1 (lsu/dctl/inst_ch_out)
     LUT6:I3->O            0   0.094   0.000  shadow_capture_sparc/chains_out_23_mux00001 (ch_out<23>)
    ----------------------------------------
    Total                      2.443ns (0.659ns logic, 1.784ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.359ns (Levels of Logic = 1)
  Source:            lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/q_0 (FF)
  Destination:       ch_out<22> (PAD)
  Source Clock:      lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/op_clk rising

  Data Path: lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/q_0 to ch_out<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/q_0 (lsu/dcdp/shadow_capture_lsu_dcdp/OUTER_LOOP[0].SHADOW_DFFS[90].s_dff/q_0)
     LUT5:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_22_mux000011 (ch_out<22>)
    ----------------------------------------
    Total                      1.359ns (0.565ns logic, 0.794ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.359ns (Levels of Logic = 1)
  Source:            lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (FF)
  Destination:       ch_out<21> (PAD)
  Source Clock:      lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 to ch_out<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (lsu/stb_data/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0)
     LUT6:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_21_mux00001 (ch_out<21>)
    ----------------------------------------
    Total                      1.359ns (0.565ns logic, 0.794ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk'
  Total number of paths / destination ports: 20 / 7
-------------------------------------------------------------------------
Offset:              3.867ns (Levels of Logic = 5)
  Source:            spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/op_clk rising

  Data Path: spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.471   0.737  spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_0 (spu/spu_madp/shadow_capture_spu_madp/OUTER_LOOP[0].SHADOW_DFFS[842].s_dff/q_0)
     LUT6:I3->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_3 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_3)
     MUXF7:I1->O           1   0.254   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      3.867ns (1.101ns logic, 2.766ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              4.690ns (Levels of Logic = 6)
  Source:            spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/op_clk rising

  Data Path: spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0 (spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/OUTER_LOOP[0].SHADOW_DFFS[392].s_dff/q_0)
     LUT5:I4->O            3   0.094   0.984  spu/spu_lsurpt1/shadow_capture_spu_lsurpt1/chains_out<0>LogicTrst1 (spu/inst_ch_out<2>)
     LUT6:I1->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      4.690ns (1.192ns logic, 3.498ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.718ns (Levels of Logic = 9)
  Source:            spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 (spu/spu_ctl/spu_maexp/shadow_capture_spu_maexp/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW12 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW11)
     MUXF7:I0->O           1   0.251   0.789  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW1_f7 (N5415)
     LUT6:I2->O            1   0.094   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst (spu/spu_ctl/shadow_capture_spu_ctl/routed_child_chains<1>)
     LUT5:I4->O            2   0.094   0.715  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<1>LogicTrst1 (spu/inst_ch_out<1>)
     LUT6:I3->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      6.718ns (1.631ns logic, 5.087ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.132ns (Levels of Logic = 9)
  Source:            spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_0 (spu/spu_ctl/spu_mast/shadow_capture_spu_mast/OUTER_LOOP[0].SHADOW_DFFS[18].s_dff/q_0)
     LUT2:I1->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW11 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW1)
     MUXF7:I1->O           1   0.254   0.789  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW1_f7 (N5415)
     LUT6:I2->O            1   0.094   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst (spu/spu_ctl/shadow_capture_spu_ctl/routed_child_chains<1>)
     LUT5:I4->O            2   0.094   0.715  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<1>LogicTrst1 (spu/inst_ch_out<1>)
     LUT6:I3->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      6.132ns (1.634ns logic, 4.498ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.916ns (Levels of Logic = 9)
  Source:            spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/q_0 (spu/spu_ctl/spu_maaeqb/shadow_capture_spu_maaeqb/OUTER_LOOP[0].SHADOW_DFFS[31].s_dff/q_0)
     LUT2:I1->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW02 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW01)
     MUXF7:I0->O           1   0.251   0.576  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW0_f7 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/N21)
     LUT6:I4->O            1   0.094   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst (spu/spu_ctl/shadow_capture_spu_ctl/routed_child_chains<1>)
     LUT5:I4->O            2   0.094   0.715  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<1>LogicTrst1 (spu/inst_ch_out<1>)
     LUT6:I3->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      5.916ns (1.631ns logic, 4.285ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.508ns (Levels of Logic = 9)
  Source:            spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 (spu/spu_ctl/spu_mamul/shadow_capture_spu_mamul/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW01 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW0)
     MUXF7:I1->O           1   0.254   0.576  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst_SW0_f7 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/N21)
     LUT6:I4->O            1   0.094   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<1>LogicTrst (spu/spu_ctl/shadow_capture_spu_ctl/routed_child_chains<1>)
     LUT5:I4->O            2   0.094   0.715  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<1>LogicTrst1 (spu/inst_ch_out<1>)
     LUT6:I3->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      6.508ns (1.634ns logic, 4.874ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.597ns (Levels of Logic = 9)
  Source:            spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.721  spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_0 (spu/spu_ctl/spu_maaddr/shadow_capture_spu_maaddr/OUTER_LOOP[0].SHADOW_DFFS[154].s_dff/q_0)
     LUT5:I2->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW31 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW3)
     MUXF7:I1->O           1   0.254   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW3_f7 (N3499)
     LUT6:I5->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst12 (spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst11)
     MUXF7:I0->O           1   0.251   0.576  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst1_f7 (spu/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      5.597ns (1.791ns logic, 3.806ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              6.351ns (Levels of Logic = 10)
  Source:            spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_0 (spu/spu_ctl/spu_wen/shadow_capture_spu_wen/OUTER_LOOP[0].SHADOW_DFFS[22].s_dff/q_0)
     LUT2:I0->O            3   0.094   0.800  spu/spu_ctl/spu_wen/shadow_capture_spu_wen/chains_outLogicTrst1 (spu/spu_ctl/inst_ch_out<8>)
     LUT5:I1->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW31 (spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW3)
     MUXF7:I1->O           1   0.254   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW3_f7 (N3499)
     LUT6:I5->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst12 (spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst11)
     MUXF7:I0->O           1   0.251   0.576  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst1_f7 (spu/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      6.351ns (1.885ns logic, 4.466ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.198ns (Levels of Logic = 8)
  Source:            spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.341  spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_0 (spu/spu_ctl/spu_mactl/shadow_capture_spu_mactl/OUTER_LOOP[0].SHADOW_DFFS[131].s_dff/q_0)
     MUXF7:S->O            1   0.329   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW3_f7 (N3499)
     LUT6:I5->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst12 (spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst11)
     MUXF7:I0->O           1   0.251   0.576  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst1_f7 (spu/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      5.198ns (1.772ns logic, 3.426ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.369ns (Levels of Logic = 9)
  Source:            spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0 (spu/spu_ctl/spu_mald/shadow_capture_spu_mald/OUTER_LOOP[0].SHADOW_DFFS[7].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.576  spu/spu_ctl/spu_mald/shadow_capture_spu_mald/chains_outLogicTrst1 (spu/spu_ctl/inst_ch_out<4>)
     LUT6:I4->O            1   0.094   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW4 (N3500)
     LUT6:I5->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst11 (spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst1)
     MUXF7:I1->O           1   0.254   0.576  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst1_f7 (spu/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      6.369ns (1.634ns logic, 4.735ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 8)
  Source:            spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_0 (FF)
  Destination:       ch_out<14> (PAD)
  Source Clock:      spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/op_clk rising

  Data Path: spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_0 to ch_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_0 (spu/spu_ctl/spu_mared/shadow_capture_spu_mared/OUTER_LOOP[0].SHADOW_DFFS[37].s_dff/q_0)
     LUT6:I5->O            1   0.094   0.480  spu/spu_ctl/shadow_capture_spu_ctl/c_arb/cout<0>LogicTrst_SW4 (N3500)
     LUT6:I5->O            1   0.094   0.000  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst11 (spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst1)
     MUXF7:I1->O           1   0.254   0.576  spu/spu_ctl/shadow_capture_spu_ctl/chains_out<0>LogicTrst1_f7 (spu/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.000  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4 (spu/shadow_capture_spu/c_arb/Mmux__COND_3453_4)
     MUXF7:I0->O           1   0.251   0.576  spu/shadow_capture_spu/c_arb/Mmux__COND_3453_2_f7 (spu/shadow_capture_spu/c_arb/_COND_3453)
     LUT5:I3->O            1   0.094   0.480  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst_SW0 (spu/shadow_capture_spu/c_arb/N41)
     LUT6:I5->O            1   0.094   0.973  spu/shadow_capture_spu/c_arb/cout<0>LogicTrst (spu/shadow_capture_spu/routed_child_chains<0>)
     LUT6:I1->O            0   0.094   0.000  shadow_capture_sparc/chains_out_14_mux00001 (ch_out<14>)
    ----------------------------------------
    Total                      5.110ns (1.540ns logic, 3.570ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk'
  Total number of paths / destination ports: 28 / 14
-------------------------------------------------------------------------
Offset:              3.246ns (Levels of Logic = 5)
  Source:            tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_0 (FF)
  Destination:       ch_out<3> (PAD)
  Source Clock:      tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/op_clk rising

  Data Path: tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_0 to ch_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   0.502  tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_0 (tlu/tdp/shadow_capture_tlu_tdp/OUTER_LOOP[0].SHADOW_DFFS[771].s_dff/q_0)
     LUT5:I4->O            3   0.094   0.587  tlu/tdp/shadow_capture_tlu_tdp/chains_out<0>LogicTrst2 (tlu/inst_ch_out<17>)
     LUT6:I4->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_6 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_6)
     MUXF7:I1->O           1   0.254   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<3>LogicTrst1 (tlu/shadow_capture_tlu/routed_child_chains<3>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_3_mux000011 (ch_out<3>)
    ----------------------------------------
    Total                      3.246ns (1.101ns logic, 2.145ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk'
  Total number of paths / destination ports: 27 / 14
-------------------------------------------------------------------------
Offset:              3.639ns (Levels of Logic = 5)
  Source:            tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/q_0 (FF)
  Destination:       ch_out<2> (PAD)
  Source Clock:      tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/op_clk rising

  Data Path: tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/q_0 to ch_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/q_0 (tlu/mmu_dp/shadow_capture_tlu_mmu_dp/OUTER_LOOP[0].SHADOW_DFFS[912].s_dff/q_0)
     LUT5:I4->O            6   0.094   1.000  tlu/mmu_dp/shadow_capture_tlu_mmu_dp/chains_out<0>LogicTrst1 (tlu/inst_ch_out<10>)
     LUT6:I1->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<2>LogicTrst (tlu/shadow_capture_tlu/routed_child_chains<2>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_2_mux000011 (ch_out<2>)
    ----------------------------------------
    Total                      3.639ns (1.098ns logic, 2.541ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              3.400ns (Levels of Logic = 4)
  Source:            tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/q_0 (FF)
  Destination:       ch_out<8> (PAD)
  Source Clock:      tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/op_clk rising

  Data Path: tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/q_0 to ch_out<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   0.598  tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/q_0 (tlu/tlu_pib/shadow_capture_tlu_pib/OUTER_LOOP[0].SHADOW_DFFS[53].s_dff/q_0)
     LUT2:I0->O            5   0.094   0.995  tlu/tlu_pib/shadow_capture_tlu_pib/chains_outLogicTrst2 (tlu/inst_ch_out<14>)
     LUT6:I1->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<8>LogicTrst40 (tlu/shadow_capture_tlu/c_arb/cout<8>LogicTrst40)
     LUT6:I5->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<8>LogicTrst101 (tlu/shadow_capture_tlu/c_arb/cout<8>LogicTrst101)
     LUT6:I5->O            0   0.094   0.000  shadow_capture_sparc/chains_out_8_mux000011 (ch_out<8>)
    ----------------------------------------
    Total                      3.400ns (0.847ns logic, 2.553ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 5)
  Source:            tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/q_0 (FF)
  Destination:       ch_out<4> (PAD)
  Source Clock:      tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/op_clk rising

  Data Path: tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/q_0 to ch_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.491  tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/q_0 (tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/OUTER_LOOP[0].SHADOW_DFFS[270].s_dff/q_0)
     LUT5:I4->O            4   0.094   0.989  tlu/mmu_ctl/shadow_capture_tlu_mmu_ctl/chains_out<0>LogicTrst1 (tlu/inst_ch_out<8>)
     LUT6:I1->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3080_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3080_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3080_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3080_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<4>LogicTrst1 (tlu/shadow_capture_tlu/routed_child_chains<4>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_4_mux000011 (ch_out<4>)
    ----------------------------------------
    Total                      3.634ns (1.098ns logic, 2.536ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.623ns (Levels of Logic = 5)
  Source:            tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/q_175 (FF)
  Destination:       ch_out<3> (PAD)
  Source Clock:      tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/op_clk rising

  Data Path: tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/q_175 to ch_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/q_175 (tlu/misctl/shadow_capture_tlu_misctl/OUTER_LOOP[0].SHADOW_DFFS[350].s_dff/q_175)
     LUT5:I4->O            3   0.094   0.984  tlu/misctl/shadow_capture_tlu_misctl/chains_out<1>LogicTrst1 (tlu/inst_ch_out<7>)
     LUT6:I1->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3076_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<3>LogicTrst1 (tlu/shadow_capture_tlu/routed_child_chains<3>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_3_mux000011 (ch_out<3>)
    ----------------------------------------
    Total                      3.623ns (1.098ns logic, 2.525ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.360ns (Levels of Logic = 5)
  Source:            tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/q_0 (FF)
  Destination:       ch_out<3> (PAD)
  Source Clock:      tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/op_clk rising

  Data Path: tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/q_0 to ch_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/q_0 (tlu/tlu_hyperv/shadow_capture_tlu_hyperv/OUTER_LOOP[0].SHADOW_DFFS[103].s_dff/q_0)
     LUT2:I1->O            3   0.094   0.721  tlu/tlu_hyperv/shadow_capture_tlu_hyperv/chains_outLogicTrst1 (tlu/inst_ch_out<5>)
     LUT6:I3->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<1>LogicTrst (tlu/shadow_capture_tlu/routed_child_chains<1>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_1_mux000011 (ch_out<1>)
    ----------------------------------------
    Total                      3.360ns (1.098ns logic, 2.262ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.229ns (Levels of Logic = 5)
  Source:            tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (FF)
  Destination:       ch_out<2> (PAD)
  Source Clock:      tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 to ch_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0)
     LUT2:I1->O            3   0.094   0.587  tlu/tlu_scpd/shadow_capture_bw_r_rf32x80/chains_outLogicTrst1 (tlu/inst_ch_out<4>)
     LUT6:I4->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_6 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_6)
     MUXF7:I1->O           1   0.254   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<2>LogicTrst (tlu/shadow_capture_tlu/routed_child_chains<2>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_2_mux000011 (ch_out<2>)
    ----------------------------------------
    Total                      3.229ns (1.101ns logic, 2.128ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.223ns (Levels of Logic = 5)
  Source:            tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (FF)
  Destination:       ch_out<1> (PAD)
  Source Clock:      tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 to ch_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (tlu/tsa1/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0)
     LUT2:I1->O            2   0.094   0.581  tlu/tsa1/shadow_capture_bw_r_rf32x80/chains_outLogicTrst1 (tlu/inst_ch_out<3>)
     LUT6:I4->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_6 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_6)
     MUXF7:I1->O           1   0.254   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<1>LogicTrst (tlu/shadow_capture_tlu/routed_child_chains<1>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_1_mux000011 (ch_out<1>)
    ----------------------------------------
    Total                      3.223ns (1.101ns logic, 2.122ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.220ns (Levels of Logic = 5)
  Source:            tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (FF)
  Destination:       ch_out<2> (PAD)
  Source Clock:      tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/op_clk rising

  Data Path: tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 to ch_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0 (tlu/tsa0/shadow_capture_bw_r_rf32x80/OUTER_LOOP[0].SHADOW_DFFS[102].s_dff/q_0)
     LUT2:I1->O            2   0.094   0.581  tlu/tsa0/shadow_capture_bw_r_rf32x80/chains_outLogicTrst1 (tlu/inst_ch_out<2>)
     LUT6:I4->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3072_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<2>LogicTrst (tlu/shadow_capture_tlu/routed_child_chains<2>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_2_mux000011 (ch_out<2>)
    ----------------------------------------
    Total                      3.220ns (1.098ns logic, 2.122ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.608ns (Levels of Logic = 6)
  Source:            tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (FF)
  Destination:       ch_out<1> (PAD)
  Source Clock:      tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/op_clk rising

  Data Path: tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 to ch_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0 (tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/OUTER_LOOP[0].SHADOW_DFFS[4].s_dff/q_0)
     LUT6:I0->O            1   0.094   0.710  tlu/intctl/indr_sched/shadow_capture_sparc_ifu_rndrob/chains_outLogicTrst1 (tlu/intctl/inst_ch_out)
     LUT4:I1->O            1   0.094   0.576  tlu/intctl/shadow_capture_sparc_tlu_intctl/chains_outLogicTrst1 (tlu/inst_ch_out<1>)
     LUT6:I4->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<1>LogicTrst (tlu/shadow_capture_tlu/routed_child_chains<1>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_1_mux000011 (ch_out<1>)
    ----------------------------------------
    Total                      4.608ns (1.192ns logic, 3.416ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.311ns (Levels of Logic = 5)
  Source:            tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 (FF)
  Destination:       ch_out<1> (PAD)
  Source Clock:      tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/op_clk rising

  Data Path: tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 to ch_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.581  tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0 (tlu/intctl/shadow_capture_sparc_tlu_intctl/OUTER_LOOP[0].SHADOW_DFFS[27].s_dff/q_0)
     LUT4:I2->O            1   0.094   0.576  tlu/intctl/shadow_capture_sparc_tlu_intctl/chains_outLogicTrst1 (tlu/inst_ch_out<1>)
     LUT6:I4->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3068_5_f7)
     LUT6:I4->O            1   0.094   0.480  tlu/shadow_capture_tlu/c_arb/cout<1>LogicTrst (tlu/shadow_capture_tlu/routed_child_chains<1>)
     LUT5:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_1_mux000011 (ch_out<1>)
    ----------------------------------------
    Total                      3.311ns (1.098ns logic, 2.213ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.641ns (Levels of Logic = 4)
  Source:            tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_0 (FF)
  Destination:       ch_out<0> (PAD)
  Source Clock:      tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/op_clk rising

  Data Path: tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_0 to ch_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.485  tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_0 (tlu/intdp/shadow_capture_sparc_tlu_intdp/OUTER_LOOP[0].SHADOW_DFFS[151].s_dff/q_0)
     LUT2:I1->O            1   0.094   0.576  tlu/intdp/shadow_capture_sparc_tlu_intdp/chains_outLogicTrst1 (tlu/inst_ch_out<0>)
     LUT6:I4->O            1   0.094   0.000  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3064_7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3064_7)
     MUXF7:I0->O           1   0.251   0.576  tlu/shadow_capture_tlu/c_arb/Mmux__COND_3064_5_f7 (tlu/shadow_capture_tlu/c_arb/Mmux__COND_3064_5_f7)
     LUT6:I4->O            0   0.094   0.000  shadow_capture_sparc/chains_out_0_mux000012 (ch_out<0>)
    ----------------------------------------
    Total                      2.641ns (1.004ns logic, 1.637ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 15552 / 182
-------------------------------------------------------------------------
Delay:               11.012ns (Levels of Logic = 14)
  Source:            sh_rst (PAD)
  Destination:       ch_out_vld<46> (PAD)

  Data Path: sh_rst to ch_out_vld<46>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done_SW0 (ifu/swl/shadow_capture_sparc_ifu_swl/N15)
     LUT6:I5->O           14   0.094   0.647  ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done (ifu/swl/shadow_capture_sparc_ifu_swl/local_dump_done)
     LUT6:I4->O           12   0.094   1.033  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/dump_cmd_0_mux000011 (ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/N01)
     LUT5:I0->O            5   0.094   1.091  ifu/swl/shadow_capture_sparc_ifu_swl/chain_dump_en<0>1 (ifu/swl/ch_dump_en<0>)
     LUT6:I0->O            1   0.094   0.000  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_out_vld_0_mux00001 (ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_out_vld_0_mux0000)
     MUXF7:I0->O           1   0.251   0.576  ifu/swl/thr_sched/shadow_capture_sparc_ifu_lru4/chains_out_vld_0_mux0000_f7 (ifu/swl/inst_ch_out_vld<0>)
     LUT6:I4->O            1   0.094   0.480  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/cout_vld_0_mux0000_SW4 (N3496)
     LUT5:I4->O            1   0.094   1.069  ifu/swl/shadow_capture_sparc_ifu_swl/c_arb/cout_vld_0_mux0000 (ifu/swl/shadow_capture_sparc_ifu_swl/cout_vld)
     LUT6:I0->O            8   0.094   1.011  ifu/swl/shadow_capture_sparc_ifu_swl/chains_out_vld_0_mux0000 (ifu/inst_ch_out_vld<17>)
     LUT6:I1->O            1   0.094   0.000  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_71 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_71)
     MUXF7:I1->O           1   0.254   0.480  ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_6_f7 (ifu/shadow_capture_sparc_ifu/c_arb/Mmux__COND_640_6_f7)
     LUT5:I4->O            1   0.094   1.069  ifu/shadow_capture_sparc_ifu/c_arb/cout_vld_3_mux000020 (ifu/shadow_capture_sparc_ifu/c_arb/cout_vld_3_mux000020)
     LUT6:I0->O            1   0.094   0.710  ifu/shadow_capture_sparc_ifu/c_arb/cout_vld_3_mux0000146 (ifu/shadow_capture_sparc_ifu/cout_vld<3>)
     LUT5:I2->O            0   0.094   0.000  shadow_capture_sparc/chains_out_vld<46>1 (ch_out_vld<46>)
    ----------------------------------------
    Total                     11.012ns (2.366ns logic, 8.646ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================


Total REAL time to Xst completion: 2024.00 secs
Total CPU time to Xst completion: 2011.31 secs
 
--> 


Total memory usage is 1347516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 54748 (   0 filtered)
Number of infos    : 1505 (   0 filtered)

