{"vcs1":{"timestamp_begin":1684310930.887479377, "rt":2.01, "ut":0.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1684310932.987797644, "rt":1.28, "ut":0.41, "st":0.18}}
{"link":{"timestamp_begin":1684310934.344011663, "rt":0.48, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310930.227175745}
{"VCS_COMP_START_TIME": 1684310930.227175745}
{"VCS_COMP_END_TIME": 1684310936.447621627}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211888}}
