<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-6"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-6');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üéå ‚ôëÔ∏è üå≤ Contr√¥le d'affichage FPGA √† sept segments ‚ù§Ô∏è üßëüèæ‚Äçü§ù‚Äçüßëüèº üë†</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Bonjour, Habr! Je veux apporter ma contribution √† l'avancement des FPGA. Dans cet article, je vais essayer d'expliquer comment d√©crire en VHDL un p√©ri...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly-es.github.io/index.html"></a>
    <div class="page-header-text">Geekly articles weekly</div>
  </header>
  <section class="page js-page"><h1>Contr√¥le d'affichage FPGA √† sept segments</h1><div class="post__body post__body_full"><div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/447454/"> Bonjour, Habr!  Je veux apporter ma contribution √† l'avancement des FPGA.  Dans cet article, je vais essayer d'expliquer comment d√©crire en VHDL un p√©riph√©rique qui contr√¥le un affichage √† sept segments.  Mais avant de commencer, je veux parler bri√®vement de comment je suis arriv√© au FPGA et pourquoi j'ai choisi le langage VHDL. <br><br>  Il y a environ six mois, j'ai d√©cid√© de m'essayer √† la programmation de FPGA.  Avant cela, je n'avais jamais rencontr√© de circuits.  Il y avait peu d'exp√©rience avec les microcontr√¥leurs (Atmega328p, STM32).  Imm√©diatement apr√®s la d√©cision de se familiariser avec les FPGA, la question s'est pos√©e de choisir la langue que j'utiliserais.  Le choix s'est port√© sur VHDL en raison de sa frappe stricte.  En tant que d√©butant, je voulais attraper autant de probl√®mes que possible au stade de la synth√®se, et non sur un appareil qui fonctionne. <br><br>  Pourquoi exactement un affichage √† sept segments?  Le LED clignotant est d√©j√† fatigu√©, et la logique du clignotement ne repr√©sente rien d'int√©ressant.  La logique de contr√¥le de l'affichage est d'une part plus compliqu√©e que de faire clignoter une LED (c'est-√†-dire l'√©crire est plus int√©ressante), et d'autre part, elle est assez simple √† mettre en ≈ìuvre. <br><a name="habracut"></a><br>  Ce que j'ai utilis√© dans le processus de cr√©ation de l'appareil: <br><br><ul><li>  FPGA Altera Cyclone II (je sais qu'il est d√©sesp√©r√©ment d√©pass√©, mais les Chinois peuvent l'acheter pour un sou) </li><li>  Quartus II version 13.0.0 (pour autant que je sache, c'est la derni√®re version prenant en charge Cyclone II) </li><li>  Simulator ModelSim </li><li>  Affichage √† sept segments avec registre √† d√©calage </li></ul><br><h3>  D√©fi </h3><br>  Cr√©ez un appareil qui affichera les nombres de 0 √† 9 dans un cycle. Une fois par seconde, la valeur affich√©e √† l'√©cran devrait augmenter de 1. <br><br>  Il existe de nombreuses fa√ßons de mettre en ≈ìuvre cette logique.  Je vais diviser cet appareil en modules, chacun effectuant une action et le r√©sultat de cette action sera transmis au module suivant. <br><cut></cut><br><h3>  Modules </h3><br><ul><li>  Cet appareil devrait pouvoir compter le temps.  Pour compter le temps, j'ai cr√©√© un module ¬´delay¬ª.  Ce module a 1 signal entrant et 1 signal sortant.  Le module re√ßoit le signal de fr√©quence FPGA et, apr√®s un nombre sp√©cifi√© de p√©riodes du signal entrant, change la valeur du signal sortant √† l'oppos√©. </li><li>  L'appareil doit lire de 0 √† 9. Le module bcd_counter sera utilis√© pour cela. </li><li>  Pour √©clairer un segment sur l'affichage, vous devez mettre le bit correspondant au segment √† 0 dans le registre √† d√©calage de l'affichage, et pour effacer le segment en bits, √©crivez 1 (mon affichage a une logique invers√©e).  Le d√©codeur bcd_2_7seg s'occupe de l'installation et de la r√©initialisation des bits souhait√©s. </li><li>  Le module √©metteur sera responsable du transfert des donn√©es. </li></ul><br>  Le dispositif h√¥te contr√¥lera la transmission correcte des signaux entre les modules, ainsi que g√©n√©rera un signal rclk √† la fin du transfert de donn√©es. <br><br><div class="spoiler">  <b class="spoiler_title">Pour plus de clart√©, je donne un sch√©ma de cet appareil</b> <div class="spoiler_text"><img src="https://habrastorage.org/getpro/habr/post_images/059/804/1b3/0598041b386b8e22438b35683b2cf2c4.png" alt="r√©gime"><br></div></div><br>  Comme vous pouvez le voir sur le sch√©ma, l'appareil a 1 signal entrant (clk) et 3 signaux sortants (sclk, dio, rclk).  Le signal clk est disponible en 2 diviseurs de signal (sec_delay et transfer_delay).  Un signal sortant avec une p√©riode de 1s quitte le p√©riph√©rique sec_delay.  Sur le front montant de ce signal, le compteur (bcd_counter1) commence √† g√©n√©rer le prochain num√©ro √† afficher.  Une fois le nombre g√©n√©r√©, le d√©codeur (bcd_2_7seg1) convertit la repr√©sentation binaire du nombre en segments allum√©s et non allum√©s sur l'affichage.  Qui, √† l'aide de l'√©metteur (√©metteur1), sont transmis √† l'√©cran.  L'√©metteur est cadenc√© √† l'aide du dispositif transfer_delay. <br><br><h3>  Code </h3><br>  Pour cr√©er un p√©riph√©rique en VHDL, une construction de deux composants d'entit√© et d'architecture est utilis√©e.  L'entit√© d√©clare une interface pour travailler avec le p√©riph√©rique.  L'architecture d√©crit la logique de l'appareil. <br><br><div class="spoiler">  <b class="spoiler_title">Voici √† quoi ressemble l'entit√© du dispositif √† retard</b> <div class="spoiler_text"><pre><code class="vhdl hljs"><span class="hljs-keyword"><span class="hljs-keyword">entity</span></span> delay <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-comment"><span class="hljs-comment">--   entity,  generic    generic (delay_cnt: integer); --       port(clk: in std_logic; out_s: out std_logic := '0'); end entity delay;</span></span></code> </pre> <br></div></div><br>  Gr√¢ce au champ g√©n√©rique, nous pouvons r√©gler l'appareil sur le d√©lai souhait√©.  Et dans le domaine des ports, nous d√©crivons les signaux entrants et sortants de l'appareil. <br><br><div class="spoiler">  <b class="spoiler_title">L'architecture du dispositif √† retard est la suivante</b> <div class="spoiler_text"><pre> <code class="vhdl hljs"><span class="hljs-comment"><span class="hljs-comment">--   architecture  ,     --   entity    0    architecture delay_arch of delay is begin delay_proc: process(clk) variable clk_cnt: integer range 0 to delay_cnt := 0; variable out_v: std_logic := '0'; begin --        if(rising_edge(clk)) then clk_cnt := clk_cnt + 1; if(clk_cnt &gt;= delay_cnt) then -- switch/case   VHDL case out_v is when '0' =&gt; out_v := '1'; when others =&gt; out_v := '0'; end case; clk_cnt := 0; --    out_s   out_v out_s &lt;= out_v; end if; end if; end process delay_proc; end delay_arch;</span></span></code> </pre><br></div></div><br>  Le code √† l'int√©rieur de la section de processus est ex√©cut√© s√©quentiellement, tout autre code est ex√©cut√© en parall√®le.  Entre parenth√®ses, apr√®s le mot-cl√© process, les signaux sont indiqu√©s en changeant le processus donn√© (liste de sensibilit√©). <br><br>  Le dispositif bcd_counter, en termes de logique d'ex√©cution, est identique au dispositif √† retard.  Je ne m'attarderai donc pas l√†-dessus en d√©tail. <br><br><div class="spoiler">  <b class="spoiler_title">Voici l'entit√© et l'architecture du d√©codeur</b> <div class="spoiler_text"><pre> <code class="vhdl hljs"><span class="hljs-keyword"><span class="hljs-keyword">entity</span></span> bcd_to_7seg <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">port</span></span>(bcd: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">3</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"0"</span></span>; disp_out: <span class="hljs-keyword"><span class="hljs-keyword">out</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"00"</span></span>); <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">entity</span></span> bcd_to_7seg; <span class="hljs-keyword"><span class="hljs-keyword">architecture</span></span> bcd_to_7seg_arch <span class="hljs-keyword"><span class="hljs-keyword">of</span></span> bcd_to_7seg <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">signal</span></span> not_bcd_s: <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">3</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"0"</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> not_bcd_s &lt;= <span class="hljs-keyword"><span class="hljs-keyword">not</span></span> bcd; disp_out(<span class="hljs-number"><span class="hljs-number">7</span></span>) &lt;= (bcd(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">0</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> (not_bcd_s(<span class="hljs-number"><span class="hljs-number">3</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>)); disp_out(<span class="hljs-number"><span class="hljs-number">6</span></span>) &lt;= (bcd(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> (bcd(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">0</span></span>)); disp_out(<span class="hljs-number"><span class="hljs-number">5</span></span>) &lt;= not_bcd_s(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">0</span></span>); disp_out(<span class="hljs-number"><span class="hljs-number">4</span></span>) &lt;= (not_bcd_s(<span class="hljs-number"><span class="hljs-number">3</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> (bcd(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">0</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> (bcd(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>)); disp_out(<span class="hljs-number"><span class="hljs-number">3</span></span>) &lt;= (bcd(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">1</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>); disp_out(<span class="hljs-number"><span class="hljs-number">2</span></span>) &lt;= (not_bcd_s(<span class="hljs-number"><span class="hljs-number">3</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> (not_bcd_s(<span class="hljs-number"><span class="hljs-number">3</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">1</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> (bcd(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>)); disp_out(<span class="hljs-number"><span class="hljs-number">1</span></span>) &lt;= (not_bcd_s(<span class="hljs-number"><span class="hljs-number">3</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> not_bcd_s(<span class="hljs-number"><span class="hljs-number">1</span></span>)) <span class="hljs-keyword"><span class="hljs-keyword">or</span></span> (bcd(<span class="hljs-number"><span class="hljs-number">2</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> bcd(<span class="hljs-number"><span class="hljs-number">0</span></span>)); disp_out(<span class="hljs-number"><span class="hljs-number">0</span></span>) &lt;= <span class="hljs-string"><span class="hljs-string">'1'</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> bcd_to_7seg_arch;</code> </pre><br></div></div><br>  Toute la logique de ce dispositif est ex√©cut√©e en parall√®le.  J'ai expliqu√© comment obtenir des formules pour cet appareil dans l'une des vid√©os de ma cha√Æne.  Peu importe, voici un lien vers la <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;pto=nl&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">vid√©o</a> . <br><br><div class="spoiler">  <b class="spoiler_title">Dans le dispositif √©metteur, je combine la logique s√©rie et parall√®le</b> <div class="spoiler_text"><pre> <code class="vhdl hljs"><span class="hljs-keyword"><span class="hljs-keyword">entity</span></span> transmitter <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">port</span></span>(enable: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">boolean</span></span>; clk: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span>; digit_pos: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"00"</span></span>; digit: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"00"</span></span>; sclk, dio: <span class="hljs-keyword"><span class="hljs-keyword">out</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span> := <span class="hljs-string"><span class="hljs-string">'0'</span></span>; ready: <span class="hljs-keyword"><span class="hljs-keyword">buffer</span></span> <span class="hljs-built_in"><span class="hljs-built_in">boolean</span></span> := <span class="hljs-literal"><span class="hljs-literal">true</span></span>); <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">entity</span></span> transmitter; <span class="hljs-keyword"><span class="hljs-keyword">architecture</span></span> transmitter_arch <span class="hljs-keyword"><span class="hljs-keyword">of</span></span> transmitter <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">constant</span></span> max_int: <span class="hljs-built_in"><span class="hljs-built_in">integer</span></span> := <span class="hljs-number"><span class="hljs-number">16</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> sclk &lt;= clk <span class="hljs-keyword"><span class="hljs-keyword">when</span></span> <span class="hljs-keyword"><span class="hljs-keyword">not</span></span> ready <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-string"><span class="hljs-string">'0'</span></span>; send_proc: <span class="hljs-keyword"><span class="hljs-keyword">process</span></span>(clk, enable, ready) <span class="hljs-keyword"><span class="hljs-keyword">variable</span></span> dio_cnt_v: <span class="hljs-built_in"><span class="hljs-built_in">integer</span></span> <span class="hljs-keyword"><span class="hljs-keyword">range</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> max_int := <span class="hljs-number"><span class="hljs-number">0</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">variable</span></span> data_v: <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>((max_int - <span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>); <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-comment"><span class="hljs-comment">--   dio      clk if(falling_edge(clk) and (enable or not ready)) then if(dio_cnt_v = 0) then --    ,     --          data_v := digit_pos &amp; digit; ready &lt;= false; end if; if(dio_cnt_v = max_int) then dio_cnt_v := 0; ready &lt;= true; dio &lt;= '0'; else dio &lt;= data_v(dio_cnt_v); dio_cnt_v := dio_cnt_v + 1; end if; end if; end process send_proc; end transmitter_arch;</span></span></code> </pre><br></div></div><br>  Au signal sclk, je redirige la valeur du signal clk entrant dans l'√©metteur, mais uniquement si l'appareil transmet actuellement des donn√©es (signal pr√™t = faux).  Sinon, la valeur du signal sclk sera 0. Au d√©but du transfert de donn√©es (enable = true signal), je combine les donn√©es de deux vecteurs 8 bits (digit_pos et digit) entrant dans l'appareil dans un vecteur 16 bits (data_v) et transmets les donn√©es de ce vecteur sont d'un bit par horloge, d√©finissant la valeur du bit transmis dans le signal sortant dio.  Parmi les choses int√©ressantes √† propos de cet appareil, je tiens √† noter que les donn√©es dans dio sont d√©finies sur le bord arri√®re du signal clk, et les donn√©es de la broche dio seront √©crites dans le registre √† d√©calage de l'affichage lorsque le bord avant du signal sclk arrivera.  Une fois la transmission termin√©e, en d√©finissant le signal pr√™t &lt;= vrai, je signale aux autres appareils que la transmission est termin√©e. <br><br><div class="spoiler">  <b class="spoiler_title">Voici √† quoi ressemble l'entit√© et l'architecture d'un p√©riph√©rique d'affichage</b> <div class="spoiler_text"><pre> <code class="vhdl hljs"><span class="hljs-keyword"><span class="hljs-keyword">entity</span></span> display <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">port</span></span>(clk: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span>; sclk, rclk, dio: <span class="hljs-keyword"><span class="hljs-keyword">out</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span> := <span class="hljs-string"><span class="hljs-string">'0'</span></span>); <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">entity</span></span> display; <span class="hljs-keyword"><span class="hljs-keyword">architecture</span></span> display_arch <span class="hljs-keyword"><span class="hljs-keyword">of</span></span> display <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">component</span></span> delay <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">generic</span></span> (delay_cnt: <span class="hljs-built_in"><span class="hljs-built_in">integer</span></span>); <span class="hljs-keyword"><span class="hljs-keyword">port</span></span>(clk: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span>; out_s: <span class="hljs-keyword"><span class="hljs-keyword">out</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span> := <span class="hljs-string"><span class="hljs-string">'0'</span></span>); <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">component</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">component</span></span> bcd_counter <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">port</span></span>(clk: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span>; bcd: <span class="hljs-keyword"><span class="hljs-keyword">out</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">3</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>)); <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">component</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">component</span></span> bcd_to_7seg <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">port</span></span>(bcd: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">3</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>); disp_out: <span class="hljs-keyword"><span class="hljs-keyword">out</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>)); <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">component</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">component</span></span> transmitter <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> <span class="hljs-keyword"><span class="hljs-keyword">port</span></span>(enable: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">boolean</span></span>; clk: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span>; digit_pos: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>); digit: <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>); sclk, dio: <span class="hljs-keyword"><span class="hljs-keyword">out</span></span> <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span>; ready: <span class="hljs-keyword"><span class="hljs-keyword">buffer</span></span> <span class="hljs-built_in"><span class="hljs-built_in">boolean</span></span>); <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">component</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">signal</span></span> sec_s: <span class="hljs-built_in"><span class="hljs-built_in">std_logic</span></span> := <span class="hljs-string"><span class="hljs-string">'0'</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">signal</span></span> bcd_counter_s: <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">3</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"0"</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">signal</span></span> disp_out_s: <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"00"</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">signal</span></span> tr_enable_s: <span class="hljs-built_in"><span class="hljs-built_in">boolean</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">signal</span></span> tr_ready_s: <span class="hljs-built_in"><span class="hljs-built_in">boolean</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">signal</span></span> tr_data_s: <span class="hljs-built_in"><span class="hljs-built_in">std_logic_vector</span></span>(<span class="hljs-number"><span class="hljs-number">7</span></span> <span class="hljs-keyword"><span class="hljs-keyword">downto</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span>) := X<span class="hljs-string"><span class="hljs-string">"00"</span></span>; <span class="hljs-comment"><span class="hljs-comment">--  ,   tr_ready_s  --    rclk  signal disp_refresh_s: boolean; signal transfer_clk: std_logic := '0'; begin sec_delay: delay generic map(25_000_000) port map(clk, sec_s); transfer_delay: delay generic map(10) port map(clk, transfer_clk); bcd_counter1: bcd_counter port map(sec_s, bcd_counter_s); bcd_to_7seg1: bcd_to_7seg port map(bcd_counter_s, disp_out_s); transmitter1: transmitter port map(tr_enable_s, transfer_clk, X"10", tr_data_s, sclk, dio, tr_ready_s); tr_proc: process(transfer_clk) variable prev_disp: std_logic_vector(7 downto 0); variable rclk_v: std_logic := '0'; begin if(rising_edge(transfer_clk)) then --         if(tr_ready_s) then --         if(not (prev_disp = disp_out_s)) then prev_disp := disp_out_s; --        tr_data_s &lt;= disp_out_s; --    tr_enable_s &lt;= true; end if; else disp_refresh_s &lt;= true; --       --   , --         tr_enable_s &lt;= false; end if; if(rclk_v = '1') then disp_refresh_s &lt;= false; end if; if(tr_ready_s and disp_refresh_s) then rclk_v := '1'; else rclk_v := '0'; end if; rclk &lt;= rclk_v; end if; end process tr_proc; end display_arch;</span></span></code> </pre><br></div></div><br>  Cet appareil contr√¥le d'autres appareils.  Ici, avant de d√©clarer des signaux auxiliaires, je d√©clare les composants que j'utiliserai.  Dans l'architecture elle-m√™me (apr√®s le mot-cl√© begin), je cr√©e des instances de p√©riph√©riques: <br><br><ul><li>  sec_delay - une instance du composant de retard.  Le signal sortant est achemin√© vers sec_s. </li><li>  transfer_delay - une instance du composant de retard.  Le signal sortant est envoy√© au signal transfer_clk. </li><li>  bcd_counter1 - une instance du composant bcd_counter.  Le signal sortant est achemin√© vers bcd_counter_s. </li><li>  bcd_to_7seg1 - une instance du composant bcd_to_7seg.  Le signal sortant est achemin√© vers disp_out_s. </li><li>  √©metteur1 est une instance du composant √©metteur.  Les signaux sortants sont envoy√©s aux signaux sclk, dio, tr_ready_s. </li></ul><br>  Apr√®s les instances de composant, un processus est d√©clar√©.  Ce processus r√©sout plusieurs probl√®mes: <br><br><ol><li><div class="spoiler">  <b class="spoiler_title">Si l'√©metteur n'est pas occup√©, le processus initialise le d√©but du transfert de donn√©es.</b> <div class="spoiler_text"><pre> <code class="vhdl hljs"> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(tr_ready_s) <span class="hljs-keyword"><span class="hljs-keyword">then</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(<span class="hljs-keyword"><span class="hljs-keyword">not</span></span> (prev_disp = disp_out_s)) <span class="hljs-keyword"><span class="hljs-keyword">then</span></span> prev_disp := disp_out_s; <span class="hljs-comment"><span class="hljs-comment">--     --    tr_data_s &lt;= disp_out_s; --    tr_enable_s &lt;= true; end if; else ...</span></span></code> </pre><br></div></div><br></li><li>  Si l'√©metteur est occup√© (tr_ready_s = false), le processus d√©finit alors la valeur du signal disp_refresh_s &lt;= true (ce signal indique qu'une fois le transfert termin√©, les donn√©es affich√©es doivent √™tre mises √† jour).  La valeur du signal tr_enable_s &lt;= false est √©galement d√©finie, si cela n'est pas fait avant la fin de la transmission, les donn√©es t√©l√©charg√©es vers l'√©metteur seront transmises <br></li><li><div class="spoiler">  <b class="spoiler_title">D√©finit et r√©initialise le signal rclk une fois le transfert de donn√©es termin√©</b> <div class="spoiler_text"><pre> <code class="vhdl hljs"> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(rclk_v = <span class="hljs-string"><span class="hljs-string">'1'</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">then</span></span> disp_refresh_s &lt;= <span class="hljs-literal"><span class="hljs-literal">false</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(tr_ready_s <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> disp_refresh_s) <span class="hljs-keyword"><span class="hljs-keyword">then</span></span> rclk_v := <span class="hljs-string"><span class="hljs-string">'1'</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> rclk_v := <span class="hljs-string"><span class="hljs-string">'0'</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>; rclk &lt;= rclk_v;</code> </pre><br></div></div><br></li></ol><br><h3>  Chronogramme </h3><br><div class="spoiler">  <b class="spoiler_title">Voici le chronogramme de transfert du num√©ro 1 √† la premi√®re position de l'affichage</b> <div class="spoiler_text"><img src="https://habrastorage.org/getpro/habr/post_images/87d/b73/21d/87db7321dd5e795125347fc1f08e873a.png" alt="chronogramme"><br></div></div><br>  Tout d'abord, les donn√©es "10011111" sont transmises.  Ensuite, la position du nombre sur l'affichage est "00010000" (ce param√®tre arrive √† l'√©metteur comme constante X "10").  Dans les deux cas, le bit le plus √† droite (lsb) est transmis en premier. <br><br>  Tout le code peut √™tre consult√© sur <a href="">github</a> .  Les fichiers avec un indice * _tb.vhd sont des fichiers de d√©bogage pour les composants correspondants (par exemple, transmetteur_tb.vhd est un fichier de d√©bogage pour un transmetteur).  Au cas o√π, je les ai √©galement t√©l√©charg√©s sur github.  Ce code a √©t√© t√©l√©charg√© et travaill√© sur un vrai tableau.  Peu importe, vous pouvez voir une illustration du code <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;pto=nl&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">ici</a> (√† partir de 15h30).  Merci de votre attention. </div></div><p>Source: <a rel="nofollow" href="https://habr.com/ru/post/fr447454/">https://habr.com/ru/post/fr447454/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../fr447442/index.html">Pr√©sentation de l'op√©rateur shell: faciliter encore plus les op√©rateurs pour Kubernetes</a></li>
<li><a href="../fr447446/index.html">Ateliers IBM: printemps-√©t√© 2019 - intelligence artificielle, d√©veloppement cloud, chat bots, blockchain et autres technologies</a></li>
<li><a href="../fr447448/index.html">Evolution de l'intelligence: le d√©but</a></li>
<li><a href="../fr447450/index.html">Briser une simple ¬´fissure¬ª avec Ghidra - Partie 1</a></li>
<li><a href="../fr447452/index.html">S√©curit√© de la cha√Æne d'approvisionnement: "Si j'√©tais un √âtat-nation ..."</a></li>
<li><a href="../fr447456/index.html">Avec quelle pr√©cision Yandex pr√©voit-il les pr√©cipitations en hiver? Nous analysons la pr√©cision des services pr√©dictifs</a></li>
<li><a href="../fr447458/index.html">Comment de nouveaux mots sont cr√©√©s en anglais moderne</a></li>
<li><a href="../fr447460/index.html">Piratez votre aspirateur XiaoMi</a></li>
<li><a href="../fr447462/index.html">Productivit√© .NET de Visual Studio 2019</a></li>
<li><a href="../fr447464/index.html">Ce qui emp√™che d'apprendre une langue √©trang√®re</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter57283870 = new Ya.Metrika({
                  id:57283870,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/57283870" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-6', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Weekly-Geekly ES | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=9uU9J9pq8z7k8xEBHYSfs6DenIBAHs3vLIHcPIJW9d0&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>