// Seed: 2499701217
module module_0;
  bit id_1, id_2, id_3, id_4;
  parameter id_5 = -1;
  logic id_6;
  ;
  initial if (-1) @(negedge !id_6) id_2 = -1;
  assign id_3 = id_3;
  assign id_2 = id_1;
  final id_6 <= id_5 & -1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  wire [-1 'b0 : 1 'd0] id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
