

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Tue Oct  1 18:10:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.506 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8214|     8214|  28.798 us|  28.798 us|  8214|  8214|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop16_loop17_loop18  |     8212|     8212|        22|          1|          1|  8192|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      760|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   224|    25904|    24384|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      396|    -|
|Register             |        -|     -|     7335|     1088|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   224|    33239|    26628|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     7|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U794    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U795    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U796    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U797    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U798    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U799    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U800    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U801    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U802    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U803    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U804    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U805    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U806    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U807    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U808    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U809    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U826    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U827    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U828    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U829    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U830    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U831    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U832    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U833    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U834    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U835    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U836    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U837    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U838    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U839    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U840    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U841    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U842    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U843    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U844    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U845    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U846    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U847    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U848    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U849    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U850    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U851    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U852    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U853    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U854    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U855    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U856    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U857    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U810  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U811  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U812  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U813  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U814  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U815  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U816  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U817  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U818  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U819  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U820  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U821  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U822  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U823  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U824  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U825  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U858   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U859   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U860   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U861   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U862   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U863   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U864   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U865   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U866   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U867   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U868   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U869   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U870   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U871   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U872   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U873   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U874   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U875   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U876   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U877   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U878   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U879   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U880   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U881   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U882   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U883   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U884   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U885   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U886   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U887   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U888   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U889   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U890   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U891   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U892   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U893   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U894   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U895   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U896   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U897   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U898   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U899   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U900   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U901   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U902   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U903   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U904   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U905   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U906   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U907   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U908   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U909   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U910   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U911   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U912   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U913   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U914   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U915   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U916   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U917   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U918   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U919   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U920   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U921   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 224|25904|24384|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v49_U     |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_1_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_2_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_3_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_4_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_5_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_6_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_7_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_8_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_9_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_10_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_11_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_12_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_13_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_14_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v49_15_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                            |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_1_fu_1543_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln155_fu_1889_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln156_1_fu_1625_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln156_fu_1587_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln157_fu_1619_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln168_fu_1679_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln172_fu_1917_p2                |         +|   0|  0|  15|           8|           8|
    |and_ln155_fu_1581_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2390                   |       and|   0|  0|   2|           1|           1|
    |cmp50_fu_1666_p2                    |      icmp|   0|  0|  13|           6|           1|
    |cmp81_3_fu_1671_p2                  |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln155_fu_1537_p2               |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln156_fu_1555_p2               |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln157_fu_1575_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln163_fu_1693_p2               |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter21  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7    |        or|   0|  0|   2|           1|           1|
    |or_ln156_fu_1593_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_1002_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1006_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1010_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1014_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1018_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1022_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1026_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1030_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1034_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1038_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_978_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_982_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_986_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_990_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_994_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_998_p0                       |    select|   0|  0|  32|           1|           1|
    |select_ln155_1_fu_1895_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln155_fu_1561_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln156_1_fu_1607_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln156_2_fu_1631_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln156_fu_1599_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln155_fu_1569_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 760|         134|          98|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v51_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v52_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v53_load               |   9|          2|    5|         10|
    |indvar_flatten28_fu_178                 |   9|          2|   14|         28|
    |indvar_flatten_fu_170                   |   9|          2|   11|         22|
    |v149_0_0_blk_n                          |   9|          2|    1|          2|
    |v149_0_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_2_blk_n                          |   9|          2|    1|          2|
    |v149_0_3_blk_n                          |   9|          2|    1|          2|
    |v149_1_0_blk_n                          |   9|          2|    1|          2|
    |v149_1_1_blk_n                          |   9|          2|    1|          2|
    |v149_1_2_blk_n                          |   9|          2|    1|          2|
    |v149_1_3_blk_n                          |   9|          2|    1|          2|
    |v149_2_0_blk_n                          |   9|          2|    1|          2|
    |v149_2_1_blk_n                          |   9|          2|    1|          2|
    |v149_2_2_blk_n                          |   9|          2|    1|          2|
    |v149_2_3_blk_n                          |   9|          2|    1|          2|
    |v149_3_0_blk_n                          |   9|          2|    1|          2|
    |v149_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_3_2_blk_n                          |   9|          2|    1|          2|
    |v149_3_3_blk_n                          |   9|          2|    1|          2|
    |v150_0_0_blk_n                          |   9|          2|    1|          2|
    |v150_0_1_blk_n                          |   9|          2|    1|          2|
    |v150_0_2_blk_n                          |   9|          2|    1|          2|
    |v150_0_3_blk_n                          |   9|          2|    1|          2|
    |v150_1_0_blk_n                          |   9|          2|    1|          2|
    |v150_1_1_blk_n                          |   9|          2|    1|          2|
    |v150_1_2_blk_n                          |   9|          2|    1|          2|
    |v150_1_3_blk_n                          |   9|          2|    1|          2|
    |v150_2_0_blk_n                          |   9|          2|    1|          2|
    |v150_2_1_blk_n                          |   9|          2|    1|          2|
    |v150_2_2_blk_n                          |   9|          2|    1|          2|
    |v150_2_3_blk_n                          |   9|          2|    1|          2|
    |v150_3_0_blk_n                          |   9|          2|    1|          2|
    |v150_3_1_blk_n                          |   9|          2|    1|          2|
    |v150_3_2_blk_n                          |   9|          2|    1|          2|
    |v150_3_3_blk_n                          |   9|          2|    1|          2|
    |v51_fu_174                              |   9|          2|    5|         10|
    |v52_fu_166                              |   9|          2|    6|         12|
    |v53_fu_162                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 396|         88|  116|        232|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln172_reg_2733                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg                        |   1|   0|    1|          0|
    |cmp50_reg_2461                                    |   1|   0|    1|          0|
    |cmp81_3_reg_2481                                  |   1|   0|    1|          0|
    |icmp_ln156_reg_2438                               |   1|   0|    1|          0|
    |icmp_ln163_reg_2521                               |   1|   0|    1|          0|
    |indvar_flatten28_fu_178                           |  14|   0|   14|          0|
    |indvar_flatten_fu_170                             |  11|   0|   11|          0|
    |mux_case_013518_fu_214                            |  32|   0|   32|          0|
    |mux_case_018026_fu_230                            |  32|   0|   32|          0|
    |mux_case_02_fu_182                                |  32|   0|   32|          0|
    |mux_case_09010_fu_198                             |  32|   0|   32|          0|
    |mux_case_110912_fu_202                            |  32|   0|   32|          0|
    |mux_case_115420_fu_218                            |  32|   0|   32|          0|
    |mux_case_122828_fu_234                            |  32|   0|   32|          0|
    |mux_case_1644_fu_186                              |  32|   0|   32|          0|
    |mux_case_211114_fu_206                            |  32|   0|   32|          0|
    |mux_case_215622_fu_222                            |  32|   0|   32|          0|
    |mux_case_223230_fu_238                            |  32|   0|   32|          0|
    |mux_case_2666_fu_190                              |  32|   0|   32|          0|
    |mux_case_311316_fu_210                            |  32|   0|   32|          0|
    |mux_case_315824_fu_226                            |  32|   0|   32|          0|
    |mux_case_323632_fu_242                            |  32|   0|   32|          0|
    |mux_case_3688_fu_194                              |  32|   0|   32|          0|
    |select_ln156_1_reg_2450                           |   6|   0|    6|          0|
    |select_ln156_reg_2443                             |   5|   0|    5|          0|
    |tmp10_reg_3482                                    |  32|   0|   32|          0|
    |tmp11_reg_3632                                    |  32|   0|   32|          0|
    |tmp12_reg_3637                                    |  32|   0|   32|          0|
    |tmp13_reg_3487                                    |  32|   0|   32|          0|
    |tmp14_reg_3642                                    |  32|   0|   32|          0|
    |tmp15_reg_3647                                    |  32|   0|   32|          0|
    |tmp16_reg_3492                                    |  32|   0|   32|          0|
    |tmp17_reg_3652                                    |  32|   0|   32|          0|
    |tmp18_reg_3657                                    |  32|   0|   32|          0|
    |tmp19_reg_3497                                    |  32|   0|   32|          0|
    |tmp28_reg_3582                                    |  32|   0|   32|          0|
    |tmp29_reg_3587                                    |  32|   0|   32|          0|
    |tmp30_reg_3442                                    |  32|   0|   32|          0|
    |tmp31_reg_3592                                    |  32|   0|   32|          0|
    |tmp32_reg_3597                                    |  32|   0|   32|          0|
    |tmp33_reg_3447                                    |  32|   0|   32|          0|
    |tmp34_reg_3602                                    |  32|   0|   32|          0|
    |tmp35_reg_3607                                    |  32|   0|   32|          0|
    |tmp36_reg_3452                                    |  32|   0|   32|          0|
    |tmp37_reg_3612                                    |  32|   0|   32|          0|
    |tmp38_reg_3617                                    |  32|   0|   32|          0|
    |tmp39_reg_3457                                    |  32|   0|   32|          0|
    |tmp48_reg_3542                                    |  32|   0|   32|          0|
    |tmp49_reg_3547                                    |  32|   0|   32|          0|
    |tmp50_reg_3402                                    |  32|   0|   32|          0|
    |tmp51_reg_3552                                    |  32|   0|   32|          0|
    |tmp52_reg_3557                                    |  32|   0|   32|          0|
    |tmp53_reg_3407                                    |  32|   0|   32|          0|
    |tmp54_reg_3562                                    |  32|   0|   32|          0|
    |tmp55_reg_3567                                    |  32|   0|   32|          0|
    |tmp56_reg_3412                                    |  32|   0|   32|          0|
    |tmp57_reg_3572                                    |  32|   0|   32|          0|
    |tmp58_reg_3577                                    |  32|   0|   32|          0|
    |tmp59_reg_3417                                    |  32|   0|   32|          0|
    |tmp68_reg_3502                                    |  32|   0|   32|          0|
    |tmp69_reg_3507                                    |  32|   0|   32|          0|
    |tmp70_reg_3362                                    |  32|   0|   32|          0|
    |tmp71_reg_3512                                    |  32|   0|   32|          0|
    |tmp72_reg_3517                                    |  32|   0|   32|          0|
    |tmp73_reg_3367                                    |  32|   0|   32|          0|
    |tmp74_reg_3522                                    |  32|   0|   32|          0|
    |tmp75_reg_3527                                    |  32|   0|   32|          0|
    |tmp76_reg_3372                                    |  32|   0|   32|          0|
    |tmp77_reg_3532                                    |  32|   0|   32|          0|
    |tmp78_reg_3537                                    |  32|   0|   32|          0|
    |tmp79_reg_3377                                    |  32|   0|   32|          0|
    |tmp8_reg_3622                                     |  32|   0|   32|          0|
    |tmp9_reg_3627                                     |  32|   0|   32|          0|
    |trunc_ln172_reg_2455                              |   5|   0|    5|          0|
    |v143_0_0_addr_reg_2673                            |   9|   0|    9|          0|
    |v143_0_0_load_reg_3018                            |  32|   0|   32|          0|
    |v143_0_1_addr_reg_2678                            |   9|   0|    9|          0|
    |v143_0_1_load_reg_3023                            |  32|   0|   32|          0|
    |v143_0_2_addr_reg_2683                            |   9|   0|    9|          0|
    |v143_0_2_load_reg_3028                            |  32|   0|   32|          0|
    |v143_0_3_addr_reg_2688                            |   9|   0|    9|          0|
    |v143_0_3_load_reg_3033                            |  32|   0|   32|          0|
    |v143_1_0_load_reg_2738                            |  32|   0|   32|          0|
    |v143_1_1_load_reg_2743                            |  32|   0|   32|          0|
    |v143_1_2_load_reg_2748                            |  32|   0|   32|          0|
    |v143_1_3_load_reg_2753                            |  32|   0|   32|          0|
    |v143_2_0_load_reg_2758                            |  32|   0|   32|          0|
    |v143_2_1_load_reg_2763                            |  32|   0|   32|          0|
    |v143_2_2_load_reg_2768                            |  32|   0|   32|          0|
    |v143_2_3_load_reg_2773                            |  32|   0|   32|          0|
    |v143_3_0_load_reg_2525                            |  32|   0|   32|          0|
    |v143_3_1_load_reg_2530                            |  32|   0|   32|          0|
    |v143_3_2_load_reg_2535                            |  32|   0|   32|          0|
    |v143_3_3_load_reg_2540                            |  32|   0|   32|          0|
    |v49_10_addr_reg_2838                              |   8|   0|    8|          0|
    |v49_11_addr_reg_2844                              |   8|   0|    8|          0|
    |v49_12_addr_reg_2850                              |   8|   0|    8|          0|
    |v49_13_addr_reg_2856                              |   8|   0|    8|          0|
    |v49_14_addr_reg_2862                              |   8|   0|    8|          0|
    |v49_15_addr_reg_2868                              |   8|   0|    8|          0|
    |v49_1_addr_reg_2784                               |   8|   0|    8|          0|
    |v49_2_addr_reg_2790                               |   8|   0|    8|          0|
    |v49_3_addr_reg_2796                               |   8|   0|    8|          0|
    |v49_4_addr_reg_2802                               |   8|   0|    8|          0|
    |v49_5_addr_reg_2808                               |   8|   0|    8|          0|
    |v49_6_addr_reg_2814                               |   8|   0|    8|          0|
    |v49_7_addr_reg_2820                               |   8|   0|    8|          0|
    |v49_8_addr_reg_2826                               |   8|   0|    8|          0|
    |v49_9_addr_reg_2832                               |   8|   0|    8|          0|
    |v49_addr_reg_2778                                 |   8|   0|    8|          0|
    |v51_fu_174                                        |   5|   0|    5|          0|
    |v52_fu_166                                        |   6|   0|    6|          0|
    |v53_fu_162                                        |   5|   0|    5|          0|
    |v58_16_reg_2649                                   |  32|   0|   32|          0|
    |v58_17_reg_2657                                   |  32|   0|   32|          0|
    |v58_18_reg_2625                                   |  32|   0|   32|          0|
    |v58_19_reg_2633                                   |  32|   0|   32|          0|
    |v58_20_reg_2601                                   |  32|   0|   32|          0|
    |v58_21_reg_2609                                   |  32|   0|   32|          0|
    |v58_22_reg_2545                                   |  32|   0|   32|          0|
    |v58_23_reg_2553                                   |  32|   0|   32|          0|
    |v61_10_reg_3217                                   |  32|   0|   32|          0|
    |v61_11_reg_3222                                   |  32|   0|   32|          0|
    |v61_12_reg_2938                                   |  32|   0|   32|          0|
    |v61_13_reg_2943                                   |  32|   0|   32|          0|
    |v61_14_reg_2948                                   |  32|   0|   32|          0|
    |v61_15_reg_2953                                   |  32|   0|   32|          0|
    |v61_16_reg_3382                                   |  32|   0|   32|          0|
    |v61_17_reg_3387                                   |  32|   0|   32|          0|
    |v61_18_reg_3392                                   |  32|   0|   32|          0|
    |v61_19_reg_3397                                   |  32|   0|   32|          0|
    |v61_1_reg_3347                                    |  32|   0|   32|          0|
    |v61_20_reg_3227                                   |  32|   0|   32|          0|
    |v61_21_reg_3232                                   |  32|   0|   32|          0|
    |v61_22_reg_3237                                   |  32|   0|   32|          0|
    |v61_23_reg_3242                                   |  32|   0|   32|          0|
    |v61_24_reg_3247                                   |  32|   0|   32|          0|
    |v61_25_reg_3252                                   |  32|   0|   32|          0|
    |v61_26_reg_3257                                   |  32|   0|   32|          0|
    |v61_27_reg_3262                                   |  32|   0|   32|          0|
    |v61_28_reg_2958                                   |  32|   0|   32|          0|
    |v61_29_reg_2963                                   |  32|   0|   32|          0|
    |v61_2_reg_3352                                    |  32|   0|   32|          0|
    |v61_30_reg_2968                                   |  32|   0|   32|          0|
    |v61_31_reg_2973                                   |  32|   0|   32|          0|
    |v61_32_reg_3422                                   |  32|   0|   32|          0|
    |v61_33_reg_3427                                   |  32|   0|   32|          0|
    |v61_34_reg_3432                                   |  32|   0|   32|          0|
    |v61_35_reg_3437                                   |  32|   0|   32|          0|
    |v61_36_reg_3267                                   |  32|   0|   32|          0|
    |v61_37_reg_3272                                   |  32|   0|   32|          0|
    |v61_38_reg_3277                                   |  32|   0|   32|          0|
    |v61_39_reg_3282                                   |  32|   0|   32|          0|
    |v61_3_reg_3357                                    |  32|   0|   32|          0|
    |v61_40_reg_3287                                   |  32|   0|   32|          0|
    |v61_41_reg_3292                                   |  32|   0|   32|          0|
    |v61_42_reg_3297                                   |  32|   0|   32|          0|
    |v61_43_reg_3302                                   |  32|   0|   32|          0|
    |v61_44_reg_2978                                   |  32|   0|   32|          0|
    |v61_45_reg_2983                                   |  32|   0|   32|          0|
    |v61_46_reg_2988                                   |  32|   0|   32|          0|
    |v61_47_reg_2993                                   |  32|   0|   32|          0|
    |v61_48_reg_3462                                   |  32|   0|   32|          0|
    |v61_49_reg_3467                                   |  32|   0|   32|          0|
    |v61_4_reg_3182                                    |  32|   0|   32|          0|
    |v61_50_reg_3472                                   |  32|   0|   32|          0|
    |v61_51_reg_3477                                   |  32|   0|   32|          0|
    |v61_52_reg_3307                                   |  32|   0|   32|          0|
    |v61_53_reg_3312                                   |  32|   0|   32|          0|
    |v61_54_reg_3317                                   |  32|   0|   32|          0|
    |v61_55_reg_3322                                   |  32|   0|   32|          0|
    |v61_56_reg_3327                                   |  32|   0|   32|          0|
    |v61_57_reg_3332                                   |  32|   0|   32|          0|
    |v61_58_reg_3337                                   |  32|   0|   32|          0|
    |v61_59_reg_2998                                   |  32|   0|   32|          0|
    |v61_5_reg_3187                                    |  32|   0|   32|          0|
    |v61_60_reg_3003                                   |  32|   0|   32|          0|
    |v61_61_reg_3008                                   |  32|   0|   32|          0|
    |v61_62_reg_3013                                   |  32|   0|   32|          0|
    |v61_64_reg_3212                                   |  32|   0|   32|          0|
    |v61_6_reg_3192                                    |  32|   0|   32|          0|
    |v61_7_reg_3197                                    |  32|   0|   32|          0|
    |v61_8_reg_3202                                    |  32|   0|   32|          0|
    |v61_9_reg_3207                                    |  32|   0|   32|          0|
    |v61_reg_3342                                      |  32|   0|   32|          0|
    |zext_ln168_2_reg_2485                             |   9|   0|   64|         55|
    |cmp50_reg_2461                                    |  64|  32|    1|          0|
    |cmp81_3_reg_2481                                  |  64|  32|    1|          0|
    |icmp_ln156_reg_2438                               |  64|  32|    1|          0|
    |icmp_ln163_reg_2521                               |  64|  32|    1|          0|
    |select_ln156_reg_2443                             |  64|  32|    5|          0|
    |v143_0_0_addr_reg_2673                            |  64|  32|    9|          0|
    |v143_0_1_addr_reg_2678                            |  64|  32|    9|          0|
    |v143_0_2_addr_reg_2683                            |  64|  32|    9|          0|
    |v143_0_3_addr_reg_2688                            |  64|  32|    9|          0|
    |v49_10_addr_reg_2838                              |  64|  32|    8|          0|
    |v49_11_addr_reg_2844                              |  64|  32|    8|          0|
    |v49_12_addr_reg_2850                              |  64|  32|    8|          0|
    |v49_13_addr_reg_2856                              |  64|  32|    8|          0|
    |v49_14_addr_reg_2862                              |  64|  32|    8|          0|
    |v49_15_addr_reg_2868                              |  64|  32|    8|          0|
    |v49_1_addr_reg_2784                               |  64|  32|    8|          0|
    |v49_2_addr_reg_2790                               |  64|  32|    8|          0|
    |v49_3_addr_reg_2796                               |  64|  32|    8|          0|
    |v49_4_addr_reg_2802                               |  64|  32|    8|          0|
    |v49_5_addr_reg_2808                               |  64|  32|    8|          0|
    |v49_6_addr_reg_2814                               |  64|  32|    8|          0|
    |v49_7_addr_reg_2820                               |  64|  32|    8|          0|
    |v49_8_addr_reg_2826                               |  64|  32|    8|          0|
    |v49_9_addr_reg_2832                               |  64|  32|    8|          0|
    |v49_addr_reg_2778                                 |  64|  32|    8|          0|
    |v58_16_reg_2649                                   |  64|  32|   32|          0|
    |v58_17_reg_2657                                   |  64|  32|   32|          0|
    |v58_18_reg_2625                                   |  64|  32|   32|          0|
    |v58_19_reg_2633                                   |  64|  32|   32|          0|
    |v58_20_reg_2601                                   |  64|  32|   32|          0|
    |v58_21_reg_2609                                   |  64|  32|   32|          0|
    |v58_22_reg_2545                                   |  64|  32|   32|          0|
    |v58_23_reg_2553                                   |  64|  32|   32|          0|
    |zext_ln168_2_reg_2485                             |  64|  32|   64|         55|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |7335|1088| 5707|        110|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v150_0_1_dout            |   in|   32|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_num_data_valid  |   in|   10|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_fifo_cap        |   in|   10|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_empty_n         |   in|    1|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_read            |  out|    1|     ap_fifo|      v150_0_1|       pointer|
|v150_0_2_dout            |   in|   32|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_num_data_valid  |   in|   10|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_fifo_cap        |   in|   10|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_empty_n         |   in|    1|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_read            |  out|    1|     ap_fifo|      v150_0_2|       pointer|
|v150_0_3_dout            |   in|   32|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_num_data_valid  |   in|   10|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_fifo_cap        |   in|   10|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_empty_n         |   in|    1|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_read            |  out|    1|     ap_fifo|      v150_0_3|       pointer|
|v150_1_1_dout            |   in|   32|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_num_data_valid  |   in|   10|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_fifo_cap        |   in|   10|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_empty_n         |   in|    1|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_read            |  out|    1|     ap_fifo|      v150_1_1|       pointer|
|v150_1_2_dout            |   in|   32|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_num_data_valid  |   in|   10|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_fifo_cap        |   in|   10|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_empty_n         |   in|    1|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_read            |  out|    1|     ap_fifo|      v150_1_2|       pointer|
|v150_1_3_dout            |   in|   32|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_num_data_valid  |   in|   10|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_fifo_cap        |   in|   10|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_empty_n         |   in|    1|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_read            |  out|    1|     ap_fifo|      v150_1_3|       pointer|
|v150_2_1_dout            |   in|   32|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_num_data_valid  |   in|   10|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_fifo_cap        |   in|   10|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_empty_n         |   in|    1|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_read            |  out|    1|     ap_fifo|      v150_2_1|       pointer|
|v150_2_2_dout            |   in|   32|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_num_data_valid  |   in|   10|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_fifo_cap        |   in|   10|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_empty_n         |   in|    1|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_read            |  out|    1|     ap_fifo|      v150_2_2|       pointer|
|v150_2_3_dout            |   in|   32|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_num_data_valid  |   in|   10|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_fifo_cap        |   in|   10|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_empty_n         |   in|    1|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_read            |  out|    1|     ap_fifo|      v150_2_3|       pointer|
|v150_3_1_dout            |   in|   32|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_num_data_valid  |   in|   10|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_fifo_cap        |   in|   10|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_empty_n         |   in|    1|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_read            |  out|    1|     ap_fifo|      v150_3_1|       pointer|
|v150_3_2_dout            |   in|   32|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_num_data_valid  |   in|   10|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_fifo_cap        |   in|   10|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_empty_n         |   in|    1|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_read            |  out|    1|     ap_fifo|      v150_3_2|       pointer|
|v150_3_3_dout            |   in|   32|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_num_data_valid  |   in|   10|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_fifo_cap        |   in|   10|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_empty_n         |   in|    1|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_read            |  out|    1|     ap_fifo|      v150_3_3|       pointer|
|v150_0_0_dout            |   in|   32|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_num_data_valid  |   in|   10|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_fifo_cap        |   in|   10|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_empty_n         |   in|    1|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_read            |  out|    1|     ap_fifo|      v150_0_0|       pointer|
|v150_1_0_dout            |   in|   32|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_num_data_valid  |   in|   10|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_fifo_cap        |   in|   10|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_empty_n         |   in|    1|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_read            |  out|    1|     ap_fifo|      v150_1_0|       pointer|
|v150_2_0_dout            |   in|   32|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_num_data_valid  |   in|   10|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_fifo_cap        |   in|   10|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_empty_n         |   in|    1|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_read            |  out|    1|     ap_fifo|      v150_2_0|       pointer|
|v150_3_0_dout            |   in|   32|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_num_data_valid  |   in|   10|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_fifo_cap        |   in|   10|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_empty_n         |   in|    1|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_read            |  out|    1|     ap_fifo|      v150_3_0|       pointer|
|v149_0_0_din             |  out|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_full_n          |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_write           |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_1_din             |  out|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_full_n          |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_write           |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_2_din             |  out|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_full_n          |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_write           |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_3_din             |  out|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_full_n          |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_write           |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_0_din             |  out|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_full_n          |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_write           |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_1_din             |  out|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_full_n          |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_write           |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_2_din             |  out|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_full_n          |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_write           |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_3_din             |  out|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_full_n          |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_write           |  out|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_2_0_din             |  out|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_full_n          |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_write           |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_1_din             |  out|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_full_n          |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_write           |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_2_din             |  out|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_full_n          |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_write           |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_3_din             |  out|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_full_n          |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_write           |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_0_din             |  out|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_full_n          |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_write           |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_1_din             |  out|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_full_n          |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_write           |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_2_din             |  out|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_full_n          |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_write           |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_3_din             |  out|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_full_n          |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_write           |  out|    1|     ap_fifo|      v149_3_3|       pointer|
|v143_0_0_address0        |  out|    9|   ap_memory|      v143_0_0|         array|
|v143_0_0_ce0             |  out|    1|   ap_memory|      v143_0_0|         array|
|v143_0_0_q0              |   in|   32|   ap_memory|      v143_0_0|         array|
|v143_0_1_address0        |  out|    9|   ap_memory|      v143_0_1|         array|
|v143_0_1_ce0             |  out|    1|   ap_memory|      v143_0_1|         array|
|v143_0_1_q0              |   in|   32|   ap_memory|      v143_0_1|         array|
|v143_0_2_address0        |  out|    9|   ap_memory|      v143_0_2|         array|
|v143_0_2_ce0             |  out|    1|   ap_memory|      v143_0_2|         array|
|v143_0_2_q0              |   in|   32|   ap_memory|      v143_0_2|         array|
|v143_0_3_address0        |  out|    9|   ap_memory|      v143_0_3|         array|
|v143_0_3_ce0             |  out|    1|   ap_memory|      v143_0_3|         array|
|v143_0_3_q0              |   in|   32|   ap_memory|      v143_0_3|         array|
|v143_1_0_address0        |  out|    9|   ap_memory|      v143_1_0|         array|
|v143_1_0_ce0             |  out|    1|   ap_memory|      v143_1_0|         array|
|v143_1_0_q0              |   in|   32|   ap_memory|      v143_1_0|         array|
|v143_1_1_address0        |  out|    9|   ap_memory|      v143_1_1|         array|
|v143_1_1_ce0             |  out|    1|   ap_memory|      v143_1_1|         array|
|v143_1_1_q0              |   in|   32|   ap_memory|      v143_1_1|         array|
|v143_1_2_address0        |  out|    9|   ap_memory|      v143_1_2|         array|
|v143_1_2_ce0             |  out|    1|   ap_memory|      v143_1_2|         array|
|v143_1_2_q0              |   in|   32|   ap_memory|      v143_1_2|         array|
|v143_1_3_address0        |  out|    9|   ap_memory|      v143_1_3|         array|
|v143_1_3_ce0             |  out|    1|   ap_memory|      v143_1_3|         array|
|v143_1_3_q0              |   in|   32|   ap_memory|      v143_1_3|         array|
|v143_2_0_address0        |  out|    9|   ap_memory|      v143_2_0|         array|
|v143_2_0_ce0             |  out|    1|   ap_memory|      v143_2_0|         array|
|v143_2_0_q0              |   in|   32|   ap_memory|      v143_2_0|         array|
|v143_2_1_address0        |  out|    9|   ap_memory|      v143_2_1|         array|
|v143_2_1_ce0             |  out|    1|   ap_memory|      v143_2_1|         array|
|v143_2_1_q0              |   in|   32|   ap_memory|      v143_2_1|         array|
|v143_2_2_address0        |  out|    9|   ap_memory|      v143_2_2|         array|
|v143_2_2_ce0             |  out|    1|   ap_memory|      v143_2_2|         array|
|v143_2_2_q0              |   in|   32|   ap_memory|      v143_2_2|         array|
|v143_2_3_address0        |  out|    9|   ap_memory|      v143_2_3|         array|
|v143_2_3_ce0             |  out|    1|   ap_memory|      v143_2_3|         array|
|v143_2_3_q0              |   in|   32|   ap_memory|      v143_2_3|         array|
|v143_3_0_address0        |  out|    9|   ap_memory|      v143_3_0|         array|
|v143_3_0_ce0             |  out|    1|   ap_memory|      v143_3_0|         array|
|v143_3_0_q0              |   in|   32|   ap_memory|      v143_3_0|         array|
|v143_3_1_address0        |  out|    9|   ap_memory|      v143_3_1|         array|
|v143_3_1_ce0             |  out|    1|   ap_memory|      v143_3_1|         array|
|v143_3_1_q0              |   in|   32|   ap_memory|      v143_3_1|         array|
|v143_3_2_address0        |  out|    9|   ap_memory|      v143_3_2|         array|
|v143_3_2_ce0             |  out|    1|   ap_memory|      v143_3_2|         array|
|v143_3_2_q0              |   in|   32|   ap_memory|      v143_3_2|         array|
|v143_3_3_address0        |  out|    9|   ap_memory|      v143_3_3|         array|
|v143_3_3_ce0             |  out|    1|   ap_memory|      v143_3_3|         array|
|v143_3_3_q0              |   in|   32|   ap_memory|      v143_3_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

