Qflow synthesis logfile created on Mon Jul 12 13:52:03 CST 2021
Running yosys for verilog parsing and synthesis
yosys  -s sistemacompletodes.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `sistemacompletodes.ys' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v
Parsing Verilog input from `/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v' to AST representation.
Generating RTLIL representation for module `\sistemacompletodes'.
Generating RTLIL representation for module `\comparador'.
Generating RTLIL representation for module `\comparador_2'.
Generating RTLIL representation for module `\comparador_3'.
Generating RTLIL representation for module `\concatenador'.
Generating RTLIL representation for module `\concatenador_2'.
Generating RTLIL representation for module `\concatenador_3'.
Generating RTLIL representation for module `\micro_hash_ucr'.
Generating RTLIL representation for module `\micro_hash_ucr_2'.
Generating RTLIL representation for module `\micro_hash_ucr_3'.
Generating RTLIL representation for module `\next_b'.
Generating RTLIL representation for module `\nonce_generator'.
Generating RTLIL representation for module `\nonce_generator_2'.
Generating RTLIL representation for module `\nonce_generator_3'.
Generating RTLIL representation for module `\system_out'.
Generating RTLIL representation for module `\system_out_2'.
Generating RTLIL representation for module `\system_out_3'.
Generating RTLIL representation for module `\system_out_universal'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \sistemacompletodes
Used module:     \system_out_universal
Used module:     \system_out_3
Used module:     \system_out_2
Used module:     \system_out
Used module:     \comparador_3
Used module:     \comparador_2
Used module:     \comparador
Used module:     \micro_hash_ucr_3
Used module:     \micro_hash_ucr_2
Used module:     \micro_hash_ucr
Used module:     \concatenador_3
Used module:     \concatenador_2
Used module:     \concatenador
Used module:     \nonce_generator_3
Used module:     \nonce_generator_2
Used module:     \nonce_generator
Used module:     \next_b

3.1.2. Analyzing design hierarchy..
Top module:  \sistemacompletodes
Used module:     \system_out_universal
Used module:     \system_out_3
Used module:     \system_out_2
Used module:     \system_out
Used module:     \comparador_3
Used module:     \comparador_2
Used module:     \comparador
Used module:     \micro_hash_ucr_3
Used module:     \micro_hash_ucr_2
Used module:     \micro_hash_ucr
Used module:     \concatenador_3
Used module:     \concatenador_2
Used module:     \concatenador
Used module:     \nonce_generator_3
Used module:     \nonce_generator_2
Used module:     \nonce_generator
Used module:     \next_b
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1024 empty switches in `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
Found and cleaned up 1024 empty switches in `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
Found and cleaned up 1024 empty switches in `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
Cleaned up 3072 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2856$953 in module system_out_universal.
Marked 2 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2821$950 in module system_out_3.
Marked 2 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2791$947 in module system_out_2.
Marked 2 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2761$944 in module system_out.
Marked 2 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2740$938 in module nonce_generator_3.
Marked 2 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2722$932 in module nonce_generator_2.
Marked 2 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2703$926 in module nonce_generator.
Marked 1 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2680$922 in module next_b.
Marked 1 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654 in module micro_hash_ucr_3.
Marked 1 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354 in module micro_hash_ucr_2.
Marked 1 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54 in module micro_hash_ucr.
Marked 3 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:318$13 in module comparador_3.
Marked 3 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:284$7 in module comparador_2.
Marked 3 switch rules as full_case in process $proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:249$1 in module comparador.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\system_out_universal.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2856$953'.
     1/2: $0\nonce_out_universal[31:0]
     2/2: $0\finished_universal[0:0]
Creating decoders for process `\system_out_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2821$950'.
     1/3: $0\valid_sal[0:0]
     2/3: $0\finished[0:0]
     3/3: $0\nonce_out[31:0]
Creating decoders for process `\system_out_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2791$947'.
     1/3: $0\valid_sal[0:0]
     2/3: $0\finished[0:0]
     3/3: $0\nonce_out[31:0]
Creating decoders for process `\system_out.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2761$944'.
     1/3: $0\valid_sal[0:0]
     2/3: $0\finished[0:0]
     3/3: $0\nonce_out[31:0]
Creating decoders for process `\nonce_generator_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2740$938'.
     1/1: $0\nonce[31:0]
Creating decoders for process `\nonce_generator_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2722$932'.
     1/1: $0\nonce[31:0]
Creating decoders for process `\nonce_generator.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2703$926'.
     1/1: $0\nonce[31:0]
Creating decoders for process `\next_b.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2680$922'.
     1/2: $0\data_in_prev[95:0]
     2/2: $0\next_out[95:0]
Creating decoders for process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
     1/115: $0\h[23:0] [23:16]
     2/115: $0\h[23:0] [15:8]
     3/115: $0\h[23:0] [7:0]
     4/115: $0\Wx[255:0] [247:240]
     5/115: $0\Wx[255:0] [239:232]
     6/115: $0\Wx[255:0] [231:224]
     7/115: $0\Wx[255:0] [223:216]
     8/115: $0\Wx[255:0] [215:208]
     9/115: $0\Wx[255:0] [207:200]
    10/115: $0\Wx[255:0] [199:192]
    11/115: $0\Wx[255:0] [191:184]
    12/115: $0\Wx[255:0] [183:176]
    13/115: $0\Wx[255:0] [175:168]
    14/115: $0\Wx[255:0] [167:160]
    15/115: $0\Wx[255:0] [159:152]
    16/115: $0\Wx[255:0] [151:144]
    17/115: $0\Wx[255:0] [143:136]
    18/115: $0\Wx[255:0] [135:128]
    19/115: $0\Wx[255:0] [127:120]
    20/115: $0\Wx[255:0] [119:112]
    21/115: $0\Wx[255:0] [111:104]
    22/115: $0\Wx[255:0] [103:96]
    23/115: $0\Wx[255:0] [95:88]
    24/115: $0\Wx[255:0] [87:80]
    25/115: $0\Wx[255:0] [79:72]
    26/115: $0\Wx[255:0] [71:64]
    27/115: $0\Wx[255:0] [63:56]
    28/115: $0\Wx[255:0] [55:48]
    29/115: $0\Wx[255:0] [47:40]
    30/115: $0\Wx[255:0] [39:32]
    31/115: $0\Wx[255:0] [31:24]
    32/115: $0\Wx[255:0] [23:16]
    33/115: $0\Wx[255:0] [15:8]
    34/115: $0\Wx[255:0] [7:0]
    35/115: $0\j[31:0]
    36/115: $0\pipe71[0:0]
    37/115: $0\pipe70[0:0]
    38/115: $0\pipe69[0:0]
    39/115: $0\pipe68[0:0]
    40/115: $0\pipe67[0:0]
    41/115: $0\pipe66[0:0]
    42/115: $0\pipe65[0:0]
    43/115: $0\pipe64[0:0]
    44/115: $0\pipe63[0:0]
    45/115: $0\pipe62[0:0]
    46/115: $0\pipe61[0:0]
    47/115: $0\pipe60[0:0]
    48/115: $0\pipe59[0:0]
    49/115: $0\pipe58[0:0]
    50/115: $0\pipe57[0:0]
    51/115: $0\pipe56[0:0]
    52/115: $0\pipe55[0:0]
    53/115: $0\pipe54[0:0]
    54/115: $0\pipe53[0:0]
    55/115: $0\pipe52[0:0]
    56/115: $0\pipe51[0:0]
    57/115: $0\pipe50[0:0]
    58/115: $0\pipe49[0:0]
    59/115: $0\pipe48[0:0]
    60/115: $0\pipe47[0:0]
    61/115: $0\pipe46[0:0]
    62/115: $0\pipe45[0:0]
    63/115: $0\pipe44[0:0]
    64/115: $0\pipe43[0:0]
    65/115: $0\pipe42[0:0]
    66/115: $0\pipe41[0:0]
    67/115: $0\pipe40[0:0]
    68/115: $0\pipe39[0:0]
    69/115: $0\pipe38[0:0]
    70/115: $0\pipe37[0:0]
    71/115: $0\pipe36[0:0]
    72/115: $0\pipe35[0:0]
    73/115: $0\pipe34[0:0]
    74/115: $0\pipe33[0:0]
    75/115: $0\pipe32[0:0]
    76/115: $0\pipe31[0:0]
    77/115: $0\pipe30[0:0]
    78/115: $0\pipe29[0:0]
    79/115: $0\pipe28[0:0]
    80/115: $0\pipe27[0:0]
    81/115: $0\pipe26[0:0]
    82/115: $0\pipe25[0:0]
    83/115: $0\pipe24[0:0]
    84/115: $0\pipe23[0:0]
    85/115: $0\pipe22[0:0]
    86/115: $0\pipe21[0:0]
    87/115: $0\pipe20[0:0]
    88/115: $0\pipe19[0:0]
    89/115: $0\pipe18[0:0]
    90/115: $0\pipe17[0:0]
    91/115: $0\pipe16[0:0]
    92/115: $0\pipe15[0:0]
    93/115: $0\pipe14[0:0]
    94/115: $0\pipe13[0:0]
    95/115: $0\pipe12[0:0]
    96/115: $0\pipe11[0:0]
    97/115: $0\pipe10[0:0]
    98/115: $0\pipe9[0:0]
    99/115: $0\pipe8[0:0]
   100/115: $0\pipe7[0:0]
   101/115: $0\pipe6[0:0]
   102/115: $0\pipe5[0:0]
   103/115: $0\pipe4[0:0]
   104/115: $0\pipe3[0:0]
   105/115: $0\pipe2[0:0]
   106/115: $0\pipe1[0:0]
   107/115: $1\j[31:0]
   108/115: $0\pipe0[0:0]
   109/115: $0\a[7:0]
   110/115: $0\k[7:0]
   111/115: $0\x[7:0]
   112/115: $0\c[7:0]
   113/115: $0\b[7:0]
   114/115: $0\valid_out[0:0]
   115/115: $0\Wx[255:0] [255:248]
Creating decoders for process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
     1/115: $0\h[23:0] [23:16]
     2/115: $0\h[23:0] [15:8]
     3/115: $0\h[23:0] [7:0]
     4/115: $0\Wx[255:0] [247:240]
     5/115: $0\Wx[255:0] [239:232]
     6/115: $0\Wx[255:0] [231:224]
     7/115: $0\Wx[255:0] [223:216]
     8/115: $0\Wx[255:0] [215:208]
     9/115: $0\Wx[255:0] [207:200]
    10/115: $0\Wx[255:0] [199:192]
    11/115: $0\Wx[255:0] [191:184]
    12/115: $0\Wx[255:0] [183:176]
    13/115: $0\Wx[255:0] [175:168]
    14/115: $0\Wx[255:0] [167:160]
    15/115: $0\Wx[255:0] [159:152]
    16/115: $0\Wx[255:0] [151:144]
    17/115: $0\Wx[255:0] [143:136]
    18/115: $0\Wx[255:0] [135:128]
    19/115: $0\Wx[255:0] [127:120]
    20/115: $0\Wx[255:0] [119:112]
    21/115: $0\Wx[255:0] [111:104]
    22/115: $0\Wx[255:0] [103:96]
    23/115: $0\Wx[255:0] [95:88]
    24/115: $0\Wx[255:0] [87:80]
    25/115: $0\Wx[255:0] [79:72]
    26/115: $0\Wx[255:0] [71:64]
    27/115: $0\Wx[255:0] [63:56]
    28/115: $0\Wx[255:0] [55:48]
    29/115: $0\Wx[255:0] [47:40]
    30/115: $0\Wx[255:0] [39:32]
    31/115: $0\Wx[255:0] [31:24]
    32/115: $0\Wx[255:0] [23:16]
    33/115: $0\Wx[255:0] [15:8]
    34/115: $0\Wx[255:0] [7:0]
    35/115: $0\j[31:0]
    36/115: $0\pipe71[0:0]
    37/115: $0\pipe70[0:0]
    38/115: $0\pipe69[0:0]
    39/115: $0\pipe68[0:0]
    40/115: $0\pipe67[0:0]
    41/115: $0\pipe66[0:0]
    42/115: $0\pipe65[0:0]
    43/115: $0\pipe64[0:0]
    44/115: $0\pipe63[0:0]
    45/115: $0\pipe62[0:0]
    46/115: $0\pipe61[0:0]
    47/115: $0\pipe60[0:0]
    48/115: $0\pipe59[0:0]
    49/115: $0\pipe58[0:0]
    50/115: $0\pipe57[0:0]
    51/115: $0\pipe56[0:0]
    52/115: $0\pipe55[0:0]
    53/115: $0\pipe54[0:0]
    54/115: $0\pipe53[0:0]
    55/115: $0\pipe52[0:0]
    56/115: $0\pipe51[0:0]
    57/115: $0\pipe50[0:0]
    58/115: $0\pipe49[0:0]
    59/115: $0\pipe48[0:0]
    60/115: $0\pipe47[0:0]
    61/115: $0\pipe46[0:0]
    62/115: $0\pipe45[0:0]
    63/115: $0\pipe44[0:0]
    64/115: $0\pipe43[0:0]
    65/115: $0\pipe42[0:0]
    66/115: $0\pipe41[0:0]
    67/115: $0\pipe40[0:0]
    68/115: $0\pipe39[0:0]
    69/115: $0\pipe38[0:0]
    70/115: $0\pipe37[0:0]
    71/115: $0\pipe36[0:0]
    72/115: $0\pipe35[0:0]
    73/115: $0\pipe34[0:0]
    74/115: $0\pipe33[0:0]
    75/115: $0\pipe32[0:0]
    76/115: $0\pipe31[0:0]
    77/115: $0\pipe30[0:0]
    78/115: $0\pipe29[0:0]
    79/115: $0\pipe28[0:0]
    80/115: $0\pipe27[0:0]
    81/115: $0\pipe26[0:0]
    82/115: $0\pipe25[0:0]
    83/115: $0\pipe24[0:0]
    84/115: $0\pipe23[0:0]
    85/115: $0\pipe22[0:0]
    86/115: $0\pipe21[0:0]
    87/115: $0\pipe20[0:0]
    88/115: $0\pipe19[0:0]
    89/115: $0\pipe18[0:0]
    90/115: $0\pipe17[0:0]
    91/115: $0\pipe16[0:0]
    92/115: $0\pipe15[0:0]
    93/115: $0\pipe14[0:0]
    94/115: $0\pipe13[0:0]
    95/115: $0\pipe12[0:0]
    96/115: $0\pipe11[0:0]
    97/115: $0\pipe10[0:0]
    98/115: $0\pipe9[0:0]
    99/115: $0\pipe8[0:0]
   100/115: $0\pipe7[0:0]
   101/115: $0\pipe6[0:0]
   102/115: $0\pipe5[0:0]
   103/115: $0\pipe4[0:0]
   104/115: $0\pipe3[0:0]
   105/115: $0\pipe2[0:0]
   106/115: $0\pipe1[0:0]
   107/115: $1\j[31:0]
   108/115: $0\pipe0[0:0]
   109/115: $0\a[7:0]
   110/115: $0\k[7:0]
   111/115: $0\x[7:0]
   112/115: $0\c[7:0]
   113/115: $0\b[7:0]
   114/115: $0\valid_out[0:0]
   115/115: $0\Wx[255:0] [255:248]
Creating decoders for process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
     1/115: $0\h[23:0] [23:16]
     2/115: $0\h[23:0] [15:8]
     3/115: $0\h[23:0] [7:0]
     4/115: $0\Wx[255:0] [247:240]
     5/115: $0\Wx[255:0] [239:232]
     6/115: $0\Wx[255:0] [231:224]
     7/115: $0\Wx[255:0] [223:216]
     8/115: $0\Wx[255:0] [215:208]
     9/115: $0\Wx[255:0] [207:200]
    10/115: $0\Wx[255:0] [199:192]
    11/115: $0\Wx[255:0] [191:184]
    12/115: $0\Wx[255:0] [183:176]
    13/115: $0\Wx[255:0] [175:168]
    14/115: $0\Wx[255:0] [167:160]
    15/115: $0\Wx[255:0] [159:152]
    16/115: $0\Wx[255:0] [151:144]
    17/115: $0\Wx[255:0] [143:136]
    18/115: $0\Wx[255:0] [135:128]
    19/115: $0\Wx[255:0] [127:120]
    20/115: $0\Wx[255:0] [119:112]
    21/115: $0\Wx[255:0] [111:104]
    22/115: $0\Wx[255:0] [103:96]
    23/115: $0\Wx[255:0] [95:88]
    24/115: $0\Wx[255:0] [87:80]
    25/115: $0\Wx[255:0] [79:72]
    26/115: $0\Wx[255:0] [71:64]
    27/115: $0\Wx[255:0] [63:56]
    28/115: $0\Wx[255:0] [55:48]
    29/115: $0\Wx[255:0] [47:40]
    30/115: $0\Wx[255:0] [39:32]
    31/115: $0\Wx[255:0] [31:24]
    32/115: $0\Wx[255:0] [23:16]
    33/115: $0\Wx[255:0] [15:8]
    34/115: $0\Wx[255:0] [7:0]
    35/115: $0\j[31:0]
    36/115: $0\pipe71[0:0]
    37/115: $0\pipe70[0:0]
    38/115: $0\pipe69[0:0]
    39/115: $0\pipe68[0:0]
    40/115: $0\pipe67[0:0]
    41/115: $0\pipe66[0:0]
    42/115: $0\pipe65[0:0]
    43/115: $0\pipe64[0:0]
    44/115: $0\pipe63[0:0]
    45/115: $0\pipe62[0:0]
    46/115: $0\pipe61[0:0]
    47/115: $0\pipe60[0:0]
    48/115: $0\pipe59[0:0]
    49/115: $0\pipe58[0:0]
    50/115: $0\pipe57[0:0]
    51/115: $0\pipe56[0:0]
    52/115: $0\pipe55[0:0]
    53/115: $0\pipe54[0:0]
    54/115: $0\pipe53[0:0]
    55/115: $0\pipe52[0:0]
    56/115: $0\pipe51[0:0]
    57/115: $0\pipe50[0:0]
    58/115: $0\pipe49[0:0]
    59/115: $0\pipe48[0:0]
    60/115: $0\pipe47[0:0]
    61/115: $0\pipe46[0:0]
    62/115: $0\pipe45[0:0]
    63/115: $0\pipe44[0:0]
    64/115: $0\pipe43[0:0]
    65/115: $0\pipe42[0:0]
    66/115: $0\pipe41[0:0]
    67/115: $0\pipe40[0:0]
    68/115: $0\pipe39[0:0]
    69/115: $0\pipe38[0:0]
    70/115: $0\pipe37[0:0]
    71/115: $0\pipe36[0:0]
    72/115: $0\pipe35[0:0]
    73/115: $0\pipe34[0:0]
    74/115: $0\pipe33[0:0]
    75/115: $0\pipe32[0:0]
    76/115: $0\pipe31[0:0]
    77/115: $0\pipe30[0:0]
    78/115: $0\pipe29[0:0]
    79/115: $0\pipe28[0:0]
    80/115: $0\pipe27[0:0]
    81/115: $0\pipe26[0:0]
    82/115: $0\pipe25[0:0]
    83/115: $0\pipe24[0:0]
    84/115: $0\pipe23[0:0]
    85/115: $0\pipe22[0:0]
    86/115: $0\pipe21[0:0]
    87/115: $0\pipe20[0:0]
    88/115: $0\pipe19[0:0]
    89/115: $0\pipe18[0:0]
    90/115: $0\pipe17[0:0]
    91/115: $0\pipe16[0:0]
    92/115: $0\pipe15[0:0]
    93/115: $0\pipe14[0:0]
    94/115: $0\pipe13[0:0]
    95/115: $0\pipe12[0:0]
    96/115: $0\pipe11[0:0]
    97/115: $0\pipe10[0:0]
    98/115: $0\pipe9[0:0]
    99/115: $0\pipe8[0:0]
   100/115: $0\pipe7[0:0]
   101/115: $0\pipe6[0:0]
   102/115: $0\pipe5[0:0]
   103/115: $0\pipe4[0:0]
   104/115: $0\pipe3[0:0]
   105/115: $0\pipe2[0:0]
   106/115: $0\pipe1[0:0]
   107/115: $1\j[31:0]
   108/115: $0\pipe0[0:0]
   109/115: $0\a[7:0]
   110/115: $0\k[7:0]
   111/115: $0\x[7:0]
   112/115: $0\c[7:0]
   113/115: $0\b[7:0]
   114/115: $0\valid_out[0:0]
   115/115: $0\Wx[255:0] [255:248]
Creating decoders for process `\concatenador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:378$21'.
     1/2: $0\data_out[127:0] [127:32]
     2/2: $0\data_out[127:0] [31:0]
Creating decoders for process `\concatenador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:364$20'.
     1/2: $0\data_out[127:0] [127:32]
     2/2: $0\data_out[127:0] [31:0]
Creating decoders for process `\concatenador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:349$19'.
     1/2: $0\data_out[127:0] [127:32]
     2/2: $0\data_out[127:0] [31:0]
Creating decoders for process `\comparador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:318$13'.
     1/2: $0\valid[0:0]
     2/2: $0\next[0:0]
Creating decoders for process `\comparador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:284$7'.
     1/2: $0\valid[0:0]
     2/2: $0\next[0:0]
Creating decoders for process `\comparador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:249$1'.
     1/2: $0\valid[0:0]
     2/2: $0\next[0:0]

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\system_out_universal.\finished_universal' using process `\system_out_universal.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2856$953'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\system_out_universal.\nonce_out_universal' using process `\system_out_universal.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2856$953'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\system_out_3.\nonce_out' using process `\system_out_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2821$950'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `\system_out_3.\finished' using process `\system_out_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2821$950'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\system_out_3.\valid_sal' using process `\system_out_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2821$950'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\system_out_2.\nonce_out' using process `\system_out_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2791$947'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `\system_out_2.\finished' using process `\system_out_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2791$947'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `\system_out_2.\valid_sal' using process `\system_out_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2791$947'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `\system_out.\nonce_out' using process `\system_out.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2761$944'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\system_out.\finished' using process `\system_out.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2761$944'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\system_out.\valid_sal' using process `\system_out.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2761$944'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\nonce_generator_3.\nonce' using process `\nonce_generator_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2740$938'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\nonce_generator_2.\nonce' using process `\nonce_generator_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2722$932'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\nonce_generator.\nonce' using process `\nonce_generator.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2703$926'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\next_b.\next_out' using process `\next_b.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2680$922'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\next_b.\data_in_prev' using process `\next_b.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2680$922'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\h' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\valid_out' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\b' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\c' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\x' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\k' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\j' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\a' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe0' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\Wx' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe1' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe2' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe3' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe4' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe5' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe6' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe7' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe8' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe9' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe10' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe11' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe12' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe13' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe14' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe15' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe16' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe17' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe18' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe19' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe20' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe21' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe22' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe23' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe24' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe25' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe26' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe27' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe28' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe29' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe30' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe31' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe32' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe33' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe34' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe35' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe36' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe37' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe38' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe39' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe40' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe41' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe42' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe43' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe44' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe45' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe46' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe47' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe48' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe49' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe50' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe51' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe52' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe53' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe54' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe55' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe56' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe57' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe58' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe59' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe60' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe61' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe62' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe63' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe64' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe65' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe66' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe67' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe68' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe69' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe70' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\micro_hash_ucr_3.\pipe71' using process `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\h' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\valid_out' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\b' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\c' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\x' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\k' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\j' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\a' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe0' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\Wx' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe1' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe2' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe3' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe4' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe5' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe6' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe7' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe8' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe9' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe10' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe11' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe12' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe13' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe14' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe15' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe16' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe17' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe18' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe19' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe20' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe21' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe22' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe23' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe24' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe25' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe26' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe27' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe28' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe29' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe30' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe31' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe32' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe33' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe34' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe35' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe36' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe37' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe38' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe39' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe40' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe41' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe42' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe43' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe44' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3514' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe45' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3515' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe46' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3516' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe47' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3517' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe48' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3518' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe49' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3519' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe50' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3520' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe51' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3521' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe52' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3522' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe53' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3523' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe54' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3524' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe55' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3525' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe56' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3526' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe57' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3527' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe58' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3528' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe59' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3529' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe60' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3530' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe61' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3531' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe62' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3532' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe63' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3533' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe64' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3534' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe65' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3535' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe66' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3536' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe67' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3537' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe68' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3538' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe69' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3539' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe70' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3540' with positive edge clock.
Creating register for signal `\micro_hash_ucr_2.\pipe71' using process `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
  created $dff cell `$procdff$3541' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\h' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3542' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\valid_out' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3543' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\b' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3544' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\c' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3545' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\x' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3546' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\k' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3547' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\j' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3548' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\a' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3549' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe0' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3550' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\Wx' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3551' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe1' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3552' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe2' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3553' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe3' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3554' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe4' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3555' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe5' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3556' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe6' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3557' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe7' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3558' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe8' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3559' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe9' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3560' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe10' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3561' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe11' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3562' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe12' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3563' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe13' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3564' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe14' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3565' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe15' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3566' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe16' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3567' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe17' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3568' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe18' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3569' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe19' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3570' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe20' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3571' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe21' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3572' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe22' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3573' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe23' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3574' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe24' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3575' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe25' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3576' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe26' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3577' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe27' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3578' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe28' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3579' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe29' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3580' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe30' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3581' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe31' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3582' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe32' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3583' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe33' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3584' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe34' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3585' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe35' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3586' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe36' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3587' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe37' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3588' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe38' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3589' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe39' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3590' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe40' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3591' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe41' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3592' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe42' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3593' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe43' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3594' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe44' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3595' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe45' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3596' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe46' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3597' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe47' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3598' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe48' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3599' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe49' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3600' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe50' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3601' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe51' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3602' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe52' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3603' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe53' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3604' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe54' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3605' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe55' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3606' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe56' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3607' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe57' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3608' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe58' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3609' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe59' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3610' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe60' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3611' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe61' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3612' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe62' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3613' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe63' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3614' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe64' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3615' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe65' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3616' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe66' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3617' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe67' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3618' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe68' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3619' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe69' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3620' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe70' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3621' with positive edge clock.
Creating register for signal `\micro_hash_ucr.\pipe71' using process `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
  created $dff cell `$procdff$3622' with positive edge clock.
Creating register for signal `\concatenador_3.\data_out' using process `\concatenador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:378$21'.
  created $dff cell `$procdff$3623' with positive edge clock.
Creating register for signal `\concatenador_2.\data_out' using process `\concatenador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:364$20'.
  created $dff cell `$procdff$3624' with positive edge clock.
Creating register for signal `\concatenador.\data_out' using process `\concatenador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:349$19'.
  created $dff cell `$procdff$3625' with positive edge clock.
Creating register for signal `\comparador_3.\next' using process `\comparador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:318$13'.
  created $dff cell `$procdff$3626' with positive edge clock.
Creating register for signal `\comparador_3.\valid' using process `\comparador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:318$13'.
  created $dff cell `$procdff$3627' with positive edge clock.
Creating register for signal `\comparador_2.\next' using process `\comparador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:284$7'.
  created $dff cell `$procdff$3628' with positive edge clock.
Creating register for signal `\comparador_2.\valid' using process `\comparador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:284$7'.
  created $dff cell `$procdff$3629' with positive edge clock.
Creating register for signal `\comparador.\next' using process `\comparador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:249$1'.
  created $dff cell `$procdff$3630' with positive edge clock.
Creating register for signal `\comparador.\valid' using process `\comparador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:249$1'.
  created $dff cell `$procdff$3631' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\system_out_universal.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2856$953'.
Removing empty process `system_out_universal.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2856$953'.
Found and cleaned up 2 empty switches in `\system_out_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2821$950'.
Removing empty process `system_out_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2821$950'.
Found and cleaned up 2 empty switches in `\system_out_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2791$947'.
Removing empty process `system_out_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2791$947'.
Found and cleaned up 2 empty switches in `\system_out.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2761$944'.
Removing empty process `system_out.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2761$944'.
Found and cleaned up 2 empty switches in `\nonce_generator_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2740$938'.
Removing empty process `nonce_generator_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2740$938'.
Found and cleaned up 2 empty switches in `\nonce_generator_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2722$932'.
Removing empty process `nonce_generator_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2722$932'.
Found and cleaned up 2 empty switches in `\nonce_generator.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2703$926'.
Removing empty process `nonce_generator.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2703$926'.
Found and cleaned up 3 empty switches in `\next_b.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2680$922'.
Removing empty process `next_b.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2680$922'.
Found and cleaned up 68 empty switches in `\micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
Removing empty process `micro_hash_ucr_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2006$654'.
Found and cleaned up 68 empty switches in `\micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
Removing empty process `micro_hash_ucr_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1245$354'.
Found and cleaned up 68 empty switches in `\micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
Removing empty process `micro_hash_ucr.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:482$54'.
Removing empty process `concatenador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:378$21'.
Removing empty process `concatenador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:364$20'.
Removing empty process `concatenador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:349$19'.
Found and cleaned up 3 empty switches in `\comparador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:318$13'.
Removing empty process `comparador_3.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:318$13'.
Found and cleaned up 3 empty switches in `\comparador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:284$7'.
Removing empty process `comparador_2.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:284$7'.
Found and cleaned up 3 empty switches in `\comparador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:249$1'.
Removing empty process `comparador.$proc$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:249$1'.
Cleaned up 232 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_out_universal.
<suppressed ~6 debug messages>
Optimizing module system_out_3.
<suppressed ~5 debug messages>
Optimizing module system_out_2.
<suppressed ~5 debug messages>
Optimizing module system_out.
<suppressed ~5 debug messages>
Optimizing module nonce_generator_3.
<suppressed ~3 debug messages>
Optimizing module nonce_generator_2.
<suppressed ~3 debug messages>
Optimizing module nonce_generator.
<suppressed ~3 debug messages>
Optimizing module next_b.
<suppressed ~6 debug messages>
Optimizing module micro_hash_ucr_3.
<suppressed ~102 debug messages>
Optimizing module micro_hash_ucr_2.
<suppressed ~102 debug messages>
Optimizing module micro_hash_ucr.
<suppressed ~102 debug messages>
Optimizing module concatenador_3.
Optimizing module concatenador_2.
Optimizing module concatenador.
Optimizing module comparador_3.
<suppressed ~4 debug messages>
Optimizing module comparador_2.
<suppressed ~4 debug messages>
Optimizing module comparador.
<suppressed ~4 debug messages>
Optimizing module sistemacompletodes.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_out_universal..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \sistemacompletodes..
Removed 15 unused cells and 1713 unused wires.
<suppressed ~38 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
checking module comparador..
checking module comparador_2..
checking module comparador_3..
checking module concatenador..
checking module concatenador_2..
checking module concatenador_3..
checking module micro_hash_ucr..
checking module micro_hash_ucr_2..
checking module micro_hash_ucr_3..
checking module next_b..
checking module nonce_generator..
checking module nonce_generator_2..
checking module nonce_generator_3..
checking module sistemacompletodes..
Warning: multiple conflicting drivers for sistemacompletodes.\next:
    port next[0] of cell comparador (comparador)
    port next[0] of cell comparador_2 (comparador_2)
    port next[0] of cell comparador_3 (comparador_3)
checking module system_out..
checking module system_out_2..
checking module system_out_3..
checking module system_out_universal..
found and reported 1 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
<suppressed ~276 debug messages>
Finding identical cells in module `\micro_hash_ucr_2'.
<suppressed ~276 debug messages>
Finding identical cells in module `\micro_hash_ucr_3'.
<suppressed ~276 debug messages>
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 276 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparador..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparador_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparador_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \concatenador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \micro_hash_ucr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \next_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1059.
Running muxtree optimizer on module \nonce_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sistemacompletodes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_universal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$977: \finished1 -> 1'1
      Replacing known input bits on port B of cell $procmux$974: \finished2 -> 1'1
      Replacing known input bits on port B of cell $procmux$971: \finished3 -> 1'1
  Analyzing evaluation results.
Removed 1 multiplexer ports.
<suppressed ~361 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparador.
  Optimizing cells in module \comparador_2.
  Optimizing cells in module \comparador_3.
  Optimizing cells in module \concatenador.
  Optimizing cells in module \concatenador_2.
  Optimizing cells in module \concatenador_3.
  Optimizing cells in module \micro_hash_ucr.
  Optimizing cells in module \micro_hash_ucr_2.
  Optimizing cells in module \micro_hash_ucr_3.
  Optimizing cells in module \next_b.
  Optimizing cells in module \nonce_generator.
  Optimizing cells in module \nonce_generator_2.
  Optimizing cells in module \nonce_generator_3.
  Optimizing cells in module \sistemacompletodes.
  Optimizing cells in module \system_out.
  Optimizing cells in module \system_out_2.
  Optimizing cells in module \system_out_3.
  Optimizing cells in module \system_out_universal.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
<suppressed ~3 debug messages>
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
<suppressed ~3 debug messages>
Finding identical cells in module `\system_out_2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\system_out_3'.
<suppressed ~3 debug messages>
Finding identical cells in module `\system_out_universal'.
Removed a total of 4 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..
Removed 0 unused cells and 281 unused wires.
<suppressed ~7 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparador..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparador_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparador_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \concatenador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \micro_hash_ucr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \next_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sistemacompletodes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_universal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~365 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparador.
  Optimizing cells in module \comparador_2.
  Optimizing cells in module \comparador_3.
  Optimizing cells in module \concatenador.
  Optimizing cells in module \concatenador_2.
  Optimizing cells in module \concatenador_3.
  Optimizing cells in module \micro_hash_ucr.
  Optimizing cells in module \micro_hash_ucr_2.
  Optimizing cells in module \micro_hash_ucr_3.
  Optimizing cells in module \next_b.
  Optimizing cells in module \nonce_generator.
  Optimizing cells in module \nonce_generator_2.
  Optimizing cells in module \nonce_generator_3.
  Optimizing cells in module \sistemacompletodes.
  Optimizing cells in module \system_out.
  Optimizing cells in module \system_out_2.
  Optimizing cells in module \system_out_3.
  Optimizing cells in module \system_out_universal.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 bits (of 32) from port B of cell nonce_generator.$add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2708$931 ($add).
Removed top 30 bits (of 32) from port B of cell nonce_generator_2.$add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2727$937 ($add).
Removed top 30 bits (of 32) from port B of cell nonce_generator_3.$add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2745$943 ($add).

3.8. Executing PEEPOPT pass (run peephole optimizers).

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.10. Executing TECHMAP pass (map to technology primitives).

3.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~20 debug messages>

3.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module comparador:
  creating $alu model for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:256$4 ($lt): new $alu
  creating $alu model for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:256$5 ($lt): new $alu
  creating $alu cell for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:256$5: $auto$alumacc.cc:474:replace_alu$3634
  creating $alu cell for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:256$4: $auto$alumacc.cc:474:replace_alu$3639
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module comparador_2:
  creating $alu model for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:291$10 ($lt): new $alu
  creating $alu model for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:291$11 ($lt): new $alu
  creating $alu cell for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:291$11: $auto$alumacc.cc:474:replace_alu$3646
  creating $alu cell for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:291$10: $auto$alumacc.cc:474:replace_alu$3651
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module comparador_3:
  creating $alu model for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:325$16 ($lt): new $alu
  creating $alu model for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:325$17 ($lt): new $alu
  creating $alu cell for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:325$17: $auto$alumacc.cc:474:replace_alu$3658
  creating $alu cell for $lt$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:325$16: $auto$alumacc.cc:474:replace_alu$3663
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module concatenador:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module concatenador_2:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module concatenador_3:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module micro_hash_ucr:
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1001$232 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1001$233 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1012$240 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1023$247 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1034$254 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1045$261 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1056$268 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1067$275 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1078$282 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1089$289 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1100$296 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1111$303 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1122$310 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1129$316 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1134$318 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1135$319 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1136$320 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:792$100 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:803$107 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:814$114 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:825$121 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:836$128 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:847$135 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:858$142 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:869$149 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:880$156 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:891$163 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:902$170 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:913$177 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:924$184 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:935$191 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:946$198 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:957$205 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:968$212 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:979$219 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:990$226 ($add).
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:990$226.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:979$219.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:968$212.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:957$205.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:946$198.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:935$191.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:924$184.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:913$177.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:902$170.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:891$163.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:880$156.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:869$149.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:858$142.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:847$135.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:836$128.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:825$121.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:814$114.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:803$107.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:792$100.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1136$320.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1135$319.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1134$318.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1129$316.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1122$310.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1111$303.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1100$296.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1089$289.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1078$282.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1067$275.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1056$268.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1045$261.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1034$254.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1023$247.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1012$240.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1001$233.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1001$232.
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1001$232: $auto$alumacc.cc:474:replace_alu$3668
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1001$233: $auto$alumacc.cc:474:replace_alu$3671
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1012$240: $auto$alumacc.cc:474:replace_alu$3674
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1023$247: $auto$alumacc.cc:474:replace_alu$3677
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1034$254: $auto$alumacc.cc:474:replace_alu$3680
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1045$261: $auto$alumacc.cc:474:replace_alu$3683
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1056$268: $auto$alumacc.cc:474:replace_alu$3686
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1067$275: $auto$alumacc.cc:474:replace_alu$3689
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1078$282: $auto$alumacc.cc:474:replace_alu$3692
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1089$289: $auto$alumacc.cc:474:replace_alu$3695
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1100$296: $auto$alumacc.cc:474:replace_alu$3698
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1111$303: $auto$alumacc.cc:474:replace_alu$3701
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1122$310: $auto$alumacc.cc:474:replace_alu$3704
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1129$316: $auto$alumacc.cc:474:replace_alu$3707
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1134$318: $auto$alumacc.cc:474:replace_alu$3710
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1135$319: $auto$alumacc.cc:474:replace_alu$3713
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1136$320: $auto$alumacc.cc:474:replace_alu$3716
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:792$100: $auto$alumacc.cc:474:replace_alu$3719
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:803$107: $auto$alumacc.cc:474:replace_alu$3722
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:814$114: $auto$alumacc.cc:474:replace_alu$3725
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:825$121: $auto$alumacc.cc:474:replace_alu$3728
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:836$128: $auto$alumacc.cc:474:replace_alu$3731
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:847$135: $auto$alumacc.cc:474:replace_alu$3734
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:858$142: $auto$alumacc.cc:474:replace_alu$3737
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:869$149: $auto$alumacc.cc:474:replace_alu$3740
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:880$156: $auto$alumacc.cc:474:replace_alu$3743
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:891$163: $auto$alumacc.cc:474:replace_alu$3746
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:902$170: $auto$alumacc.cc:474:replace_alu$3749
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:913$177: $auto$alumacc.cc:474:replace_alu$3752
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:924$184: $auto$alumacc.cc:474:replace_alu$3755
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:935$191: $auto$alumacc.cc:474:replace_alu$3758
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:946$198: $auto$alumacc.cc:474:replace_alu$3761
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:957$205: $auto$alumacc.cc:474:replace_alu$3764
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:968$212: $auto$alumacc.cc:474:replace_alu$3767
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:979$219: $auto$alumacc.cc:474:replace_alu$3770
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:990$226: $auto$alumacc.cc:474:replace_alu$3773
  created 36 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module micro_hash_ucr_2:
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1555$399 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1555$400 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1566$407 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1577$414 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1588$421 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1599$428 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1610$435 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1621$442 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1632$449 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1643$456 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1654$463 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1665$470 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1676$477 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1687$484 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1698$491 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1709$498 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1720$505 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1731$512 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1742$519 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1753$526 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1764$533 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1775$540 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1786$547 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1797$554 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1808$561 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1819$568 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1830$575 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1841$582 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1852$589 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1863$596 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1874$603 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1885$610 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1892$616 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1897$618 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1898$619 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1899$620 ($add).
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1899$620.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1898$619.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1897$618.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1892$616.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1885$610.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1874$603.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1863$596.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1852$589.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1841$582.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1830$575.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1819$568.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1808$561.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1797$554.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1786$547.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1775$540.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1764$533.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1753$526.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1742$519.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1731$512.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1720$505.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1709$498.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1698$491.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1687$484.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1676$477.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1665$470.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1654$463.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1643$456.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1632$449.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1621$442.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1610$435.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1599$428.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1588$421.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1577$414.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1566$407.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1555$400.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1555$399.
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1555$399: $auto$alumacc.cc:474:replace_alu$3776
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1555$400: $auto$alumacc.cc:474:replace_alu$3779
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1566$407: $auto$alumacc.cc:474:replace_alu$3782
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1577$414: $auto$alumacc.cc:474:replace_alu$3785
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1588$421: $auto$alumacc.cc:474:replace_alu$3788
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1599$428: $auto$alumacc.cc:474:replace_alu$3791
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1610$435: $auto$alumacc.cc:474:replace_alu$3794
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1621$442: $auto$alumacc.cc:474:replace_alu$3797
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1632$449: $auto$alumacc.cc:474:replace_alu$3800
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1643$456: $auto$alumacc.cc:474:replace_alu$3803
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1654$463: $auto$alumacc.cc:474:replace_alu$3806
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1665$470: $auto$alumacc.cc:474:replace_alu$3809
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1676$477: $auto$alumacc.cc:474:replace_alu$3812
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1687$484: $auto$alumacc.cc:474:replace_alu$3815
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1698$491: $auto$alumacc.cc:474:replace_alu$3818
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1709$498: $auto$alumacc.cc:474:replace_alu$3821
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1720$505: $auto$alumacc.cc:474:replace_alu$3824
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1731$512: $auto$alumacc.cc:474:replace_alu$3827
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1742$519: $auto$alumacc.cc:474:replace_alu$3830
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1753$526: $auto$alumacc.cc:474:replace_alu$3833
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1764$533: $auto$alumacc.cc:474:replace_alu$3836
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1775$540: $auto$alumacc.cc:474:replace_alu$3839
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1786$547: $auto$alumacc.cc:474:replace_alu$3842
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1797$554: $auto$alumacc.cc:474:replace_alu$3845
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1808$561: $auto$alumacc.cc:474:replace_alu$3848
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1819$568: $auto$alumacc.cc:474:replace_alu$3851
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1830$575: $auto$alumacc.cc:474:replace_alu$3854
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1841$582: $auto$alumacc.cc:474:replace_alu$3857
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1852$589: $auto$alumacc.cc:474:replace_alu$3860
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1863$596: $auto$alumacc.cc:474:replace_alu$3863
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1874$603: $auto$alumacc.cc:474:replace_alu$3866
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1885$610: $auto$alumacc.cc:474:replace_alu$3869
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1892$616: $auto$alumacc.cc:474:replace_alu$3872
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1897$618: $auto$alumacc.cc:474:replace_alu$3875
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1898$619: $auto$alumacc.cc:474:replace_alu$3878
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:1899$620: $auto$alumacc.cc:474:replace_alu$3881
  created 36 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module micro_hash_ucr_3:
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2316$699 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2316$700 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2327$707 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2338$714 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2349$721 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2360$728 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2371$735 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2382$742 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2393$749 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2404$756 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2415$763 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2426$770 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2437$777 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2448$784 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2459$791 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2470$798 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2481$805 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2492$812 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2503$819 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2514$826 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2525$833 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2536$840 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2547$847 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2558$854 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2569$861 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2580$868 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2591$875 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2602$882 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2613$889 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2624$896 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2635$903 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2646$910 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2653$916 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2658$918 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2659$919 ($add).
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2660$920 ($add).
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2660$920.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2659$919.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2658$918.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2653$916.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2646$910.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2635$903.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2624$896.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2613$889.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2602$882.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2591$875.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2580$868.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2569$861.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2558$854.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2547$847.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2536$840.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2525$833.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2514$826.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2503$819.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2492$812.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2481$805.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2470$798.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2459$791.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2448$784.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2437$777.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2426$770.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2415$763.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2404$756.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2393$749.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2382$742.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2371$735.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2360$728.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2349$721.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2338$714.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2327$707.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2316$700.
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2316$699.
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2316$699: $auto$alumacc.cc:474:replace_alu$3884
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2316$700: $auto$alumacc.cc:474:replace_alu$3887
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2327$707: $auto$alumacc.cc:474:replace_alu$3890
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2338$714: $auto$alumacc.cc:474:replace_alu$3893
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2349$721: $auto$alumacc.cc:474:replace_alu$3896
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2360$728: $auto$alumacc.cc:474:replace_alu$3899
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2371$735: $auto$alumacc.cc:474:replace_alu$3902
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2382$742: $auto$alumacc.cc:474:replace_alu$3905
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2393$749: $auto$alumacc.cc:474:replace_alu$3908
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2404$756: $auto$alumacc.cc:474:replace_alu$3911
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2415$763: $auto$alumacc.cc:474:replace_alu$3914
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2426$770: $auto$alumacc.cc:474:replace_alu$3917
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2437$777: $auto$alumacc.cc:474:replace_alu$3920
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2448$784: $auto$alumacc.cc:474:replace_alu$3923
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2459$791: $auto$alumacc.cc:474:replace_alu$3926
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2470$798: $auto$alumacc.cc:474:replace_alu$3929
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2481$805: $auto$alumacc.cc:474:replace_alu$3932
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2492$812: $auto$alumacc.cc:474:replace_alu$3935
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2503$819: $auto$alumacc.cc:474:replace_alu$3938
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2514$826: $auto$alumacc.cc:474:replace_alu$3941
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2525$833: $auto$alumacc.cc:474:replace_alu$3944
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2536$840: $auto$alumacc.cc:474:replace_alu$3947
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2547$847: $auto$alumacc.cc:474:replace_alu$3950
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2558$854: $auto$alumacc.cc:474:replace_alu$3953
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2569$861: $auto$alumacc.cc:474:replace_alu$3956
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2580$868: $auto$alumacc.cc:474:replace_alu$3959
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2591$875: $auto$alumacc.cc:474:replace_alu$3962
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2602$882: $auto$alumacc.cc:474:replace_alu$3965
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2613$889: $auto$alumacc.cc:474:replace_alu$3968
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2624$896: $auto$alumacc.cc:474:replace_alu$3971
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2635$903: $auto$alumacc.cc:474:replace_alu$3974
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2646$910: $auto$alumacc.cc:474:replace_alu$3977
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2653$916: $auto$alumacc.cc:474:replace_alu$3980
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2658$918: $auto$alumacc.cc:474:replace_alu$3983
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2659$919: $auto$alumacc.cc:474:replace_alu$3986
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2660$920: $auto$alumacc.cc:474:replace_alu$3989
  created 36 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module next_b:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module nonce_generator:
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2708$931 ($add).
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2708$931.
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2708$931: $auto$alumacc.cc:474:replace_alu$3992
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module nonce_generator_2:
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2727$937 ($add).
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2727$937.
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2727$937: $auto$alumacc.cc:474:replace_alu$3995
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module nonce_generator_3:
  creating $macc model for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2745$943 ($add).
  creating $alu model for $macc $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2745$943.
  creating $alu cell for $add$/mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/source/sistema_completo_x.v:2745$943: $auto$alumacc.cc:474:replace_alu$3998
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sistemacompletodes:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module system_out:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module system_out_2:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module system_out_3:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module system_out_universal:
  created 0 $alu and 0 $macc cells.

3.12. Executing SHARE pass (SAT-based resource sharing).

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparador..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparador_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparador_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \concatenador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \micro_hash_ucr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \next_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sistemacompletodes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_universal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~365 debug messages>

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparador.
  Optimizing cells in module \comparador_2.
  Optimizing cells in module \comparador_3.
  Optimizing cells in module \concatenador.
  Optimizing cells in module \concatenador_2.
  Optimizing cells in module \concatenador_3.
  Optimizing cells in module \micro_hash_ucr.
  Optimizing cells in module \micro_hash_ucr_2.
  Optimizing cells in module \micro_hash_ucr_3.
  Optimizing cells in module \next_b.
  Optimizing cells in module \nonce_generator.
  Optimizing cells in module \nonce_generator_2.
  Optimizing cells in module \nonce_generator_3.
  Optimizing cells in module \sistemacompletodes.
  Optimizing cells in module \system_out.
  Optimizing cells in module \system_out_2.
  Optimizing cells in module \system_out_3.
  Optimizing cells in module \system_out_universal.
Performed a total of 0 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..
Removed 0 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.13.9. Finished OPT passes. (There is nothing left to do.)

3.14. Executing FSM pass (extract and optimize FSM).

3.14.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking micro_hash_ucr.k as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking micro_hash_ucr_2.k as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking micro_hash_ucr_3.k as FSM state register:
    Users of register don't seem to benefit from recoding.

3.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY pass.

3.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
<suppressed ~6 debug messages>
Optimizing module comparador_2.
<suppressed ~6 debug messages>
Optimizing module comparador_3.
<suppressed ~6 debug messages>
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
<suppressed ~2 debug messages>
Optimizing module micro_hash_ucr_2.
<suppressed ~2 debug messages>
Optimizing module micro_hash_ucr_3.
<suppressed ~2 debug messages>
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
<suppressed ~1 debug messages>
Optimizing module system_out_2.
<suppressed ~1 debug messages>
Optimizing module system_out_3.
<suppressed ~1 debug messages>
Optimizing module system_out_universal.
<suppressed ~3 debug messages>

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..
Removed 0 unused cells and 7 unused wires.
<suppressed ~7 debug messages>

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \comparador_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \comparador_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \micro_hash_ucr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \micro_hash_ucr_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \next_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nonce_generator_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sistemacompletodes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system_out_universal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~353 debug messages>

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparador.
  Optimizing cells in module \comparador_2.
  Optimizing cells in module \comparador_3.
  Optimizing cells in module \concatenador.
  Optimizing cells in module \concatenador_2.
  Optimizing cells in module \concatenador_3.
  Optimizing cells in module \micro_hash_ucr.
  Optimizing cells in module \micro_hash_ucr_2.
  Optimizing cells in module \micro_hash_ucr_3.
  Optimizing cells in module \next_b.
  Optimizing cells in module \nonce_generator.
  Optimizing cells in module \nonce_generator_2.
  Optimizing cells in module \nonce_generator_3.
  Optimizing cells in module \sistemacompletodes.
  Optimizing cells in module \system_out.
  Optimizing cells in module \system_out_2.
  Optimizing cells in module \system_out_3.
  Optimizing cells in module \system_out_universal.
Performed a total of 0 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

3.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.20.9. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~6376 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
<suppressed ~20 debug messages>
Optimizing module comparador_2.
<suppressed ~20 debug messages>
Optimizing module comparador_3.
<suppressed ~20 debug messages>
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
<suppressed ~432 debug messages>
Optimizing module micro_hash_ucr_2.
<suppressed ~432 debug messages>
Optimizing module micro_hash_ucr_3.
<suppressed ~432 debug messages>
Optimizing module next_b.
Optimizing module nonce_generator.
<suppressed ~180 debug messages>
Optimizing module nonce_generator_2.
<suppressed ~180 debug messages>
Optimizing module nonce_generator_3.
<suppressed ~180 debug messages>
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
<suppressed ~24 debug messages>
Finding identical cells in module `\comparador_2'.
<suppressed ~24 debug messages>
Finding identical cells in module `\comparador_3'.
<suppressed ~24 debug messages>
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
<suppressed ~744 debug messages>
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 272 cells.

3.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..
Removed 1795 unused cells and 3963 unused wires.
<suppressed ~1804 debug messages>

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\comparador' to `<abc-temp-dir>/input.blif'..
Extracted 86 gates and 112 wires to a netlist network with 26 inputs and 2 outputs.

3.23.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              OAI3 cells:       10
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       12
ABC RESULTS:        internal signals:       84
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        2
Removing temp directory.

3.23.2. Extracting gate netlist of module `\comparador_2' to `<abc-temp-dir>/input.blif'..
Extracted 86 gates and 112 wires to a netlist network with 26 inputs and 2 outputs.

3.23.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.2.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              OAI3 cells:       10
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       12
ABC RESULTS:        internal signals:       84
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        2
Removing temp directory.

3.23.3. Extracting gate netlist of module `\comparador_3' to `<abc-temp-dir>/input.blif'..
Extracted 86 gates and 112 wires to a netlist network with 26 inputs and 2 outputs.

3.23.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.3.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              OAI3 cells:       10
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       12
ABC RESULTS:        internal signals:       84
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        2
Removing temp directory.

3.23.4. Extracting gate netlist of module `\concatenador' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.5. Extracting gate netlist of module `\concatenador_2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.6. Extracting gate netlist of module `\concatenador_3' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.7. Extracting gate netlist of module `\micro_hash_ucr' to `<abc-temp-dir>/input.blif'..
Extracted 3726 gates and 4252 wires to a netlist network with 524 inputs and 393 outputs.

3.23.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      241
ABC RESULTS:            ANDNOT cells:      697
ABC RESULTS:              AOI3 cells:       83
ABC RESULTS:               MUX cells:     1440
ABC RESULTS:              NAND cells:       36
ABC RESULTS:               NOR cells:      168
ABC RESULTS:               NOT cells:      232
ABC RESULTS:              OAI3 cells:       42
ABC RESULTS:                OR cells:      144
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:              XNOR cells:      263
ABC RESULTS:               XOR cells:      421
ABC RESULTS:        internal signals:     3335
ABC RESULTS:           input signals:      524
ABC RESULTS:          output signals:      393
Removing temp directory.

3.23.8. Extracting gate netlist of module `\micro_hash_ucr_2' to `<abc-temp-dir>/input.blif'..
Extracted 3726 gates and 4252 wires to a netlist network with 524 inputs and 393 outputs.

3.23.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      241
ABC RESULTS:            ANDNOT cells:      697
ABC RESULTS:              AOI3 cells:       83
ABC RESULTS:               MUX cells:     1440
ABC RESULTS:              NAND cells:       36
ABC RESULTS:               NOR cells:      168
ABC RESULTS:               NOT cells:      232
ABC RESULTS:              OAI3 cells:       42
ABC RESULTS:                OR cells:      144
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:              XNOR cells:      263
ABC RESULTS:               XOR cells:      421
ABC RESULTS:        internal signals:     3335
ABC RESULTS:           input signals:      524
ABC RESULTS:          output signals:      393
Removing temp directory.

3.23.9. Extracting gate netlist of module `\micro_hash_ucr_3' to `<abc-temp-dir>/input.blif'..
Extracted 3726 gates and 4252 wires to a netlist network with 524 inputs and 393 outputs.

3.23.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      241
ABC RESULTS:            ANDNOT cells:      697
ABC RESULTS:              AOI3 cells:       83
ABC RESULTS:               MUX cells:     1440
ABC RESULTS:              NAND cells:       36
ABC RESULTS:               NOR cells:      168
ABC RESULTS:               NOT cells:      232
ABC RESULTS:              OAI3 cells:       42
ABC RESULTS:                OR cells:      144
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:              XNOR cells:      263
ABC RESULTS:               XOR cells:      421
ABC RESULTS:        internal signals:     3335
ABC RESULTS:           input signals:      524
ABC RESULTS:          output signals:      393
Removing temp directory.

3.23.10. Extracting gate netlist of module `\next_b' to `<abc-temp-dir>/input.blif'..
Extracted 288 gates and 483 wires to a netlist network with 194 inputs and 192 outputs.

3.23.10.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.10.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       96
ABC RESULTS:               MUX cells:      192
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:      194
ABC RESULTS:          output signals:      192
Removing temp directory.

3.23.11. Extracting gate netlist of module `\nonce_generator' to `<abc-temp-dir>/input.blif'..
Extracted 152 gates and 189 wires to a netlist network with 35 inputs and 32 outputs.

3.23.11.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.11.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       47
ABC RESULTS:               MUX cells:       31
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:       32
ABC RESULTS:                OR cells:       21
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       31
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       32
Removing temp directory.

3.23.12. Extracting gate netlist of module `\nonce_generator_2' to `<abc-temp-dir>/input.blif'..
Extracted 152 gates and 189 wires to a netlist network with 35 inputs and 32 outputs.

3.23.12.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.12.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:               MUX cells:       31
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:       32
ABC RESULTS:                OR cells:       21
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       31
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       32
Removing temp directory.

3.23.13. Extracting gate netlist of module `\nonce_generator_3' to `<abc-temp-dir>/input.blif'..
Extracted 152 gates and 189 wires to a netlist network with 35 inputs and 32 outputs.

3.23.13.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.13.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:               MUX cells:       31
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:       31
ABC RESULTS:                OR cells:       21
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       30
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       32
Removing temp directory.

3.23.14. Extracting gate netlist of module `\sistemacompletodes' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.15. Extracting gate netlist of module `\system_out' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 103 wires to a netlist network with 35 inputs and 34 outputs.

3.23.15.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.15.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       32
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

3.23.16. Extracting gate netlist of module `\system_out_2' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 103 wires to a netlist network with 35 inputs and 34 outputs.

3.23.16.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.16.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       32
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

3.23.17. Extracting gate netlist of module `\system_out_3' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 103 wires to a netlist network with 35 inputs and 34 outputs.

3.23.17.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.17.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       32
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

3.23.18. Extracting gate netlist of module `\system_out_universal' to `<abc-temp-dir>/input.blif'..
Extracted 131 gates and 233 wires to a netlist network with 100 inputs and 33 outputs.

3.23.18.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.18.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:       64
ABC RESULTS:              NAND cells:       33
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:      100
ABC RESULTS:           input signals:      100
ABC RESULTS:          output signals:       33
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
<suppressed ~304 debug messages>
Optimizing module micro_hash_ucr_2.
<suppressed ~304 debug messages>
Optimizing module micro_hash_ucr_3.
<suppressed ~304 debug messages>
Optimizing module next_b.
<suppressed ~96 debug messages>
Optimizing module nonce_generator.
<suppressed ~31 debug messages>
Optimizing module nonce_generator_2.
<suppressed ~31 debug messages>
Optimizing module nonce_generator_3.
<suppressed ~31 debug messages>
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..
Removed 3 unused cells and 6447 unused wires.
<suppressed ~17 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \sistemacompletodes
Used module:     \comparador
Used module:     \comparador_2
Used module:     \comparador_3
Used module:     \concatenador
Used module:     \concatenador_2
Used module:     \concatenador_3
Used module:     \micro_hash_ucr
Used module:     \micro_hash_ucr_2
Used module:     \micro_hash_ucr_3
Used module:     \next_b
Used module:     \nonce_generator
Used module:     \nonce_generator_2
Used module:     \nonce_generator_3
Used module:     \system_out
Used module:     \system_out_2
Used module:     \system_out_3
Used module:     \system_out_universal

3.25.2. Analyzing design hierarchy..
Top module:  \sistemacompletodes
Used module:     \comparador
Used module:     \comparador_2
Used module:     \comparador_3
Used module:     \concatenador
Used module:     \concatenador_2
Used module:     \concatenador_3
Used module:     \micro_hash_ucr
Used module:     \micro_hash_ucr_2
Used module:     \micro_hash_ucr_3
Used module:     \next_b
Used module:     \nonce_generator
Used module:     \nonce_generator_2
Used module:     \nonce_generator_3
Used module:     \system_out
Used module:     \system_out_2
Used module:     \system_out_3
Used module:     \system_out_universal
Removed 0 unused modules.

3.26. Printing statistics.

=== comparador ===

   Number of wires:                 64
   Number of wire bits:             94
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $_ANDNOT_                       6
     $_AOI3_                         4
     $_DFF_P_                        2
     $_NAND_                         3
     $_NOR_                          4
     $_OAI3_                        10
     $_ORNOT_                       15
     $_OR_                           1
     $_XNOR_                         2
     $_XOR_                         12

=== comparador_2 ===

   Number of wires:                 64
   Number of wire bits:             94
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $_ANDNOT_                       6
     $_AOI3_                         4
     $_DFF_P_                        2
     $_NAND_                         3
     $_NOR_                          4
     $_OAI3_                        10
     $_ORNOT_                       15
     $_OR_                           1
     $_XNOR_                         2
     $_XOR_                         12

=== comparador_3 ===

   Number of wires:                 64
   Number of wire bits:             94
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $_ANDNOT_                       6
     $_AOI3_                         4
     $_DFF_P_                        2
     $_NAND_                         3
     $_NOR_                          4
     $_OAI3_                        10
     $_ORNOT_                       15
     $_OR_                           1
     $_XNOR_                         2
     $_XOR_                         12

=== concatenador ===

   Number of wires:                  5
   Number of wire bits:            258
   Number of public wires:           5
   Number of public wire bits:     258
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_DFF_P_                      128

=== concatenador_2 ===

   Number of wires:                  5
   Number of wire bits:            258
   Number of public wires:           5
   Number of public wire bits:     258
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_DFF_P_                      128

=== concatenador_3 ===

   Number of wires:                  5
   Number of wire bits:            258
   Number of public wires:           5
   Number of public wire bits:     258
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_DFF_P_                      128

=== micro_hash_ucr ===

   Number of wires:               3603
   Number of wire bits:           4356
   Number of public wires:          85
   Number of public wire bits:     525
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4224
     $_ANDNOT_                     697
     $_AND_                        241
     $_AOI3_                        83
     $_DFF_P_                      393
     $_MUX_                       1440
     $_NAND_                        36
     $_NOR_                        168
     $_NOT_                        232
     $_OAI3_                        42
     $_ORNOT_                       64
     $_OR_                         144
     $_XNOR_                       263
     $_XOR_                        421

=== micro_hash_ucr_2 ===

   Number of wires:               3603
   Number of wire bits:           4356
   Number of public wires:          85
   Number of public wire bits:     525
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4224
     $_ANDNOT_                     697
     $_AND_                        241
     $_AOI3_                        83
     $_DFF_P_                      393
     $_MUX_                       1440
     $_NAND_                        36
     $_NOR_                        168
     $_NOT_                        232
     $_OAI3_                        42
     $_ORNOT_                       64
     $_OR_                         144
     $_XNOR_                       263
     $_XOR_                        421

=== micro_hash_ucr_3 ===

   Number of wires:               3603
   Number of wire bits:           4356
   Number of public wires:          85
   Number of public wire bits:     525
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4224
     $_ANDNOT_                     697
     $_AND_                        241
     $_AOI3_                        83
     $_DFF_P_                      393
     $_MUX_                       1440
     $_NAND_                        36
     $_NOR_                        168
     $_NOT_                        232
     $_OAI3_                        42
     $_ORNOT_                       64
     $_OR_                         144
     $_XNOR_                       263
     $_XOR_                        421

=== next_b ===

   Number of wires:                105
   Number of wire bits:            580
   Number of public wires:           6
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                481
     $_ANDNOT_                      96
     $_DFF_P_                      192
     $_MUX_                        192
     $_NOT_                          1

=== nonce_generator ===

   Number of wires:                153
   Number of wire bits:            215
   Number of public wires:           5
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                211
     $_ANDNOT_                      47
     $_DFF_P_                       32
     $_MUX_                         31
     $_NAND_                        14
     $_NOR_                          2
     $_NOT_                         31
     $_ORNOT_                        1
     $_OR_                          21
     $_XNOR_                         1
     $_XOR_                         31

=== nonce_generator_2 ===

   Number of wires:                153
   Number of wire bits:            215
   Number of public wires:           5
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                211
     $_ANDNOT_                      46
     $_DFF_P_                       32
     $_MUX_                         31
     $_NAND_                        15
     $_NOR_                          2
     $_NOT_                         31
     $_ORNOT_                        1
     $_OR_                          21
     $_XNOR_                         1
     $_XOR_                         31

=== nonce_generator_3 ===

   Number of wires:                152
   Number of wire bits:            214
   Number of public wires:           5
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                210
     $_ANDNOT_                      46
     $_DFF_P_                       32
     $_MUX_                         31
     $_NAND_                        14
     $_NOR_                          2
     $_NOT_                         30
     $_ORNOT_                        2
     $_OR_                          21
     $_XNOR_                         2
     $_XOR_                         30

=== sistemacompletodes ===

   Number of wires:                 32
   Number of wire bits:            896
   Number of public wires:          32
   Number of public wire bits:     896
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     comparador                      1
     comparador_2                    1
     comparador_3                    1
     concatenador                    1
     concatenador_2                  1
     concatenador_3                  1
     micro_hash_ucr                  1
     micro_hash_ucr_2                1
     micro_hash_ucr_3                1
     next_b                          1
     nonce_generator                 1
     nonce_generator_2               1
     nonce_generator_3               1
     system_out                      1
     system_out_2                    1
     system_out_3                    1
     system_out_universal            1

=== system_out ===

   Number of wires:                 42
   Number of wire bits:            135
   Number of public wires:           7
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     $_ANDNOT_                      32
     $_DFF_P_                       34
     $_MUX_                          1
     $_NAND_                        32
     $_ORNOT_                        1

=== system_out_2 ===

   Number of wires:                 42
   Number of wire bits:            135
   Number of public wires:           7
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     $_ANDNOT_                      32
     $_DFF_P_                       34
     $_MUX_                          1
     $_NAND_                        32
     $_ORNOT_                        1

=== system_out_3 ===

   Number of wires:                 42
   Number of wire bits:            135
   Number of public wires:           7
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     $_ANDNOT_                      32
     $_DFF_P_                       34
     $_MUX_                          1
     $_NAND_                        32
     $_ORNOT_                        1

=== system_out_universal ===

   Number of wires:                174
   Number of wire bits:            329
   Number of public wires:          10
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                228
     $_ANDNOT_                      32
     $_DFF_P_                       33
     $_MUX_                         64
     $_NAND_                        33
     $_NOR_                          1
     $_NOT_                         64
     $_OR_                           1

=== design hierarchy ===

   sistemacompletodes                1
     comparador                      1
     comparador_2                    1
     comparador_3                    1
     concatenador                    1
     concatenador_2                  1
     concatenador_3                  1
     micro_hash_ucr                  1
     micro_hash_ucr_2                1
     micro_hash_ucr_3                1
     next_b                          1
     nonce_generator                 1
     nonce_generator_2               1
     nonce_generator_3               1
     system_out                      1
     system_out_2                    1
     system_out_3                    1
     system_out_universal            1

   Number of wires:              11911
   Number of wire bits:          16978
   Number of public wires:         375
   Number of public wire bits:    4096
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14874
     $_ANDNOT_                    2472
     $_AND_                        723
     $_AOI3_                       261
     $_DFF_P_                     1992
     $_MUX_                       4672
     $_NAND_                       289
     $_NOR_                        523
     $_NOT_                        853
     $_OAI3_                       156
     $_ORNOT_                      244
     $_OR_                         499
     $_XNOR_                       799
     $_XOR_                       1391

3.27. Executing CHECK pass (checking for obvious problems).
checking module comparador..
checking module comparador_2..
checking module comparador_3..
checking module concatenador..
checking module concatenador_2..
checking module concatenador_3..
checking module micro_hash_ucr..
checking module micro_hash_ucr_2..
checking module micro_hash_ucr_3..
checking module next_b..
checking module nonce_generator..
checking module nonce_generator_2..
checking module nonce_generator_3..
checking module sistemacompletodes..
Warning: multiple conflicting drivers for sistemacompletodes.\next:
    port next[0] of cell comparador (comparador)
    port next[0] of cell comparador_2 (comparador_2)
    port next[0] of cell comparador_3 (comparador_3)
checking module system_out..
checking module system_out_2..
checking module system_out_3..
checking module system_out_universal..
found and reported 1 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=176.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\comparador':
  mapped 2 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\comparador_2':
  mapped 2 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\comparador_3':
  mapped 2 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\concatenador':
  mapped 128 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\concatenador_2':
  mapped 128 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\concatenador_3':
  mapped 128 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\micro_hash_ucr':
  mapped 393 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\micro_hash_ucr_2':
  mapped 393 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\micro_hash_ucr_3':
  mapped 393 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\next_b':
  mapped 192 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\nonce_generator':
  mapped 32 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\nonce_generator_2':
  mapped 32 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\nonce_generator_3':
  mapped 32 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\sistemacompletodes':
Mapping DFF cells in module `\system_out':
  mapped 34 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\system_out_2':
  mapped 34 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\system_out_3':
  mapped 34 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\system_out_universal':
  mapped 33 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \comparador_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \comparador_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \concatenador_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \micro_hash_ucr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \micro_hash_ucr_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \micro_hash_ucr_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \next_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nonce_generator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nonce_generator_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nonce_generator_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sistemacompletodes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \system_out_universal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparador.
  Optimizing cells in module \comparador_2.
  Optimizing cells in module \comparador_3.
  Optimizing cells in module \concatenador.
  Optimizing cells in module \concatenador_2.
  Optimizing cells in module \concatenador_3.
  Optimizing cells in module \micro_hash_ucr.
  Optimizing cells in module \micro_hash_ucr_2.
  Optimizing cells in module \micro_hash_ucr_3.
  Optimizing cells in module \next_b.
  Optimizing cells in module \nonce_generator.
  Optimizing cells in module \nonce_generator_2.
  Optimizing cells in module \nonce_generator_3.
  Optimizing cells in module \sistemacompletodes.
  Optimizing cells in module \system_out.
  Optimizing cells in module \system_out_2.
  Optimizing cells in module \system_out_3.
  Optimizing cells in module \system_out_universal.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparador'.
Finding identical cells in module `\comparador_2'.
Finding identical cells in module `\comparador_3'.
Finding identical cells in module `\concatenador'.
Finding identical cells in module `\concatenador_2'.
Finding identical cells in module `\concatenador_3'.
Finding identical cells in module `\micro_hash_ucr'.
Finding identical cells in module `\micro_hash_ucr_2'.
Finding identical cells in module `\micro_hash_ucr_3'.
Finding identical cells in module `\next_b'.
Finding identical cells in module `\nonce_generator'.
Finding identical cells in module `\nonce_generator_2'.
Finding identical cells in module `\nonce_generator_3'.
Finding identical cells in module `\sistemacompletodes'.
Finding identical cells in module `\system_out'.
Finding identical cells in module `\system_out_2'.
Finding identical cells in module `\system_out_3'.
Finding identical cells in module `\system_out_universal'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparador..
Finding unused cells or wires in module \comparador_2..
Finding unused cells or wires in module \comparador_3..
Finding unused cells or wires in module \concatenador..
Finding unused cells or wires in module \concatenador_2..
Finding unused cells or wires in module \concatenador_3..
Finding unused cells or wires in module \micro_hash_ucr..
Finding unused cells or wires in module \micro_hash_ucr_2..
Finding unused cells or wires in module \micro_hash_ucr_3..
Finding unused cells or wires in module \next_b..
Finding unused cells or wires in module \nonce_generator..
Finding unused cells or wires in module \nonce_generator_2..
Finding unused cells or wires in module \nonce_generator_3..
Finding unused cells or wires in module \sistemacompletodes..
Finding unused cells or wires in module \system_out..
Finding unused cells or wires in module \system_out_2..
Finding unused cells or wires in module \system_out_3..
Finding unused cells or wires in module \system_out_universal..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparador.
Optimizing module comparador_2.
Optimizing module comparador_3.
Optimizing module concatenador.
Optimizing module concatenador_2.
Optimizing module concatenador_3.
Optimizing module micro_hash_ucr.
Optimizing module micro_hash_ucr_2.
Optimizing module micro_hash_ucr_3.
Optimizing module next_b.
Optimizing module nonce_generator.
Optimizing module nonce_generator_2.
Optimizing module nonce_generator_3.
Optimizing module sistemacompletodes.
Optimizing module system_out.
Optimizing module system_out_2.
Optimizing module system_out_3.
Optimizing module system_out_universal.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\comparador' to `<abc-temp-dir>/input.blif'..
Extracted 57 gates and 83 wires to a netlist network with 26 inputs and 2 outputs.

6.1.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        2
ABC RESULTS:           AOI21X1 cells:       12
ABC RESULTS:           AOI22X1 cells:        4
ABC RESULTS:             INVX1 cells:       19
ABC RESULTS:           NAND2X1 cells:       19
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:       10
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       11
ABC RESULTS:           OAI22X1 cells:        6
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:           XNOR2X1 cells:        2
ABC RESULTS:            XOR2X1 cells:        2
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        2
Removing temp directory.

6.2. Extracting gate netlist of module `\comparador_2' to `<abc-temp-dir>/input.blif'..
Extracted 57 gates and 83 wires to a netlist network with 26 inputs and 2 outputs.

6.2.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    0.36 MB. Time =     0.02 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        2
ABC RESULTS:           AOI21X1 cells:       12
ABC RESULTS:           AOI22X1 cells:        4
ABC RESULTS:             INVX1 cells:       19
ABC RESULTS:           NAND2X1 cells:       19
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:       10
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       11
ABC RESULTS:           OAI22X1 cells:        6
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:           XNOR2X1 cells:        2
ABC RESULTS:            XOR2X1 cells:        2
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        2
Removing temp directory.

6.3. Extracting gate netlist of module `\comparador_3' to `<abc-temp-dir>/input.blif'..
Extracted 57 gates and 83 wires to a netlist network with 26 inputs and 2 outputs.

6.3.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    0.36 MB. Time =     0.02 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        2
ABC RESULTS:           AOI21X1 cells:       12
ABC RESULTS:           AOI22X1 cells:        4
ABC RESULTS:             INVX1 cells:       19
ABC RESULTS:           NAND2X1 cells:       19
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:       10
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       11
ABC RESULTS:           OAI22X1 cells:        6
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:           XNOR2X1 cells:        2
ABC RESULTS:            XOR2X1 cells:        2
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        2
Removing temp directory.

6.4. Extracting gate netlist of module `\concatenador' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.5. Extracting gate netlist of module `\concatenador_2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.6. Extracting gate netlist of module `\concatenador_3' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.7. Extracting gate netlist of module `\micro_hash_ucr' to `<abc-temp-dir>/input.blif'..
Extracted 3831 gates and 4355 wires to a netlist network with 524 inputs and 393 outputs.

6.7.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.7.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:      253
ABC RESULTS:           AOI21X1 cells:      731
ABC RESULTS:           AOI22X1 cells:       27
ABC RESULTS:             INVX1 cells:      533
ABC RESULTS:            MUX2X1 cells:       15
ABC RESULTS:           NAND2X1 cells:      523
ABC RESULTS:           NAND3X1 cells:      170
ABC RESULTS:            NOR2X1 cells:      699
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:     1225
ABC RESULTS:           OAI22X1 cells:       50
ABC RESULTS:             OR2X2 cells:       22
ABC RESULTS:           XNOR2X1 cells:      188
ABC RESULTS:            XOR2X1 cells:       70
ABC RESULTS:        internal signals:     3438
ABC RESULTS:           input signals:      524
ABC RESULTS:          output signals:      393
Removing temp directory.

6.8. Extracting gate netlist of module `\micro_hash_ucr_2' to `<abc-temp-dir>/input.blif'..
Extracted 3831 gates and 4355 wires to a netlist network with 524 inputs and 393 outputs.

6.8.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.8.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:      251
ABC RESULTS:           AOI21X1 cells:      756
ABC RESULTS:           AOI22X1 cells:       24
ABC RESULTS:             INVX1 cells:      535
ABC RESULTS:            MUX2X1 cells:       10
ABC RESULTS:           NAND2X1 cells:      577
ABC RESULTS:           NAND3X1 cells:      237
ABC RESULTS:            NOR2X1 cells:      620
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:     1189
ABC RESULTS:           OAI22X1 cells:       43
ABC RESULTS:             OR2X2 cells:       21
ABC RESULTS:           XNOR2X1 cells:      180
ABC RESULTS:            XOR2X1 cells:       77
ABC RESULTS:        internal signals:     3438
ABC RESULTS:           input signals:      524
ABC RESULTS:          output signals:      393
Removing temp directory.

6.9. Extracting gate netlist of module `\micro_hash_ucr_3' to `<abc-temp-dir>/input.blif'..
Extracted 3831 gates and 4355 wires to a netlist network with 524 inputs and 393 outputs.

6.9.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    0.36 MB. Time =     0.02 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.9.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:      253
ABC RESULTS:           AOI21X1 cells:      728
ABC RESULTS:           AOI22X1 cells:       30
ABC RESULTS:             INVX1 cells:      551
ABC RESULTS:            MUX2X1 cells:       11
ABC RESULTS:           NAND2X1 cells:      539
ABC RESULTS:           NAND3X1 cells:      243
ABC RESULTS:            NOR2X1 cells:      643
ABC RESULTS:            NOR3X1 cells:        3
ABC RESULTS:           OAI21X1 cells:     1215
ABC RESULTS:           OAI22X1 cells:       44
ABC RESULTS:             OR2X2 cells:       14
ABC RESULTS:           XNOR2X1 cells:      187
ABC RESULTS:            XOR2X1 cells:       67
ABC RESULTS:        internal signals:     3438
ABC RESULTS:           input signals:      524
ABC RESULTS:          output signals:      393
Removing temp directory.

6.10. Extracting gate netlist of module `\next_b' to `<abc-temp-dir>/input.blif'..
Extracted 289 gates and 483 wires to a netlist network with 194 inputs and 192 outputs.

6.10.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    0.36 MB. Time =     0.02 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.10.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:            MUX2X1 cells:       96
ABC RESULTS:           NAND2X1 cells:       96
ABC RESULTS:            NOR2X1 cells:       96
ABC RESULTS:           OAI21X1 cells:       96
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:      194
ABC RESULTS:          output signals:      192
Removing temp directory.

6.11. Extracting gate netlist of module `\nonce_generator' to `<abc-temp-dir>/input.blif'..
Extracted 179 gates and 214 wires to a netlist network with 35 inputs and 32 outputs.

6.11.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.11.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       12
ABC RESULTS:           AOI21X1 cells:       19
ABC RESULTS:             INVX1 cells:       22
ABC RESULTS:           NAND2X1 cells:       17
ABC RESULTS:           NAND3X1 cells:       18
ABC RESULTS:            NOR2X1 cells:       36
ABC RESULTS:            NOR3X1 cells:        8
ABC RESULTS:           OAI21X1 cells:       28
ABC RESULTS:             OR2X2 cells:        3
ABC RESULTS:        internal signals:      147
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       32
Removing temp directory.

6.12. Extracting gate netlist of module `\nonce_generator_2' to `<abc-temp-dir>/input.blif'..
Extracted 179 gates and 214 wires to a netlist network with 35 inputs and 32 outputs.

6.12.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.12.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       14
ABC RESULTS:           AOI21X1 cells:       17
ABC RESULTS:             INVX1 cells:       25
ABC RESULTS:           NAND2X1 cells:       16
ABC RESULTS:           NAND3X1 cells:       19
ABC RESULTS:            NOR2X1 cells:       34
ABC RESULTS:            NOR3X1 cells:        8
ABC RESULTS:           OAI21X1 cells:       29
ABC RESULTS:             OR2X2 cells:        4
ABC RESULTS:           XNOR2X1 cells:        1
ABC RESULTS:        internal signals:      147
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       32
Removing temp directory.

6.13. Extracting gate netlist of module `\nonce_generator_3' to `<abc-temp-dir>/input.blif'..
Extracted 178 gates and 213 wires to a netlist network with 35 inputs and 32 outputs.

6.13.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.13.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       12
ABC RESULTS:           AOI21X1 cells:       20
ABC RESULTS:             INVX1 cells:       22
ABC RESULTS:           NAND2X1 cells:       17
ABC RESULTS:           NAND3X1 cells:       18
ABC RESULTS:            NOR2X1 cells:       33
ABC RESULTS:            NOR3X1 cells:        8
ABC RESULTS:           OAI21X1 cells:       28
ABC RESULTS:             OR2X2 cells:        4
ABC RESULTS:        internal signals:      146
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       32
Removing temp directory.

6.14. Extracting gate netlist of module `\sistemacompletodes' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.15. Extracting gate netlist of module `\system_out' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs.

6.15.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.15.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       34
ABC RESULTS:           NAND2X1 cells:        2
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:           OAI21X1 cells:        1
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

6.16. Extracting gate netlist of module `\system_out_2' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs.

6.16.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    0.36 MB. Time =     0.02 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.16.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       34
ABC RESULTS:           NAND2X1 cells:        2
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:           OAI21X1 cells:        1
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

6.17. Extracting gate netlist of module `\system_out_3' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs.

6.17.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.17.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       34
ABC RESULTS:           NAND2X1 cells:        2
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:           OAI21X1 cells:        1
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

6.18. Extracting gate netlist of module `\system_out_universal' to `<abc-temp-dir>/input.blif'..
Extracted 195 gates and 295 wires to a netlist network with 100 inputs and 33 outputs.

6.18.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.18.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:       64
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:           NAND3X1 cells:       33
ABC RESULTS:            NOR2X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       32
ABC RESULTS:        internal signals:      162
ABC RESULTS:           input signals:      100
ABC RESULTS:          output signals:       33
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
Using template concatenador for cells of type concatenador.
Using template nonce_generator_3 for cells of type nonce_generator_3.
Using template concatenador_3 for cells of type concatenador_3.
Using template micro_hash_ucr_3 for cells of type micro_hash_ucr_3.
Using template comparador_3 for cells of type comparador_3.
Using template nonce_generator_2 for cells of type nonce_generator_2.
Using template concatenador_2 for cells of type concatenador_2.
Using template micro_hash_ucr_2 for cells of type micro_hash_ucr_2.
Using template comparador_2 for cells of type comparador_2.
Using template micro_hash_ucr for cells of type micro_hash_ucr.
Using template comparador for cells of type comparador.
Using template nonce_generator for cells of type nonce_generator.
Using template system_out for cells of type system_out.
Using template system_out_2 for cells of type system_out_2.
Using template system_out_3 for cells of type system_out_3.
Using template system_out_universal for cells of type system_out_universal.
Using template next_b for cells of type next_b.
<suppressed ~17 debug messages>
No more expansions possible.
Deleting now unused module comparador.
Deleting now unused module comparador_2.
Deleting now unused module comparador_3.
Deleting now unused module concatenador.
Deleting now unused module concatenador_2.
Deleting now unused module concatenador_3.
Deleting now unused module micro_hash_ucr.
Deleting now unused module micro_hash_ucr_2.
Deleting now unused module micro_hash_ucr_3.
Deleting now unused module next_b.
Deleting now unused module nonce_generator.
Deleting now unused module nonce_generator_2.
Deleting now unused module nonce_generator_3.
Deleting now unused module system_out.
Deleting now unused module system_out_2.
Deleting now unused module system_out_3.
Deleting now unused module system_out_universal.

8. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 12 unused cells and 15156 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port sistemacompletodes.clk: Missing option -inpad.
Don't map input port sistemacompletodes.data_in: Missing option -inpad.
Mapping port sistemacompletodes.finished using BUFX2.
Mapping port sistemacompletodes.nonce_out using BUFX2.
Don't map input port sistemacompletodes.reset: Missing option -inpad.
Don't map input port sistemacompletodes.target: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sistemacompletodes.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sistemacompletodes'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sistemacompletodes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sistemacompletodes.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sistemacompletodes'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sistemacompletodes..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sistemacompletodes.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing BLIF backend.

12. Printing statistics.

=== sistemacompletodes ===

   Number of wires:              13978
   Number of wire bits:          17184
   Number of public wires:       13978
   Number of public wire bits:   17184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17080
     AND2X2                        801
     AOI21X1                      2371
     AOI22X1                        93
     BUFX2                          33
     DFFPOSX1                     1989
     INVX1                        1847
     MUX2X1                        132
     NAND2X1                      1845
     NAND3X1                       843
     NOR2X1                       2192
     NOR3X1                         33
     OAI21X1                      3875
     OAI22X1                       155
     OR2X2                          89
     XNOR2X1                       562
     XOR2X1                        220

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 40f735be41
CPU: user 11.33s system 0.41s, MEM: 117.42 MB total, 96.94 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 20% 18x opt_clean (2 sec), 15% 18x opt_expr (1 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/share/qflow/tech/osu018/osu018_stdcells.lef
Cleaning up output syntax
ypostproc.tcl sistemacompletodes_mapped.blif sistemacompletodes /usr/share/qflow/tech/osu018/osu018.sh vdd gnd 
Cleaning up blif file syntax
Running blifFanout (iterative)
Each iteration calls:
blifFanout -l 100 -c 20 -I sistemacompletodes_nofanout -s nullstring -p /usr/share/qflow/tech/osu018/osu018_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y tmp.blif sistemacompletodes.blif

blifFanout for qflow 1.3.17
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 288 (load 4387.62) from node _12916_,
driven by INVX1 with strength 58.615 (fF driven at latency 100)
Top fanout load-to-strength ratio is 74.8548 (latency = 7485.48 ps)
Top input node fanout is 1989 (load 55539.8) from node clk.
Warning 1: load of 93.4838 is 1.59852 times greater than strongest gate XOR2X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 3: load of 96.7776 is 1.67639 times greater than strongest gate OAI22X1
Warning 16: load of 592.236 is 4.68463 times greater than strongest gate DFFPOSX1
Warning 17: load of 640.76 is 5.06845 times greater than strongest gate DFFPOSX1
Warning 52: load of 2616.11 is 44.9564 times greater than strongest gate NOR2X1
3125 gates exceed specified minimum load.
2063 buffers were added.
843 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 16157    	Out: 15314    	-843
	"2" gates	In: 923    	Out: 1358    	+435

Number of gates changed: 2906
gates resized: 2906
blifFanout for qflow 1.3.17
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 43 (load 652.45) from node _12916_,
driven by INVX8 with strength 456.133 (fF driven at latency 100)
Top fanout load-to-strength ratio is 8.54397 (latency = 854.397 ps)
Top input node fanout is 158 (load 5907.83) from node clk.
Warning 1: load of 226.782 is 1.00797 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 2: load of 238.19 is 1.05868 times greater than strongest gate BUFX4
Warning 4: load of 249.404 is 1.10852 times greater than strongest gate BUFX4
Warning 8: load of 253.388 is 1.12622 times greater than strongest gate BUFX4
Warning 9: load of 302.551 is 1.34474 times greater than strongest gate BUFX4
Warning 47: load of 662.45 is 2.86013 times greater than strongest gate CLKBUF1
Warning 469: load of 387.037 is 3.06149 times greater than strongest gate DFFPOSX1
Warning 550: load of 225.075 is 3.85408 times greater than strongest gate NAND2X1
Warning 562: load of 279.207 is 4.798 times greater than strongest gate NOR2X1
Warning 565: load of 286.818 is 4.91134 times greater than strongest gate NAND2X1
Warning 572: load of 302.135 is 5.17362 times greater than strongest gate NAND2X1
Warning 1551: load of 507.193 is 8.71581 times greater than strongest gate NOR2X1
3691 gates exceed specified minimum load.
18 buffers were added.
1978 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 15472    	Out: 15472    	+0
	"2" gates	In: 3263    	Out: 1320    	-1943
	"4" gates	In: 154    	Out: 2062    	+1908
	"8" gates	In: 254    	Out: 289    	+35

Number of gates changed: 1996
gates resized: 1996
blifFanout for qflow 1.3.17
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 16 (load 652.45) from node micro_hash_ucr_3.pipe53,
driven by DFFPOSX1 with strength 126.421 (fF driven at latency 100)
Top fanout load-to-strength ratio is 8.54397 (latency = 854.397 ps)
Top input node fanout is 15 (load 383.884) from node target[3].
Warning 1: load of 614.226 is 2.73003 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 283: load of 662.45 is 2.86013 times greater than strongest gate CLKBUF1
Warning 2091: load of 405.652 is 3.20873 times greater than strongest gate DFFPOSX1
Warning 2127: load of 226.431 is 3.89109 times greater than strongest gate NOR2X1
Warning 2184: load of 279.207 is 4.798 times greater than strongest gate NOR2X1
Warning 2187: load of 286.818 is 4.91134 times greater than strongest gate NAND2X1
Warning 2194: load of 302.135 is 5.17362 times greater than strongest gate NAND2X1
Warning 3061: load of 328.54 is 5.64576 times greater than strongest gate NOR2X1
Warning 3177: load of 507.193 is 8.71581 times greater than strongest gate NOR2X1
5321 gates exceed specified minimum load.
0 buffers were added.
18 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 15472    	Out: 15472    	+0
	"2" gates	In: 1338    	Out: 1320    	-18
	"4" gates	In: 2062    	Out: 2080    	+18
	"8" gates	In: 289    	Out: 289    	+0

Number of gates changed: 18
gates resized: 18
blifFanout for qflow 1.3.17
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 16 (load 716.041) from node micro_hash_ucr_3.pipe53,
driven by DFFPOSX1 with strength 126.421 (fF driven at latency 100)
Top fanout load-to-strength ratio is 8.54397 (latency = 854.397 ps)
Top input node fanout is 15 (load 383.884) from node target[3].
Warning 1: load of 726.041 is 3.22701 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 2133: load of 226.431 is 3.89109 times greater than strongest gate NOR2X1
Warning 2190: load of 279.207 is 4.798 times greater than strongest gate NOR2X1
Warning 2193: load of 286.818 is 4.91134 times greater than strongest gate NAND2X1
Warning 2200: load of 302.135 is 5.17362 times greater than strongest gate NAND2X1
Warning 3067: load of 328.54 is 5.64576 times greater than strongest gate NOR2X1
Warning 3183: load of 507.193 is 8.71581 times greater than strongest gate NOR2X1
5327 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 15472    	Out: 15472    	+0
	"2" gates	In: 1320    	Out: 1320    	+0
	"4" gates	In: 2080    	Out: 2080    	+0
	"8" gates	In: 289    	Out: 289    	+0

Number of gates changed: 0
gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/synthesis
Files:
   Verilog: /mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/synthesis/sistemacompletodes.rtl.v
   Verilog: /mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/synthesis/sistemacompletodes.rtlnopwr.v
   Verilog: /mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/synthesis/sistemacompletodes.rtlbb.v
   Spice:   /mnt/d/Universidad/UCR/I-2021/Microelectronica/Proyecto2/Extra/Desempeño/Proyecto_parte_2/synthesis/sistemacompletodes.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
spi2xspice.py "/usr/share/qflow/tech/osu018/osu018_stdcells.lib" -io_time=1n -time=100p -idelay=10p -odelay=100p -cload=500f sistemacompletodes.spc sistemacompletodes.xspice

Synthesis script ended on Mon Jul 12 13:52:26 CST 2021
