{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 17:27:47 2018 " "Info: Processing started: Sun Nov 04 17:27:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off trigger -c trigger --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trigger -c trigger --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[0\] " "Warning: Node \"data_summ\[0\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[0\] " "Warning: Node \"data_mult\[0\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[1\] " "Warning: Node \"data_summ\[1\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[1\] " "Warning: Node \"data_mult\[1\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[2\] " "Warning: Node \"data_mult\[2\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[2\] " "Warning: Node \"data_summ\[2\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[3\] " "Warning: Node \"data_mult\[3\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[3\] " "Warning: Node \"data_summ\[3\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[4\] " "Warning: Node \"data_mult\[4\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[4\] " "Warning: Node \"data_summ\[4\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[5\] " "Warning: Node \"data_mult\[5\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[5\] " "Warning: Node \"data_summ\[5\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[6\] " "Warning: Node \"data_summ\[6\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[6\] " "Warning: Node \"data_mult\[6\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[7\] " "Warning: Node \"data_mult\[7\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_summ\[7\] " "Warning: Node \"data_summ\[7\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[8\] " "Warning: Node \"data_mult\[8\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[9\] " "Warning: Node \"data_mult\[9\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[10\] " "Warning: Node \"data_mult\[10\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[11\] " "Warning: Node \"data_mult\[11\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[12\] " "Warning: Node \"data_mult\[12\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[13\] " "Warning: Node \"data_mult\[13\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[14\] " "Warning: Node \"data_mult\[14\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_mult\[15\] " "Warning: Node \"data_mult\[15\]\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "q\$latch " "Warning: Node \"q\$latch\" is a latch" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clc " "Info: Assuming node \"clc\" is a latch enable. Will not compute fmax for this pin." {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clcd " "Info: Assuming node \"clcd\" is a latch enable. Will not compute fmax for this pin." {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 25 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_mult\[15\] B\[1\] clc 18.408 ns register " "Info: tsu for register \"data_mult\[15\]\" (data pin = \"B\[1\]\", clock pin = \"clc\") is 18.408 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.664 ns + Longest pin register " "Info: + Longest pin to register delay is 19.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns B\[1\] 1 PIN PIN_76 5 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_76; Fanout = 5; PIN Node = 'B\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.125 ns) + CELL(0.432 ns) 8.032 ns lpm_mult:Mult1\|mult_6us:auto_generated\|cs1a\[0\]~COUTCOUT1_13 2 COMB LC_X21_Y8_N5 2 " "Info: 2: + IC(6.125 ns) + CELL(0.432 ns) = 8.032 ns; Loc. = LC_X21_Y8_N5; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|cs1a\[0\]~COUTCOUT1_13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.557 ns" { B[1] lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]~COUTCOUT1_13 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.112 ns lpm_mult:Mult1\|mult_6us:auto_generated\|cs1a\[1\]~COUTCOUT1_15 3 COMB LC_X21_Y8_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 8.112 ns; Loc. = LC_X21_Y8_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|cs1a\[1\]~COUTCOUT1_15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]~COUTCOUT1_13 lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 8.720 ns lpm_mult:Mult1\|mult_6us:auto_generated\|cs1a\[2\] 4 COMB LC_X21_Y8_N7 12 " "Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 8.720 ns; Loc. = LC_X21_Y8_N7; Fanout = 12; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|cs1a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2] } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.442 ns) 10.229 ns lpm_mult:Mult1\|mult_6us:auto_generated\|le5a\[5\] 5 COMB LC_X22_Y8_N5 3 " "Info: 5: + IC(1.067 ns) + CELL(0.442 ns) = 10.229 ns; Loc. = LC_X22_Y8_N5; Fanout = 3; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|le5a\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2] lpm_mult:Mult1|mult_6us:auto_generated|le5a[5] } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.564 ns) 12.373 ns lpm_mult:Mult1\|mult_6us:auto_generated\|add20_result\[2\]~12 6 COMB LC_X21_Y7_N3 2 " "Info: 6: + IC(1.580 ns) + CELL(0.564 ns) = 12.373 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|add20_result\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { lpm_mult:Mult1|mult_6us:auto_generated|le5a[5] lpm_mult:Mult1|mult_6us:auto_generated|add20_result[2]~12 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 12.551 ns lpm_mult:Mult1\|mult_6us:auto_generated\|add20_result\[3\]~17 7 COMB LC_X21_Y7_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 12.551 ns; Loc. = LC_X21_Y7_N4; Fanout = 3; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|add20_result\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_mult:Mult1|mult_6us:auto_generated|add20_result[2]~12 lpm_mult:Mult1|mult_6us:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 13.172 ns lpm_mult:Mult1\|mult_6us:auto_generated\|add20_result\[6\]~30 8 COMB LC_X21_Y7_N7 3 " "Info: 8: + IC(0.000 ns) + CELL(0.621 ns) = 13.172 ns; Loc. = LC_X21_Y7_N7; Fanout = 3; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|add20_result\[6\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_mult:Mult1|mult_6us:auto_generated|add20_result[3]~17 lpm_mult:Mult1|mult_6us:auto_generated|add20_result[6]~30 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.575 ns) 14.945 ns lpm_mult:Mult1\|mult_6us:auto_generated\|op_2~47COUT1_84 9 COMB LC_X20_Y9_N3 2 " "Info: 9: + IC(1.198 ns) + CELL(0.575 ns) = 14.945 ns; Loc. = LC_X20_Y9_N3; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|op_2~47COUT1_84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { lpm_mult:Mult1|mult_6us:auto_generated|add20_result[6]~30 lpm_mult:Mult1|mult_6us:auto_generated|op_2~47COUT1_84 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 15.553 ns lpm_mult:Mult1\|mult_6us:auto_generated\|op_2~50 10 COMB LC_X20_Y9_N4 3 " "Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 15.553 ns; Loc. = LC_X20_Y9_N4; Fanout = 3; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|op_2~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_mult:Mult1|mult_6us:auto_generated|op_2~47COUT1_84 lpm_mult:Mult1|mult_6us:auto_generated|op_2~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.575 ns) 17.360 ns lpm_mult:Mult1\|mult_6us:auto_generated\|op_5~72COUT1_116 11 COMB LC_X19_Y8_N6 1 " "Info: 11: + IC(1.232 ns) + CELL(0.575 ns) = 17.360 ns; Loc. = LC_X19_Y8_N6; Fanout = 1; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|op_5~72COUT1_116'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { lpm_mult:Mult1|mult_6us:auto_generated|op_2~50 lpm_mult:Mult1|mult_6us:auto_generated|op_5~72COUT1_116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 17.968 ns lpm_mult:Mult1\|mult_6us:auto_generated\|op_5~75 12 COMB LC_X19_Y8_N7 1 " "Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 17.968 ns; Loc. = LC_X19_Y8_N7; Fanout = 1; COMB Node = 'lpm_mult:Mult1\|mult_6us:auto_generated\|op_5~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_mult:Mult1|mult_6us:auto_generated|op_5~72COUT1_116 lpm_mult:Mult1|mult_6us:auto_generated|op_5~75 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.590 ns) 19.664 ns data_mult\[15\] 13 REG LC_X17_Y8_N9 1 " "Info: 13: + IC(1.106 ns) + CELL(0.590 ns) = 19.664 ns; Loc. = LC_X17_Y8_N9; Fanout = 1; REG Node = 'data_mult\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { lpm_mult:Mult1|mult_6us:auto_generated|op_5~75 data_mult[15] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.356 ns ( 37.41 % ) " "Info: Total cell delay = 7.356 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.308 ns ( 62.59 % ) " "Info: Total interconnect delay = 12.308 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.664 ns" { B[1] lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]~COUTCOUT1_13 lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2] lpm_mult:Mult1|mult_6us:auto_generated|le5a[5] lpm_mult:Mult1|mult_6us:auto_generated|add20_result[2]~12 lpm_mult:Mult1|mult_6us:auto_generated|add20_result[3]~17 lpm_mult:Mult1|mult_6us:auto_generated|add20_result[6]~30 lpm_mult:Mult1|mult_6us:auto_generated|op_2~47COUT1_84 lpm_mult:Mult1|mult_6us:auto_generated|op_2~50 lpm_mult:Mult1|mult_6us:auto_generated|op_5~72COUT1_116 lpm_mult:Mult1|mult_6us:auto_generated|op_5~75 data_mult[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.664 ns" { B[1] {} B[1]~out0 {} lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]~COUTCOUT1_13 {} lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 {} lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2] {} lpm_mult:Mult1|mult_6us:auto_generated|le5a[5] {} lpm_mult:Mult1|mult_6us:auto_generated|add20_result[2]~12 {} lpm_mult:Mult1|mult_6us:auto_generated|add20_result[3]~17 {} lpm_mult:Mult1|mult_6us:auto_generated|add20_result[6]~30 {} lpm_mult:Mult1|mult_6us:auto_generated|op_2~47COUT1_84 {} lpm_mult:Mult1|mult_6us:auto_generated|op_2~50 {} lpm_mult:Mult1|mult_6us:auto_generated|op_5~72COUT1_116 {} lpm_mult:Mult1|mult_6us:auto_generated|op_5~75 {} data_mult[15] {} } { 0.000ns 0.000ns 6.125ns 0.000ns 0.000ns 1.067ns 1.580ns 0.000ns 0.000ns 1.198ns 0.000ns 1.232ns 0.000ns 1.106ns } { 0.000ns 1.475ns 0.432ns 0.080ns 0.608ns 0.442ns 0.564ns 0.178ns 0.621ns 0.575ns 0.608ns 0.575ns 0.608ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.511 ns + " "Info: + Micro setup delay of destination is 1.511 ns" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc destination 2.767 ns - Shortest register " "Info: - Shortest clock path from clock \"clc\" to destination register is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clc 1 CLK PIN_10 40 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 40; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.114 ns) 2.767 ns data_mult\[15\] 2 REG LC_X17_Y8_N9 1 " "Info: 2: + IC(1.184 ns) + CELL(0.114 ns) = 2.767 ns; Loc. = LC_X17_Y8_N9; Fanout = 1; REG Node = 'data_mult\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clc data_mult[15] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 57.21 % ) " "Info: Total cell delay = 1.583 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.184 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clc data_mult[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clc {} clc~out0 {} data_mult[15] {} } { 0.000ns 0.000ns 1.184ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.664 ns" { B[1] lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]~COUTCOUT1_13 lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2] lpm_mult:Mult1|mult_6us:auto_generated|le5a[5] lpm_mult:Mult1|mult_6us:auto_generated|add20_result[2]~12 lpm_mult:Mult1|mult_6us:auto_generated|add20_result[3]~17 lpm_mult:Mult1|mult_6us:auto_generated|add20_result[6]~30 lpm_mult:Mult1|mult_6us:auto_generated|op_2~47COUT1_84 lpm_mult:Mult1|mult_6us:auto_generated|op_2~50 lpm_mult:Mult1|mult_6us:auto_generated|op_5~72COUT1_116 lpm_mult:Mult1|mult_6us:auto_generated|op_5~75 data_mult[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.664 ns" { B[1] {} B[1]~out0 {} lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]~COUTCOUT1_13 {} lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 {} lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2] {} lpm_mult:Mult1|mult_6us:auto_generated|le5a[5] {} lpm_mult:Mult1|mult_6us:auto_generated|add20_result[2]~12 {} lpm_mult:Mult1|mult_6us:auto_generated|add20_result[3]~17 {} lpm_mult:Mult1|mult_6us:auto_generated|add20_result[6]~30 {} lpm_mult:Mult1|mult_6us:auto_generated|op_2~47COUT1_84 {} lpm_mult:Mult1|mult_6us:auto_generated|op_2~50 {} lpm_mult:Mult1|mult_6us:auto_generated|op_5~72COUT1_116 {} lpm_mult:Mult1|mult_6us:auto_generated|op_5~75 {} data_mult[15] {} } { 0.000ns 0.000ns 6.125ns 0.000ns 0.000ns 1.067ns 1.580ns 0.000ns 0.000ns 1.198ns 0.000ns 1.232ns 0.000ns 1.106ns } { 0.000ns 1.475ns 0.432ns 0.080ns 0.608ns 0.442ns 0.564ns 0.178ns 0.621ns 0.575ns 0.608ns 0.575ns 0.608ns 0.590ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clc data_mult[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clc {} clc~out0 {} data_mult[15] {} } { 0.000ns 0.000ns 1.184ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clc data_out\[3\] data_summ\[1\] 13.104 ns register " "Info: tco from clock \"clc\" to destination pin \"data_out\[3\]\" through register \"data_summ\[1\]\" is 13.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clc\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clc 1 CLK PIN_10 40 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 40; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.114 ns) 2.680 ns data_summ\[1\] 2 REG LC_X16_Y1_N2 3 " "Info: 2: + IC(1.097 ns) + CELL(0.114 ns) = 2.680 ns; Loc. = LC_X16_Y1_N2; Fanout = 3; REG Node = 'data_summ\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { clc data_summ[1] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 59.07 % ) " "Info: Total cell delay = 1.583 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.097 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clc data_summ[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clc {} clc~out0 {} data_summ[1] {} } { 0.000ns 0.000ns 1.097ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.424 ns + Longest register pin " "Info: + Longest register to pin delay is 10.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_summ\[1\] 1 REG LC_X16_Y1_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y1_N2; Fanout = 3; REG Node = 'data_summ\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_summ[1] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.564 ns) 2.526 ns Add0~8 2 COMB LC_X17_Y9_N3 2 " "Info: 2: + IC(1.962 ns) + CELL(0.564 ns) = 2.526 ns; Loc. = LC_X17_Y9_N3; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { data_summ[1] Add0~8 } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.704 ns Add0~14 3 COMB LC_X17_Y9_N4 6 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.704 ns; Loc. = LC_X17_Y9_N4; Fanout = 6; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~8 Add0~14 } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.325 ns Add0~18 4 COMB LC_X17_Y9_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.325 ns; Loc. = LC_X17_Y9_N5; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.114 ns) 5.408 ns Add0~23 5 COMB LC_X11_Y8_N2 1 " "Info: 5: + IC(1.969 ns) + CELL(0.114 ns) = 5.408 ns; Loc. = LC_X11_Y8_N2; Fanout = 1; COMB Node = 'Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { Add0~18 Add0~23 } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.892 ns) + CELL(2.124 ns) 10.424 ns data_out\[3\] 6 PIN PIN_20 0 " "Info: 6: + IC(2.892 ns) + CELL(2.124 ns) = 10.424 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.016 ns" { Add0~23 data_out[3] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.601 ns ( 34.55 % ) " "Info: Total cell delay = 3.601 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.823 ns ( 65.45 % ) " "Info: Total interconnect delay = 6.823 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { data_summ[1] Add0~8 Add0~14 Add0~18 Add0~23 data_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { data_summ[1] {} Add0~8 {} Add0~14 {} Add0~18 {} Add0~23 {} data_out[3] {} } { 0.000ns 1.962ns 0.000ns 0.000ns 1.969ns 2.892ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clc data_summ[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clc {} clc~out0 {} data_summ[1] {} } { 0.000ns 0.000ns 1.097ns } { 0.000ns 1.469ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { data_summ[1] Add0~8 Add0~14 Add0~18 Add0~23 data_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { data_summ[1] {} Add0~8 {} Add0~14 {} Add0~18 {} Add0~23 {} data_out[3] {} } { 0.000ns 1.962ns 0.000ns 0.000ns 1.969ns 2.892ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a c 13.410 ns Longest " "Info: Longest tpd from source pin \"a\" to destination pin \"c\" is 13.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns a 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'a'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.259 ns) + CELL(0.442 ns) 7.170 ns Mult0~0 2 COMB LC_X8_Y1_N2 1 " "Info: 2: + IC(5.259 ns) + CELL(0.442 ns) = 7.170 ns; Loc. = LC_X8_Y1_N2; Fanout = 1; COMB Node = 'Mult0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { a Mult0~0 } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.116 ns) + CELL(2.124 ns) 13.410 ns c 3 PIN PIN_72 0 " "Info: 3: + IC(4.116 ns) + CELL(2.124 ns) = 13.410 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'c'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.240 ns" { Mult0~0 c } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.035 ns ( 30.09 % ) " "Info: Total cell delay = 4.035 ns ( 30.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.375 ns ( 69.91 % ) " "Info: Total interconnect delay = 9.375 ns ( 69.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.410 ns" { a Mult0~0 c } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.410 ns" { a {} a~out0 {} Mult0~0 {} c {} } { 0.000ns 0.000ns 5.259ns 4.116ns } { 0.000ns 1.469ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_summ\[7\] C\[7\] clc -4.058 ns register " "Info: th for register \"data_summ\[7\]\" (data pin = \"C\[7\]\", clock pin = \"clc\") is -4.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc destination 2.732 ns + Longest register " "Info: + Longest clock path from clock \"clc\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clc 1 CLK PIN_10 40 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 40; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.114 ns) 2.732 ns data_summ\[7\] 2 REG LC_X22_Y13_N3 2 " "Info: 2: + IC(1.149 ns) + CELL(0.114 ns) = 2.732 ns; Loc. = LC_X22_Y13_N3; Fanout = 2; REG Node = 'data_summ\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { clc data_summ[7] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 57.94 % ) " "Info: Total cell delay = 1.583 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clc data_summ[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clc {} clc~out0 {} data_summ[7] {} } { 0.000ns 0.000ns 1.149ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.790 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns C\[7\] 1 PIN PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'C\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[7] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.023 ns) + CELL(0.292 ns) 6.790 ns data_summ\[7\] 2 REG LC_X22_Y13_N3 2 " "Info: 2: + IC(5.023 ns) + CELL(0.292 ns) = 6.790 ns; Loc. = LC_X22_Y13_N3; Fanout = 2; REG Node = 'data_summ\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { C[7] data_summ[7] } "NODE_NAME" } } { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 26.02 % ) " "Info: Total cell delay = 1.767 ns ( 26.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.023 ns ( 73.98 % ) " "Info: Total interconnect delay = 5.023 ns ( 73.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { C[7] data_summ[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { C[7] {} C[7]~out0 {} data_summ[7] {} } { 0.000ns 0.000ns 5.023ns } { 0.000ns 1.475ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clc data_summ[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clc {} clc~out0 {} data_summ[7] {} } { 0.000ns 0.000ns 1.149ns } { 0.000ns 1.469ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { C[7] data_summ[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { C[7] {} C[7]~out0 {} data_summ[7] {} } { 0.000ns 0.000ns 5.023ns } { 0.000ns 1.475ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 17:27:50 2018 " "Info: Processing ended: Sun Nov 04 17:27:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
