Hello everyone, so this project basically implements an alarm clock using Verilog HDL.
We are generating a clock with 7 output signals including Alarm signal, Hour, Minute, and seconds.
The input clock given as input is 10Hz.
Here is Block diagram of the clock
![Block diagram](https://github.com/VinayakPrakashh/FPGA/assets/101159818/03efefad-8776-47cd-89e0-6d55b5de7e83)
