# ARM SME-Optimized 15√ó15 Stencil Computation

A high-performance implementation of 15√ó15 stencil computation leveraging ARM Scalable Matrix Extension (SME) on Apple Silicon M4, achieving up to **91.90x speedup** over baseline implementation.

## üéØ Overview

This project demonstrates multiple optimization strategies for stencil computation, from traditional approaches to cutting-edge SME hardware acceleration. The implementation showcases how modern ARM processors with SME2 extensions can dramatically accelerate matrix operations common in scientific computing, image processing, and machine learning.

## ‚ú® Key Features

- **5 Implementation Strategies**: From baseline to highly optimized SME variants
- **Apple Silicon M4 Optimized**: Leverages SME2 extensions for maximum performance
- **Comprehensive Benchmarking**: Statistical analysis with warmup iterations
- **Automatic Verification**: Ensures numerical accuracy across all implementations
- **Flexible Build System**: Supports both Make and CMake

## üöÄ Performance Results

Measured on Apple Silicon M4 (2024 Mac Mini):

| Method | Time (Œºs) | Speedup vs Baseline | Notes |
|--------|-----------|-------------------|--------|
| **Baseline (full)** | 804.15 | 1.00√ó | Reference implementation |
| **Im2Row GEMV** | 457.70 | 1.76√ó | Matrix multiplication only |
| **Stencil2Row Direct** | 826.55 | 0.97√ó | Basic implementation |
| **SME Single Tile** | 15.40 | 52.22√ó | Single tile SME |
| **SME 4-Tiles** | **8.75** | **91.90√ó** | Row split approach |

*Test configuration: 64√ó64 input, 15√ó15 kernel, 20 iterations average*

### Platform Comparison

The performance charts reveal significant differences between traditional CPU optimization and hardware-accelerated approaches:

<div align="center">
  <img src="./figures/stencil_15x15_performance_hires.png" alt="15√ó15 Stencil Performance Analysis" width="100%">
  <br>
  <em>Figure 1: Execution time comparison (left) and speedup factor analysis (right)</em>
</div>

## üìã Requirements

### Hardware
- Apple Silicon M4 or newer (for SME2 support)
- Alternative: Any ARMv9 processor with SME extensions

### Software
- **macOS**: 15.0+ (Sonoma or newer)
- **Compiler**: Homebrew LLVM/Clang 21.1.1+
- **Build Tools**: Make or CMake 3.20+

## üîß Installation

### Install Dependencies

```bash
# Install Homebrew (if not already installed)
/bin/bash -c "$(curl -fsSL https://raw.githubusercontent.com/Homebrew/install/HEAD/install.sh)"

# Install LLVM/Clang with SME support
brew install llvm

# Verify installation
/opt/homebrew/opt/llvm/bin/clang --version
```

### Clone Repository

```bash
git clone https://github.com/camtrae/arm-sme-stencil.git
cd arm-sme-stencil
```

## üèóÔ∏è Build Instructions

### Using Make (Recommended)

```bash
# Standard build (O2 optimization)
make

# Maximum performance (O3 + LTO)
make optimize

# Debug build with sanitizers
make debug

# Run the program
make run

# Check SME support
make check-sme

# Generate assembly to verify SME instructions
make asm
```

### Using CMake

```bash
# Configure and build
mkdir build && cd build
cmake .. -DCMAKE_BUILD_TYPE=Release
make -j$(sysctl -n hw.ncpu)

# Run benchmark
./bin/stencil_kernel15

# Or use the benchmark target
make benchmark
```

## üî¨ Implementation Details

### 1. Baseline Implementation
- Traditional nested-loop convolution
- Direct computation without optimizations
- Serves as performance reference

### 2. Im2Row Transformation
- Reshapes input into row-major matrix
- Converts stencil to matrix-vector multiplication
- Improves cache locality

### 3. Stencil2Row Algorithm
- Generates two matrices for edge handling
- Converts stencil to matrix-matrix multiplication

### 4. SME Single Tile
- Utilizes one 16√ó16 ZA accumulator tile
- Hardware-accelerated outer product operations
- Basic SME implementation

### 5. SME 4-Tiles Row Split (Optimal)
- Parallel processing of 4 row blocks
- Superior memory access patterns
- Minimal cache misses
- **Best performance: 94.88x speedup**

## üìä Algorithm Specifications

- **Input Size**: 64√ó64 (with 7-pixel padding ‚Üí 78√ó78)
- **Kernel Size**: 15√ó15 (225 elements)
- **Output Size**: 64√ó64
- **Data Type**: 32-bit float
- **SME Configuration**: 4 tiles √ó 16√ó16 elements

## üìö Technical Background

### ARM SME (Scalable Matrix Extension)
- Hardware matrix acceleration unit
- 4 independent 16√ó16 accumulator tiles (ZA0-ZA3)
- Outer product and matrix multiply instructions
- Significant power efficiency improvements

### Key SME Instructions Used
- `svmopa_za32_m`: Outer product accumulate
- `svwrite_hor_za32`: Horizontal tile write
- `svread_ver_za32`: Vertical tile read
- `svzero_za`: Zero accumulator tiles

## üë§ Author

**ZHANGFAN**  
Date: 2025/09/26  
Platform: 2024 Mac Mini M4

## üìÑ License

This project is licensed under the MIT License - see LICENSE file for details.

## üôè Acknowledgments

- ARM Ltd. for SME architecture documentation
- Apple Inc. for M4 chip with SME2 support
- Homebrew maintainers for LLVM toolchain

## üìñ References

1. [ARM SME Programming Guide](https://learn.arm.com/learning-paths/cross-platform/multiplying-matrices-with-sme2/7-sme2-matmul-intr/)
2. [ARM A64 Instruction Set - SME](https://developer.arm.com/architectures/instruction-sets/intrinsics/)
3. [Apple Silicon Optimization](https://developer.apple.com/documentation/apple-silicon)

---

**Note**: This implementation demonstrates the exceptional performance capabilities of ARM SME2 on Apple Silicon, achieving nearly 92x speedup for stencil computations. The row-split 4-tile approach shows optimal utilization of the M4's matrix acceleration hardware.