Analysis & Synthesis report for top_module
Thu Dec 12 10:00:35 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |fractal_start|fractal_gen:MB|state:SM|current
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_controller:controller|vga_address_translator:controller_translator
 21. Parameter Settings for User Entity Instance: fractal_gen:MB
 22. Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_X
 23. Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_Y
 24. Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_A
 25. Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_B
 26. Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_N
 27. Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_I
 28. Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_J
 29. Parameter Settings for User Entity Instance: fractal_gen:MB|state:SM
 30. altsyncram Parameter Settings by Entity Instance
 31. altpll Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "fractal_gen:MB|multiplier:M_AB"
 33. Port Connectivity Checks: "fractal_gen:MB|math:Y_STEP_SIZE"
 34. Port Connectivity Checks: "fractal_gen:MB|math:X_STEP_SIZE"
 35. Port Connectivity Checks: "fractal_gen:MB|multiplier:WIDTH_TO_HEIGHT"
 36. Port Connectivity Checks: "fractal_gen:MB"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 12 10:00:35 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; top_module                                     ;
; Top-level Entity Name           ; fractal_start                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 218                                            ;
; Total pins                      ; 60                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 230,400                                        ;
; Total DSP Blocks                ; 18                                             ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fractal_start      ; top_module         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; state.v                          ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v                  ;         ;
; math.v                           ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/math.v                   ;         ;
; fractal_gen.v                    ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v            ;         ;
; fractal_start.v                  ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v          ;         ;
; register.v                       ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/register.v               ;         ;
; multiplier.v                     ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/multiplier.v             ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v            ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_address_translator.v ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_controller.v         ;         ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_fom1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf   ;         ;
; db/decode_nma.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/decode_nma.tdf        ;         ;
; db/decode_g2a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/decode_g2a.tdf        ;         ;
; db/mux_2hb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/mux_2hb.tdf           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altpll_80u.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 316            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 599            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 32             ;
;     -- 5 input functions                    ; 37             ;
;     -- 4 input functions                    ; 57             ;
;     -- <=3 input functions                  ; 473            ;
;                                             ;                ;
; Dedicated logic registers                   ; 218            ;
;                                             ;                ;
; I/O pins                                    ; 60             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 230400         ;
;                                             ;                ;
; Total DSP Blocks                            ; 18             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 215            ;
; Total fan-out                               ; 4324           ;
; Average fan-out                             ; 4.39           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |fractal_start                                          ; 599 (1)             ; 218 (0)                   ; 230400            ; 18         ; 60   ; 0            ; |fractal_start                                                                                                        ; fractal_start          ; work         ;
;    |fractal_gen:MB|                                     ; 507 (315)           ; 184 (0)                   ; 0                 ; 18         ; 0    ; 0            ; |fractal_start|fractal_gen:MB                                                                                         ; fractal_gen            ; work         ;
;       |math:X_STEP_SIZE|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|math:X_STEP_SIZE                                                                        ; math                   ; work         ;
;       |math:Y_STEP_SIZE|                                ; 36 (36)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|math:Y_STEP_SIZE                                                                        ; math                   ; work         ;
;       |multiplier:M_AA|                                 ; 36 (36)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|multiplier:M_AA                                                                         ; multiplier             ; work         ;
;       |multiplier:M_AB|                                 ; 35 (35)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|multiplier:M_AB                                                                         ; multiplier             ; work         ;
;       |multiplier:M_BB|                                 ; 36 (36)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|multiplier:M_BB                                                                         ; multiplier             ; work         ;
;       |multiplier:WIDTH_TO_HEIGHT|                      ; 36 (36)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|multiplier:WIDTH_TO_HEIGHT                                                              ; multiplier             ; work         ;
;       |register:REG_A|                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|register:REG_A                                                                          ; register               ; work         ;
;       |register:REG_B|                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|register:REG_B                                                                          ; register               ; work         ;
;       |register:REG_I|                                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|register:REG_I                                                                          ; register               ; work         ;
;       |register:REG_J|                                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|register:REG_J                                                                          ; register               ; work         ;
;       |register:REG_N|                                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|register:REG_N                                                                          ; register               ; work         ;
;       |register:REG_X|                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|register:REG_X                                                                          ; register               ; work         ;
;       |register:REG_Y|                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|register:REG_Y                                                                          ; register               ; work         ;
;       |state:SM|                                        ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|fractal_gen:MB|state:SM                                                                                ; state                  ; work         ;
;    |vga_adapter:VGA_ADAPTER|                            ; 91 (2)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 26 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_fom1:auto_generated|               ; 26 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated                          ; altsyncram_fom1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_g2a:rden_decode_b ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_nma:decode2       ; decode_nma             ; work         ;
;             |mux_2hb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|mux_2hb:mux3             ; mux_2hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 52 (41)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fractal_start|vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 12          ;
; Sum of two 18x18                  ; 6           ;
; Total number of DSP blocks        ; 18          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 3           ;
; Fixed Point Unsigned Multiplier   ; 11          ;
; Fixed Point Mixed Sign Multiplier ; 10          ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fractal_start|fractal_gen:MB|state:SM|current                                                                                    ;
+------------------+--------------+-----------------+--------------+------------------+---------------+---------------+--------------+--------------+
; Name             ; current.DONE ; current.ENDLOOP ; current.PLOT ; current.ITERLOOP ; current.ILOOP ; current.JLOOP ; current.INIT ; current.IDLE ;
+------------------+--------------+-----------------+--------------+------------------+---------------+---------------+--------------+--------------+
; current.IDLE     ; 0            ; 0               ; 0            ; 0                ; 0             ; 0             ; 0            ; 0            ;
; current.INIT     ; 0            ; 0               ; 0            ; 0                ; 0             ; 0             ; 1            ; 1            ;
; current.JLOOP    ; 0            ; 0               ; 0            ; 0                ; 0             ; 1             ; 0            ; 1            ;
; current.ILOOP    ; 0            ; 0               ; 0            ; 0                ; 1             ; 0             ; 0            ; 1            ;
; current.ITERLOOP ; 0            ; 0               ; 0            ; 1                ; 0             ; 0             ; 0            ; 1            ;
; current.PLOT     ; 0            ; 0               ; 1            ; 0                ; 0             ; 0             ; 0            ; 1            ;
; current.ENDLOOP  ; 0            ; 1               ; 0            ; 0                ; 0             ; 0             ; 0            ; 1            ;
; current.DONE     ; 1            ; 0               ; 0            ; 0                ; 0             ; 0             ; 0            ; 1            ;
+------------------+--------------+-----------------+--------------+------------------+---------------+---------------+--------------+--------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; fractal_gen:MB|state:SM|current~4     ; Lost fanout        ;
; fractal_gen:MB|state:SM|current~5     ; Lost fanout        ;
; fractal_gen:MB|state:SM|current~6     ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 218   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 128   ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 185   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fractal_start|vga_adapter:VGA_ADAPTER|vga_controller:controller|yCounter[9]                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fractal_start|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|mux_2hb:mux3|l4_w2_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER ;
+-------------------------+----------------+---------------------------+
; Parameter Name          ; Value          ; Type                      ;
+-------------------------+----------------+---------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer            ;
; MONOCHROME              ; FALSE          ; String                    ;
; RESOLUTION              ; 320x240        ; String                    ;
; BACKGROUND_IMAGE        ; background.mif ; String                    ;
; USING_DE1               ; FALSE          ; String                    ;
+-------------------------+----------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_address_translator:user_input_translator ;
+----------------+---------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                 ;
+----------------+---------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; background.mif       ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_fom1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                   ;
+-------------------------------+-------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                ;
; PLL_TYPE                      ; FAST              ; Untyped                                                ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                ;
; LOCK_LOW                      ; 1                 ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                ;
; SKIP_VCO                      ; OFF               ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                ;
; BANDWIDTH                     ; 0                 ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; VCO_MIN                       ; 0                 ; Untyped                                                ;
; VCO_MAX                       ; 0                 ; Untyped                                                ;
; VCO_CENTER                    ; 0                 ; Untyped                                                ;
; PFD_MIN                       ; 0                 ; Untyped                                                ;
; PFD_MAX                       ; 0                 ; Untyped                                                ;
; M_INITIAL                     ; 0                 ; Untyped                                                ;
; M                             ; 0                 ; Untyped                                                ;
; N                             ; 1                 ; Untyped                                                ;
; M2                            ; 1                 ; Untyped                                                ;
; N2                            ; 1                 ; Untyped                                                ;
; SS                            ; 1                 ; Untyped                                                ;
; C0_HIGH                       ; 0                 ; Untyped                                                ;
; C1_HIGH                       ; 0                 ; Untyped                                                ;
; C2_HIGH                       ; 0                 ; Untyped                                                ;
; C3_HIGH                       ; 0                 ; Untyped                                                ;
; C4_HIGH                       ; 0                 ; Untyped                                                ;
; C5_HIGH                       ; 0                 ; Untyped                                                ;
; C6_HIGH                       ; 0                 ; Untyped                                                ;
; C7_HIGH                       ; 0                 ; Untyped                                                ;
; C8_HIGH                       ; 0                 ; Untyped                                                ;
; C9_HIGH                       ; 0                 ; Untyped                                                ;
; C0_LOW                        ; 0                 ; Untyped                                                ;
; C1_LOW                        ; 0                 ; Untyped                                                ;
; C2_LOW                        ; 0                 ; Untyped                                                ;
; C3_LOW                        ; 0                 ; Untyped                                                ;
; C4_LOW                        ; 0                 ; Untyped                                                ;
; C5_LOW                        ; 0                 ; Untyped                                                ;
; C6_LOW                        ; 0                 ; Untyped                                                ;
; C7_LOW                        ; 0                 ; Untyped                                                ;
; C8_LOW                        ; 0                 ; Untyped                                                ;
; C9_LOW                        ; 0                 ; Untyped                                                ;
; C0_INITIAL                    ; 0                 ; Untyped                                                ;
; C1_INITIAL                    ; 0                 ; Untyped                                                ;
; C2_INITIAL                    ; 0                 ; Untyped                                                ;
; C3_INITIAL                    ; 0                 ; Untyped                                                ;
; C4_INITIAL                    ; 0                 ; Untyped                                                ;
; C5_INITIAL                    ; 0                 ; Untyped                                                ;
; C6_INITIAL                    ; 0                 ; Untyped                                                ;
; C7_INITIAL                    ; 0                 ; Untyped                                                ;
; C8_INITIAL                    ; 0                 ; Untyped                                                ;
; C9_INITIAL                    ; 0                 ; Untyped                                                ;
; C0_MODE                       ; BYPASS            ; Untyped                                                ;
; C1_MODE                       ; BYPASS            ; Untyped                                                ;
; C2_MODE                       ; BYPASS            ; Untyped                                                ;
; C3_MODE                       ; BYPASS            ; Untyped                                                ;
; C4_MODE                       ; BYPASS            ; Untyped                                                ;
; C5_MODE                       ; BYPASS            ; Untyped                                                ;
; C6_MODE                       ; BYPASS            ; Untyped                                                ;
; C7_MODE                       ; BYPASS            ; Untyped                                                ;
; C8_MODE                       ; BYPASS            ; Untyped                                                ;
; C9_MODE                       ; BYPASS            ; Untyped                                                ;
; C0_PH                         ; 0                 ; Untyped                                                ;
; C1_PH                         ; 0                 ; Untyped                                                ;
; C2_PH                         ; 0                 ; Untyped                                                ;
; C3_PH                         ; 0                 ; Untyped                                                ;
; C4_PH                         ; 0                 ; Untyped                                                ;
; C5_PH                         ; 0                 ; Untyped                                                ;
; C6_PH                         ; 0                 ; Untyped                                                ;
; C7_PH                         ; 0                 ; Untyped                                                ;
; C8_PH                         ; 0                 ; Untyped                                                ;
; C9_PH                         ; 0                 ; Untyped                                                ;
; L0_HIGH                       ; 1                 ; Untyped                                                ;
; L1_HIGH                       ; 1                 ; Untyped                                                ;
; G0_HIGH                       ; 1                 ; Untyped                                                ;
; G1_HIGH                       ; 1                 ; Untyped                                                ;
; G2_HIGH                       ; 1                 ; Untyped                                                ;
; G3_HIGH                       ; 1                 ; Untyped                                                ;
; E0_HIGH                       ; 1                 ; Untyped                                                ;
; E1_HIGH                       ; 1                 ; Untyped                                                ;
; E2_HIGH                       ; 1                 ; Untyped                                                ;
; E3_HIGH                       ; 1                 ; Untyped                                                ;
; L0_LOW                        ; 1                 ; Untyped                                                ;
; L1_LOW                        ; 1                 ; Untyped                                                ;
; G0_LOW                        ; 1                 ; Untyped                                                ;
; G1_LOW                        ; 1                 ; Untyped                                                ;
; G2_LOW                        ; 1                 ; Untyped                                                ;
; G3_LOW                        ; 1                 ; Untyped                                                ;
; E0_LOW                        ; 1                 ; Untyped                                                ;
; E1_LOW                        ; 1                 ; Untyped                                                ;
; E2_LOW                        ; 1                 ; Untyped                                                ;
; E3_LOW                        ; 1                 ; Untyped                                                ;
; L0_INITIAL                    ; 1                 ; Untyped                                                ;
; L1_INITIAL                    ; 1                 ; Untyped                                                ;
; G0_INITIAL                    ; 1                 ; Untyped                                                ;
; G1_INITIAL                    ; 1                 ; Untyped                                                ;
; G2_INITIAL                    ; 1                 ; Untyped                                                ;
; G3_INITIAL                    ; 1                 ; Untyped                                                ;
; E0_INITIAL                    ; 1                 ; Untyped                                                ;
; E1_INITIAL                    ; 1                 ; Untyped                                                ;
; E2_INITIAL                    ; 1                 ; Untyped                                                ;
; E3_INITIAL                    ; 1                 ; Untyped                                                ;
; L0_MODE                       ; BYPASS            ; Untyped                                                ;
; L1_MODE                       ; BYPASS            ; Untyped                                                ;
; G0_MODE                       ; BYPASS            ; Untyped                                                ;
; G1_MODE                       ; BYPASS            ; Untyped                                                ;
; G2_MODE                       ; BYPASS            ; Untyped                                                ;
; G3_MODE                       ; BYPASS            ; Untyped                                                ;
; E0_MODE                       ; BYPASS            ; Untyped                                                ;
; E1_MODE                       ; BYPASS            ; Untyped                                                ;
; E2_MODE                       ; BYPASS            ; Untyped                                                ;
; E3_MODE                       ; BYPASS            ; Untyped                                                ;
; L0_PH                         ; 0                 ; Untyped                                                ;
; L1_PH                         ; 0                 ; Untyped                                                ;
; G0_PH                         ; 0                 ; Untyped                                                ;
; G1_PH                         ; 0                 ; Untyped                                                ;
; G2_PH                         ; 0                 ; Untyped                                                ;
; G3_PH                         ; 0                 ; Untyped                                                ;
; E0_PH                         ; 0                 ; Untyped                                                ;
; E1_PH                         ; 0                 ; Untyped                                                ;
; E2_PH                         ; 0                 ; Untyped                                                ;
; E3_PH                         ; 0                 ; Untyped                                                ;
; M_PH                          ; 0                 ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                         ;
+-------------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_controller:controller ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1           ; Signed Integer                                         ;
; MONOCHROME              ; FALSE       ; String                                                 ;
; RESOLUTION              ; 320x240     ; String                                                 ;
; USING_DE1               ; FALSE       ; String                                                 ;
; C_VERT_NUM_PIXELS       ; 00111100000 ; Unsigned Binary                                        ;
; C_VERT_SYNC_START       ; 00111101101 ; Unsigned Binary                                        ;
; C_VERT_SYNC_END         ; 00111101110 ; Unsigned Binary                                        ;
; C_VERT_TOTAL_COUNT      ; 01000001101 ; Unsigned Binary                                        ;
; C_HORZ_NUM_PIXELS       ; 01010000000 ; Unsigned Binary                                        ;
; C_HORZ_SYNC_START       ; 01010010011 ; Unsigned Binary                                        ;
; C_HORZ_SYNC_END         ; 01011110010 ; Unsigned Binary                                        ;
; C_HORZ_TOTAL_COUNT      ; 01100100000 ; Unsigned Binary                                        ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_ADAPTER|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                             ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                           ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB              ;
+---------------------+----------------------------------+-----------------+
; Parameter Name      ; Value                            ; Type            ;
+---------------------+----------------------------------+-----------------+
; SCALE_FACTOR_075    ; 00000000001100000000000000000000 ; Unsigned Binary ;
; SCALE_FACTOR_STEP_X ; 00000000000000000011001100110011 ; Unsigned Binary ;
; SCALE_FACTOR_STEP_Y ; 00000000000000000100010001000100 ; Unsigned Binary ;
+---------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_X ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_Y ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_A ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_B ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_N ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_I ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|register:REG_J ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractal_gen:MB|state:SM ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                             ;
; INIT           ; 001   ; Unsigned Binary                             ;
; JLOOP          ; 010   ; Unsigned Binary                             ;
; ILOOP          ; 011   ; Unsigned Binary                             ;
; ITERLOOP       ; 100   ; Unsigned Binary                             ;
; PLOT           ; 101   ; Unsigned Binary                             ;
; ENDLOOP        ; 110   ; Unsigned Binary                             ;
; DONE           ; 111   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 76800                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 3                                              ;
;     -- NUMWORDS_B                         ; 76800                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; FAST                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fractal_gen:MB|multiplier:M_AB"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "fractal_gen:MB|math:Y_STEP_SIZE" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; b[31..15] ; Input ; Info     ; Stuck at GND                 ;
; b[13..11] ; Input ; Info     ; Stuck at GND                 ;
; b[9..7]   ; Input ; Info     ; Stuck at GND                 ;
; b[5..3]   ; Input ; Info     ; Stuck at GND                 ;
; b[1..0]   ; Input ; Info     ; Stuck at GND                 ;
; b[14]     ; Input ; Info     ; Stuck at VCC                 ;
; b[10]     ; Input ; Info     ; Stuck at VCC                 ;
; b[6]      ; Input ; Info     ; Stuck at VCC                 ;
; b[2]      ; Input ; Info     ; Stuck at VCC                 ;
+-----------+-------+----------+------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "fractal_gen:MB|math:X_STEP_SIZE" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; b[13..12] ; Input ; Info     ; Stuck at VCC                 ;
; b[9..8]   ; Input ; Info     ; Stuck at VCC                 ;
; b[5..4]   ; Input ; Info     ; Stuck at VCC                 ;
; b[1..0]   ; Input ; Info     ; Stuck at VCC                 ;
; b[31..14] ; Input ; Info     ; Stuck at GND                 ;
; b[11..10] ; Input ; Info     ; Stuck at GND                 ;
; b[7..6]   ; Input ; Info     ; Stuck at GND                 ;
; b[3..2]   ; Input ; Info     ; Stuck at GND                 ;
+-----------+-------+----------+------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "fractal_gen:MB|multiplier:WIDTH_TO_HEIGHT" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; a[31..26] ; Input ; Info     ; Stuck at GND                           ;
; a[18..0]  ; Input ; Info     ; Stuck at GND                           ;
; b[21..20] ; Input ; Info     ; Stuck at VCC                           ;
; b[31..22] ; Input ; Info     ; Stuck at GND                           ;
; b[19..0]  ; Input ; Info     ; Stuck at GND                           ;
+-----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fractal_gen:MB"                                                                                                               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; start ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; vga_x ; Output ; Warning  ; Output or bidir port (320 bits) is wider than the port expression (9 bits) it drives; bit(s) "vga_x[319..9]" have no fanouts ;
; vga_y ; Output ; Warning  ; Output or bidir port (240 bits) is wider than the port expression (8 bits) it drives; bit(s) "vga_y[239..8]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 218                         ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 32                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 18                          ;
;     ENA SLD           ; 125                         ;
;     plain             ; 15                          ;
; arriav_lcell_comb     ; 600                         ;
;     arith             ; 387                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 87                          ;
;         2 data inputs ; 249                         ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 3                           ;
;     normal            ; 108                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 34                          ;
;         6 data inputs ; 32                          ;
;     shared            ; 105                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 66                          ;
; arriav_mac            ; 18                          ;
; boundary_port         ; 60                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 7.80                        ;
; Average LUT depth     ; 4.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Dec 12 10:00:26 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MandelaCatelog -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file state.v
    Info (12023): Found entity 1: state File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file math.v
    Info (12023): Found entity 1: multiplier File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/math.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fractal_gen.v
    Info (12023): Found entity 1: fractal_gen File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fractal_start.v
    Info (12023): Found entity 1: fractal_start File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: math File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for "init_x" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 185
Warning (10236): Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for "init_y" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 185
Warning (10236): Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for "init_a" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 185
Warning (10236): Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for "init_b" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 185
Warning (10236): Verilog HDL Implicit Net warning at fractal_gen.v(186): created implicit net for "init_iteration_c" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 186
Warning (10236): Verilog HDL Implicit Net warning at fractal_gen.v(186): created implicit net for "init_x_pixel" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 186
Warning (10236): Verilog HDL Implicit Net warning at fractal_gen.v(186): created implicit net for "init_y_pixel" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 186
Warning (10236): Verilog HDL Implicit Net warning at fractal_start.v(36): created implicit net for "start" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 36
Info (12127): Elaborating entity "fractal_start" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fractal_start.v(21): object "start_signal" assigned a value but never read File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 21
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA_ADAPTER" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 58
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA_ADAPTER|vga_address_translator:user_input_translator" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 196
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 217
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 217
Info (12133): Instantiated megafunction "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory" with the following parameter: File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 217
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf
    Info (12023): Found entity 1: altsyncram_fom1 File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_fom1" for hierarchy "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/background.mif -- setting all initial values to 0 File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_nma:decode2" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|mux_2hb:mux3" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA_ADAPTER|vga_pll:mypll" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 235
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA_ADAPTER|vga_controller:controller" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v Line: 256
Info (12128): Elaborating entity "fractal_gen" for hierarchy "fractal_gen:MB" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 77
Warning (10230): Verilog HDL assignment warning at fractal_gen.v(78): truncated value with size 33 to match size of target (32) File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 78
Warning (10230): Verilog HDL assignment warning at fractal_gen.v(93): truncated value with size 33 to match size of target (32) File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 93
Info (12128): Elaborating entity "multiplier" for hierarchy "fractal_gen:MB|multiplier:WIDTH_TO_HEIGHT" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 69
Info (12128): Elaborating entity "math" for hierarchy "fractal_gen:MB|math:X_STEP_SIZE" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 114
Info (12128): Elaborating entity "register" for hierarchy "fractal_gen:MB|register:REG_X" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 138
Info (12128): Elaborating entity "register" for hierarchy "fractal_gen:MB|register:REG_N" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 142
Info (12128): Elaborating entity "state" for hierarchy "fractal_gen:MB|state:SM" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v Line: 189
Warning (10270): Verilog HDL Case Statement warning at state.v(80): incomplete case statement has no default case item File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v Line: 80
Info (10264): Verilog HDL Case Statement information at state.v(80): all case item expressions in this case statement are onehot File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v Line: 80
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v Line: 6
Info (21057): Implemented 763 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 654 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Thu Dec 12 10:00:36 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/output_files/top_module.map.smsg.


