

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row'
================================================================
* Date:           Tue Mar 19 12:13:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab42
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.380 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |       10|       10|         7|          2|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   6|      -|      -|    -|
|Expression       |        -|   -|      0|     61|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    123|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    128|    -|
|Register         |        -|   -|    361|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    361|    376|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   7|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U2  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U3  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0| 123|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U7  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U8  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U9  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U4   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U5   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U6   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_234_p2   |         +|   0|  0|  10|           2|           1|
    |empty_6_fu_279_p2   |         +|   0|  0|  13|           4|           1|
    |empty_7_fu_263_p2   |         +|   0|  0|  13|           4|           2|
    |empty_fu_252_p2     |         -|   0|  0|  13|           4|           4|
    |icmp_ln9_fu_228_p2  |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  61|          17|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |a_address0                        |  14|          3|    4|         12|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    2|          4|
    |i_fu_60                           |   9|          2|    2|          4|
    |res_address0                      |  14|          3|    4|         12|
    |res_d0                            |  14|          3|   16|         48|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 128|         28|   35|         95|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_447                    |   8|   0|    8|          0|
    |add_ln16_5_reg_502                |  16|   0|   16|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_412                     |   4|   0|    4|          0|
    |i_fu_60                           |   2|   0|    2|          0|
    |icmp_ln9_reg_408                  |   1|   0|    1|          0|
    |icmp_ln9_reg_408_pp0_iter1_reg    |   1|   0|    1|          0|
    |mul_ln16_6_reg_472                |  16|   0|   16|          0|
    |p_cast1_reg_437                   |   4|   0|   64|         60|
    |p_cast1_reg_437_pp0_iter1_reg     |   4|   0|   64|         60|
    |p_cast2_reg_427                   |   4|   0|   64|         60|
    |p_cast_reg_417                    |   4|   0|   64|         60|
    |sext_ln16_1_cast_reg_398          |  16|   0|   16|          0|
    |sext_ln16_2_cast_reg_393          |  16|   0|   16|          0|
    |sext_ln16_3_cast_reg_388          |  16|   0|   16|          0|
    |sext_ln16_4_cast_reg_383          |  16|   0|   16|          0|
    |sext_ln16_5_cast_reg_378          |  16|   0|   16|          0|
    |sext_ln16_6_cast_reg_373          |  16|   0|   16|          0|
    |sext_ln16_7_cast_reg_368          |  16|   0|   16|          0|
    |sext_ln16_8_cast_reg_363          |  16|   0|   16|          0|
    |sext_ln16_9_reg_459               |  16|   0|   16|          0|
    |sext_ln16_cast_reg_403            |  16|   0|   16|          0|
    |p_cast2_reg_427                   |  64|  32|   64|         60|
    |p_cast_reg_417                    |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 361|  64|  601|        360|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------+-----+-----+------------+------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|a_address0    |  out|    4|   ap_memory|                       a|         array|
|a_ce0         |  out|    1|   ap_memory|                       a|         array|
|a_q0          |   in|    8|   ap_memory|                       a|         array|
|a_address1    |  out|    4|   ap_memory|                       a|         array|
|a_ce1         |  out|    1|   ap_memory|                       a|         array|
|a_q1          |   in|    8|   ap_memory|                       a|         array|
|res_address0  |  out|    4|   ap_memory|                     res|         array|
|res_ce0       |  out|    1|   ap_memory|                     res|         array|
|res_we0       |  out|    1|   ap_memory|                     res|         array|
|res_d0        |  out|   16|   ap_memory|                     res|         array|
|res_address1  |  out|    4|   ap_memory|                     res|         array|
|res_ce1       |  out|    1|   ap_memory|                     res|         array|
|res_we1       |  out|    1|   ap_memory|                     res|         array|
|res_d1        |  out|   16|   ap_memory|                     res|         array|
|sext_ln16     |   in|    8|     ap_none|               sext_ln16|        scalar|
|sext_ln16_1   |   in|    8|     ap_none|             sext_ln16_1|        scalar|
|sext_ln16_2   |   in|    8|     ap_none|             sext_ln16_2|        scalar|
|sext_ln16_3   |   in|    8|     ap_none|             sext_ln16_3|        scalar|
|sext_ln16_4   |   in|    8|     ap_none|             sext_ln16_4|        scalar|
|sext_ln16_5   |   in|    8|     ap_none|             sext_ln16_5|        scalar|
|sext_ln16_6   |   in|    8|     ap_none|             sext_ln16_6|        scalar|
|sext_ln16_7   |   in|    8|     ap_none|             sext_ln16_7|        scalar|
|sext_ln16_8   |   in|    8|     ap_none|             sext_ln16_8|        scalar|
+--------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln16_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_8"   --->   Operation 11 'read' 'sext_ln16_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln16_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_7"   --->   Operation 12 'read' 'sext_ln16_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln16_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_6"   --->   Operation 13 'read' 'sext_ln16_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln16_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_5"   --->   Operation 14 'read' 'sext_ln16_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln16_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_4"   --->   Operation 15 'read' 'sext_ln16_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln16_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_3"   --->   Operation 16 'read' 'sext_ln16_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln16_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_2"   --->   Operation 17 'read' 'sext_ln16_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln16_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16_1"   --->   Operation 18 'read' 'sext_ln16_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln16_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln16"   --->   Operation 19 'read' 'sext_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln16_8_cast = sext i8 %sext_ln16_8_read"   --->   Operation 20 'sext' 'sext_ln16_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln16_7_cast = sext i8 %sext_ln16_7_read"   --->   Operation 21 'sext' 'sext_ln16_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln16_6_cast = sext i8 %sext_ln16_6_read"   --->   Operation 22 'sext' 'sext_ln16_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln16_5_cast = sext i8 %sext_ln16_5_read"   --->   Operation 23 'sext' 'sext_ln16_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln16_4_cast = sext i8 %sext_ln16_4_read"   --->   Operation 24 'sext' 'sext_ln16_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln16_3_cast = sext i8 %sext_ln16_3_read"   --->   Operation 25 'sext' 'sext_ln16_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln16_2_cast = sext i8 %sext_ln16_2_read"   --->   Operation 26 'sext' 'sext_ln16_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln16_1_cast = sext i8 %sext_ln16_1_read"   --->   Operation 27 'sext' 'sext_ln16_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln16_cast = sext i8 %sext_ln16_read"   --->   Operation 28 'sext' 'sext_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 0, i2 %i" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 31 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Col"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 33 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.56ns)   --->   "%icmp_ln9 = icmp_eq  i2 %i_1, i2 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 34 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln9 = add i2 %i_1, i2 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 35 'add' 'add_ln9' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %Col.split, void %for.end31.exitStub" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 36 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 37 'zext' 'i_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%empty = sub i4 %tmp, i4 %i_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 39 'sub' 'empty' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 40 'zext' 'p_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %p_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%empty_7 = add i4 %empty, i4 2" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 42 'add' 'empty_7' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast2 = zext i4 %empty_7" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 43 'zext' 'p_cast2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %p_cast2" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 44 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 45 'load' 'a_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 46 'load' 'a_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 %add_ln9, i2 %i" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 47 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%empty_6 = add i4 %empty, i4 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 48 'add' 'empty_6' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast1 = zext i4 %empty_6" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 49 'zext' 'p_cast1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %p_cast1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 50 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 51 'load' 'a_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 52 'load' 'a_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 53 'load' 'a_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln16_11 = sext i8 %a_load_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 54 'sext' 'sext_ln16_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_2 = mul i16 %sext_ln16_11, i16 %sext_ln16_2_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 55 'mul' 'mul_ln16_2' <Predicate = (!icmp_ln9)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_2)   --->   "%mul_ln16_5 = mul i16 %sext_ln16_11, i16 %sext_ln16_5_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 56 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln9)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %sext_ln16_11, i16 %sext_ln16_8_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 57 'mul' 'mul_ln16_8' <Predicate = (!icmp_ln9)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 58 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 58 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i8 %a_load" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 59 'sext' 'sext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln16_10 = sext i8 %a_load_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 60 'sext' 'sext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_1 = mul i16 %sext_ln16_10, i16 %sext_ln16_1_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 61 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [2/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_2 = mul i16 %sext_ln16_11, i16 %sext_ln16_2_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 62 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_4 = mul i16 %sext_ln16_10, i16 %sext_ln16_4_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 63 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_2)   --->   "%mul_ln16_5 = mul i16 %sext_ln16_11, i16 %sext_ln16_5_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 64 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (4.17ns)   --->   "%mul_ln16_6 = mul i16 %sext_ln16_9, i16 %sext_ln16_6_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 65 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_7 = mul i16 %sext_ln16_10, i16 %sext_ln16_7_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 66 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %sext_ln16_11, i16 %sext_ln16_8_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 67 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 68 [1/1] (4.17ns)   --->   "%mul_ln16 = mul i16 %sext_ln16_9, i16 %sext_ln16_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 68 'mul' 'mul_ln16' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_1 = mul i16 %sext_ln16_10, i16 %sext_ln16_1_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 69 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_2 = mul i16 %sext_ln16_11, i16 %sext_ln16_2_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 70 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i16 %mul_ln16, i16 %mul_ln16_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 71 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (4.17ns)   --->   "%mul_ln16_3 = mul i16 %sext_ln16_9, i16 %sext_ln16_3_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 72 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_4 = mul i16 %sext_ln16_10, i16 %sext_ln16_4_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 73 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_2)   --->   "%mul_ln16_5 = mul i16 %sext_ln16_11, i16 %sext_ln16_5_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 74 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_2 = add i16 %mul_ln16_3, i16 %mul_ln16_5" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 75 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_7 = mul i16 %sext_ln16_10, i16 %sext_ln16_7_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 76 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %sext_ln16_11, i16 %sext_ln16_8_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 77 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i16 %mul_ln16_6, i16 %mul_ln16_8" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 78 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_1 = mul i16 %sext_ln16_10, i16 %sext_ln16_1_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 79 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i16 %mul_ln16, i16 %mul_ln16_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 80 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i16 %add_ln16, i16 %mul_ln16_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 81 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_4 = mul i16 %sext_ln16_10, i16 %sext_ln16_4_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 82 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_2 = add i16 %mul_ln16_3, i16 %mul_ln16_5" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 83 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i16 %add_ln16_2, i16 %mul_ln16_4" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 84 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_7 = mul i16 %sext_ln16_10, i16 %sext_ln16_7_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 85 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i16 %mul_ln16_6, i16 %mul_ln16_8" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 86 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_5 = add i16 %add_ln16_4, i16 %mul_ln16_7" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 87 'add' 'add_ln16_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.42>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %p_cast" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 88 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr i16 %res, i64 0, i64 %p_cast1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 89 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i16 %add_ln16, i16 %mul_ln16_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 90 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln16 = store i16 %add_ln16_1, i4 %res_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 91 'store' 'store_ln16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 92 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i16 %add_ln16_2, i16 %mul_ln16_4" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 92 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln16 = store i16 %add_ln16_3, i4 %res_addr_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 93 'store' 'store_ln16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_5 = add i16 %add_ln16_4, i16 %mul_ln16_7" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 94 'add' 'add_ln16_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr i16 %res, i64 0, i64 %p_cast2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 95 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 96 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 98 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln16 = store i16 %add_ln16_5, i4 %res_addr_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 99 'store' 'store_ln16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln9 = br void %Col" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 100 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ sext_ln16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln16_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000000]
sext_ln16_8_read      (read             ) [ 00000000]
sext_ln16_7_read      (read             ) [ 00000000]
sext_ln16_6_read      (read             ) [ 00000000]
sext_ln16_5_read      (read             ) [ 00000000]
sext_ln16_4_read      (read             ) [ 00000000]
sext_ln16_3_read      (read             ) [ 00000000]
sext_ln16_2_read      (read             ) [ 00000000]
sext_ln16_1_read      (read             ) [ 00000000]
sext_ln16_read        (read             ) [ 00000000]
sext_ln16_8_cast      (sext             ) [ 01111000]
sext_ln16_7_cast      (sext             ) [ 01111100]
sext_ln16_6_cast      (sext             ) [ 01110000]
sext_ln16_5_cast      (sext             ) [ 01111000]
sext_ln16_4_cast      (sext             ) [ 01111100]
sext_ln16_3_cast      (sext             ) [ 01111000]
sext_ln16_2_cast      (sext             ) [ 01111000]
sext_ln16_1_cast      (sext             ) [ 01111100]
sext_ln16_cast        (sext             ) [ 01111000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
store_ln9             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
i_1                   (load             ) [ 00000000]
icmp_ln9              (icmp             ) [ 01111100]
add_ln9               (add              ) [ 00000000]
br_ln9                (br               ) [ 00000000]
i_cast                (zext             ) [ 00000000]
tmp                   (bitconcatenate   ) [ 00000000]
empty                 (sub              ) [ 00100000]
p_cast                (zext             ) [ 01111110]
a_addr                (getelementptr    ) [ 00100000]
empty_7               (add              ) [ 00000000]
p_cast2               (zext             ) [ 01111111]
a_addr_2              (getelementptr    ) [ 00100000]
store_ln9             (store            ) [ 00000000]
empty_6               (add              ) [ 00000000]
p_cast1               (zext             ) [ 01111110]
a_addr_1              (getelementptr    ) [ 01010000]
a_load                (load             ) [ 01010000]
a_load_2              (load             ) [ 00000000]
sext_ln16_11          (sext             ) [ 01111000]
a_load_1              (load             ) [ 00000000]
sext_ln16_9           (sext             ) [ 00101000]
sext_ln16_10          (sext             ) [ 01101100]
mul_ln16_6            (mul              ) [ 01101100]
mul_ln16              (mul              ) [ 01000100]
mul_ln16_2            (mul              ) [ 01000100]
mul_ln16_3            (mul              ) [ 01000100]
mul_ln16_5            (mul              ) [ 01000100]
mul_ln16_8            (mul              ) [ 01000100]
mul_ln16_1            (mul              ) [ 00100010]
add_ln16              (add              ) [ 00100010]
mul_ln16_4            (mul              ) [ 00100010]
add_ln16_2            (add              ) [ 00100010]
mul_ln16_7            (mul              ) [ 00100010]
add_ln16_4            (add              ) [ 00100010]
res_addr              (getelementptr    ) [ 00000000]
res_addr_1            (getelementptr    ) [ 00000000]
add_ln16_1            (add              ) [ 00000000]
store_ln16            (store            ) [ 00000000]
add_ln16_3            (add              ) [ 00000000]
store_ln16            (store            ) [ 00000000]
add_ln16_5            (add              ) [ 01000001]
res_addr_2            (getelementptr    ) [ 00000000]
specpipeline_ln9      (specpipeline     ) [ 00000000]
speclooptripcount_ln9 (speclooptripcount) [ 00000000]
specloopname_ln9      (specloopname     ) [ 00000000]
store_ln16            (store            ) [ 00000000]
br_ln9                (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln16_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln16_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln16_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln16_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sext_ln16_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sext_ln16_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sext_ln16_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sext_ln16_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln16_8_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_8_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln16_7_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_7_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln16_6_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_6_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln16_5_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_5_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln16_4_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_4_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln16_3_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_3_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln16_2_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_2_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln16_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln16_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="a_addr_2_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
<pin id="140" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_2/1 a_load_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="a_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="res_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="5"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="res_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="4"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="4" slack="0"/>
<pin id="171" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="173" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/6 store_ln16/6 store_ln16/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="res_addr_2_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="6"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln16_8_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_8_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln16_7_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_7_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln16_6_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_6_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln16_5_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_5_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln16_4_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_4_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln16_3_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_3_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln16_2_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_2_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln16_1_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1_cast/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln16_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln9_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_1_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln9_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln9_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_cast2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln9_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="empty_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_cast1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln16_11_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_11/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln16_9_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_9/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln16_10_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_10/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mul_ln16_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="2"/>
<pin id="303" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_6/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mul_ln16_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="0" index="1" bw="8" slack="3"/>
<pin id="308" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul_ln16_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="0" index="1" bw="8" slack="3"/>
<pin id="312" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_3/4 "/>
</bind>
</comp>

<comp id="313" class="1007" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="1"/>
<pin id="316" dir="0" index="2" bw="16" slack="0"/>
<pin id="317" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_2/2 add_ln16/4 "/>
</bind>
</comp>

<comp id="320" class="1007" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="1"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_5/2 add_ln16_2/4 "/>
</bind>
</comp>

<comp id="327" class="1007" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="1"/>
<pin id="330" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_8/2 add_ln16_4/4 "/>
</bind>
</comp>

<comp id="333" class="1007" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="2"/>
<pin id="336" dir="0" index="2" bw="16" slack="0"/>
<pin id="337" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_1/3 add_ln16_1/5 "/>
</bind>
</comp>

<comp id="341" class="1007" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="2"/>
<pin id="344" dir="0" index="2" bw="16" slack="0"/>
<pin id="345" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_4/3 add_ln16_3/5 "/>
</bind>
</comp>

<comp id="349" class="1007" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="2"/>
<pin id="352" dir="0" index="2" bw="16" slack="0"/>
<pin id="353" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_7/3 add_ln16_5/5 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="sext_ln16_8_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_8_cast "/>
</bind>
</comp>

<comp id="368" class="1005" name="sext_ln16_7_cast_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="2"/>
<pin id="370" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln16_7_cast "/>
</bind>
</comp>

<comp id="373" class="1005" name="sext_ln16_6_cast_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="2"/>
<pin id="375" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln16_6_cast "/>
</bind>
</comp>

<comp id="378" class="1005" name="sext_ln16_5_cast_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_5_cast "/>
</bind>
</comp>

<comp id="383" class="1005" name="sext_ln16_4_cast_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="2"/>
<pin id="385" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln16_4_cast "/>
</bind>
</comp>

<comp id="388" class="1005" name="sext_ln16_3_cast_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="3"/>
<pin id="390" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln16_3_cast "/>
</bind>
</comp>

<comp id="393" class="1005" name="sext_ln16_2_cast_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_2_cast "/>
</bind>
</comp>

<comp id="398" class="1005" name="sext_ln16_1_cast_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="2"/>
<pin id="400" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln16_1_cast "/>
</bind>
</comp>

<comp id="403" class="1005" name="sext_ln16_cast_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="3"/>
<pin id="405" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln16_cast "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln9_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="412" class="1005" name="empty_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_cast_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="5"/>
<pin id="419" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="422" class="1005" name="a_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="p_cast2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="6"/>
<pin id="429" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="p_cast2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="a_addr_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_cast1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="4"/>
<pin id="439" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="a_addr_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="a_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="1"/>
<pin id="449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="sext_ln16_11_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="1"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_11 "/>
</bind>
</comp>

<comp id="459" class="1005" name="sext_ln16_9_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_9 "/>
</bind>
</comp>

<comp id="465" class="1005" name="sext_ln16_10_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_10 "/>
</bind>
</comp>

<comp id="472" class="1005" name="mul_ln16_6_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_6 "/>
</bind>
</comp>

<comp id="477" class="1005" name="mul_ln16_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="482" class="1005" name="mul_ln16_3_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_3 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln16_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="492" class="1005" name="add_ln16_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="add_ln16_4_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_4 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln16_5_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="118" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="151" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="187"><net_src comp="64" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="70" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="76" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="82" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="88" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="94" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="100" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="106" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="112" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="225" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="225" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="240" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="267"><net_src comp="252" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="278"><net_src comp="234" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="292"><net_src comp="132" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="132" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="293" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="318"><net_src comp="289" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="305" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="289" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="289" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="296" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="313" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="165" pin=4"/></net>

<net id="346"><net_src comp="296" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="320" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="354"><net_src comp="296" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="327" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="60" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="366"><net_src comp="184" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="371"><net_src comp="188" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="376"><net_src comp="192" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="381"><net_src comp="196" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="386"><net_src comp="200" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="391"><net_src comp="204" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="396"><net_src comp="208" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="401"><net_src comp="212" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="406"><net_src comp="216" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="411"><net_src comp="228" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="252" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="420"><net_src comp="258" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="425"><net_src comp="118" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="430"><net_src comp="269" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="435"><net_src comp="125" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="440"><net_src comp="284" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="445"><net_src comp="143" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="450"><net_src comp="132" pin="7"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="455"><net_src comp="289" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="462"><net_src comp="293" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="468"><net_src comp="296" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="475"><net_src comp="300" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="480"><net_src comp="305" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="485"><net_src comp="309" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="490"><net_src comp="313" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="495"><net_src comp="320" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="500"><net_src comp="327" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="505"><net_src comp="349" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="165" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: res | {6 7 }
 - Input state : 
	Port: matrixmul_Pipeline_Row : a | {1 2 3 }
	Port: matrixmul_Pipeline_Row : res | {}
	Port: matrixmul_Pipeline_Row : sext_ln16 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_1 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_2 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_3 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_4 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_5 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_6 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_7 | {1 }
	Port: matrixmul_Pipeline_Row : sext_ln16_8 | {1 }
  - Chain level:
	State 1
		store_ln9 : 1
		i_1 : 1
		icmp_ln9 : 2
		add_ln9 : 2
		br_ln9 : 3
		i_cast : 2
		tmp : 2
		empty : 3
		p_cast : 4
		a_addr : 5
		empty_7 : 4
		p_cast2 : 5
		a_addr_2 : 6
		a_load : 6
		a_load_2 : 7
		store_ln9 : 3
	State 2
		p_cast1 : 1
		a_addr_1 : 2
		a_load_1 : 3
		sext_ln16_11 : 1
		mul_ln16_2 : 2
		mul_ln16_5 : 2
		mul_ln16_8 : 2
	State 3
		sext_ln16_10 : 1
		mul_ln16_1 : 2
		mul_ln16_4 : 2
		mul_ln16_6 : 1
		mul_ln16_7 : 2
	State 4
		add_ln16 : 1
		add_ln16_2 : 1
		add_ln16_4 : 1
	State 5
		add_ln16_1 : 1
		add_ln16_3 : 1
		add_ln16_5 : 1
	State 6
		store_ln16 : 1
		store_ln16 : 1
	State 7
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln16_6_fu_300      |    0    |    0    |    41   |
|    mul   |        mul_ln16_fu_305       |    0    |    0    |    41   |
|          |       mul_ln16_3_fu_309      |    0    |    0    |    41   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln9_fu_234        |    0    |    0    |    10   |
|    add   |        empty_7_fu_263        |    0    |    0    |    13   |
|          |        empty_6_fu_279        |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         empty_fu_252         |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln9_fu_228       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_313          |    1    |    0    |    0    |
|          |          grp_fu_320          |    1    |    0    |    0    |
|  muladd  |          grp_fu_327          |    1    |    0    |    0    |
|          |          grp_fu_333          |    1    |    0    |    0    |
|          |          grp_fu_341          |    1    |    0    |    0    |
|          |          grp_fu_349          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  sext_ln16_8_read_read_fu_64 |    0    |    0    |    0    |
|          |  sext_ln16_7_read_read_fu_70 |    0    |    0    |    0    |
|          |  sext_ln16_6_read_read_fu_76 |    0    |    0    |    0    |
|          |  sext_ln16_5_read_read_fu_82 |    0    |    0    |    0    |
|   read   |  sext_ln16_4_read_read_fu_88 |    0    |    0    |    0    |
|          |  sext_ln16_3_read_read_fu_94 |    0    |    0    |    0    |
|          | sext_ln16_2_read_read_fu_100 |    0    |    0    |    0    |
|          | sext_ln16_1_read_read_fu_106 |    0    |    0    |    0    |
|          |  sext_ln16_read_read_fu_112  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    sext_ln16_8_cast_fu_184   |    0    |    0    |    0    |
|          |    sext_ln16_7_cast_fu_188   |    0    |    0    |    0    |
|          |    sext_ln16_6_cast_fu_192   |    0    |    0    |    0    |
|          |    sext_ln16_5_cast_fu_196   |    0    |    0    |    0    |
|          |    sext_ln16_4_cast_fu_200   |    0    |    0    |    0    |
|   sext   |    sext_ln16_3_cast_fu_204   |    0    |    0    |    0    |
|          |    sext_ln16_2_cast_fu_208   |    0    |    0    |    0    |
|          |    sext_ln16_1_cast_fu_212   |    0    |    0    |    0    |
|          |     sext_ln16_cast_fu_216    |    0    |    0    |    0    |
|          |      sext_ln16_11_fu_289     |    0    |    0    |    0    |
|          |      sext_ln16_9_fu_293      |    0    |    0    |    0    |
|          |      sext_ln16_10_fu_296     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         i_cast_fu_240        |    0    |    0    |    0    |
|   zext   |         p_cast_fu_258        |    0    |    0    |    0    |
|          |        p_cast2_fu_269        |    0    |    0    |    0    |
|          |        p_cast1_fu_284        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_fu_244          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   182   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    a_addr_1_reg_442    |    4   |
|    a_addr_2_reg_432    |    4   |
|     a_addr_reg_422     |    4   |
|     a_load_reg_447     |    8   |
|   add_ln16_2_reg_492   |   16   |
|   add_ln16_4_reg_497   |   16   |
|   add_ln16_5_reg_502   |   16   |
|    add_ln16_reg_487    |   16   |
|      empty_reg_412     |    4   |
|        i_reg_356       |    2   |
|    icmp_ln9_reg_408    |    1   |
|   mul_ln16_3_reg_482   |   16   |
|   mul_ln16_6_reg_472   |   16   |
|    mul_ln16_reg_477    |   16   |
|     p_cast1_reg_437    |   64   |
|     p_cast2_reg_427    |   64   |
|     p_cast_reg_417     |   64   |
|  sext_ln16_10_reg_465  |   16   |
|  sext_ln16_11_reg_452  |   16   |
|sext_ln16_1_cast_reg_398|   16   |
|sext_ln16_2_cast_reg_393|   16   |
|sext_ln16_3_cast_reg_388|   16   |
|sext_ln16_4_cast_reg_383|   16   |
|sext_ln16_5_cast_reg_378|   16   |
|sext_ln16_6_cast_reg_373|   16   |
|sext_ln16_7_cast_reg_368|   16   |
|sext_ln16_8_cast_reg_363|   16   |
|   sext_ln16_9_reg_459  |   16   |
| sext_ln16_cast_reg_403 |   16   |
+------------------------+--------+
|          Total         |   523  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_165 |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_313    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_320    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_327    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_333    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_341    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_349    |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   200  || 16.8344 ||   131   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   182  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   131  |
|  Register |    -   |    -   |   523  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   16   |   523  |   313  |
+-----------+--------+--------+--------+--------+
