

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2'
================================================================
* Date:           Wed May 25 23:55:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.664 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  2.670 us|  2.670 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1_VITIS_LOOP_29_2  |       87|       87|        58|          2|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 59


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 1
  Pipeline-0 : II = 2, D = 59, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 61 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Val2_4 = alloca i32 1"   --->   Operation 62 'alloca' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 63 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 64 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 65 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_lcssa11133 = alloca i32 1"   --->   Operation 66 'alloca' 'p_lcssa11133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 67 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 68 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_5 = alloca i32 1"   --->   Operation 69 'alloca' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V"   --->   Operation 70 'read' 'rngMT19937ICN_uniformRNG_x_k_p_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V"   --->   Operation 71 'read' 'rngMT19937ICN_uniformRNG_x_k_p_m_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V"   --->   Operation 72 'read' 'rngMT19937ICN_uniformRNG_x_k_p_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V"   --->   Operation 73 'read' 'rngMT19937ICN_uniformRNG_x_k_p_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_read, i32 %p_Val2_5"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %p_lcssa11133"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %empty"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V_read, i32 %p_Val2_s"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V_read, i32 %p_Val2_4"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V_read, i32 %lhs_V"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 19.6>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [src/Rayleigh.cpp:28]   --->   Operation 84 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.75ns)   --->   "%icmp_ln28 = icmp_eq  i5 %indvar_flatten_load, i5 16" [src/Rayleigh.cpp:28]   --->   Operation 85 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln28_1 = add i5 %indvar_flatten_load, i5 1" [src/Rayleigh.cpp:28]   --->   Operation 86 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %fpga_resource_hint..40, void %.preheader.preheader.preheader.exitStub" [src/Rayleigh.cpp:28]   --->   Operation 87 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 88 'load' 'lhs_V_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Val2_4_load = load i32 %p_Val2_4"   --->   Operation 89 'load' 'p_Val2_4_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 90 'load' 'p_Val2_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_load = load i6 %empty" [src/rng.hpp:739]   --->   Operation 91 'load' 'p_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [src/Rayleigh.cpp:29]   --->   Operation 92 'load' 'j_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_lcssa11133_load = load i6 %p_lcssa11133"   --->   Operation 93 'load' 'p_lcssa11133_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.78ns)   --->   "%add_ln885 = add i6 %p_lcssa11133_load, i6 8"   --->   Operation 94 'add' 'add_ln885' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.58ns)   --->   "%icmp_ln29 = icmp_eq  i3 %j_load, i3 4" [src/Rayleigh.cpp:29]   --->   Operation 95 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.20ns)   --->   "%select_ln739 = select i1 %icmp_ln29, i3 0, i3 %j_load" [src/rng.hpp:739]   --->   Operation 96 'select' 'select_ln739' <Predicate = (!icmp_ln28)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%select_ln739_1 = select i1 %icmp_ln29, i6 %add_ln885, i6 %p_load" [src/rng.hpp:739]   --->   Operation 97 'select' 'select_ln739_1' <Predicate = (!icmp_ln28)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.38ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i6 %add_ln885, i6 %p_lcssa11133_load" [src/Rayleigh.cpp:28]   --->   Operation 98 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast131 = zext i6 %select_ln739_1" [src/rng.hpp:739]   --->   Operation 99 'zext' 'p_cast131' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.78ns)   --->   "%addr_head_p_3_V = add i6 %select_ln739_1, i6 3"   --->   Operation 100 'add' 'addr_head_p_3_V' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.76ns)   --->   "%addr_head_p_m_p_1_V = add i8 %p_cast131, i8 142"   --->   Operation 101 'add' 'addr_head_p_m_p_1_V' <Predicate = (!icmp_ln28)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31"   --->   Operation 102 'bitselect' 'tmp_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%p_Result_14 = trunc i32 %p_Val2_4_load"   --->   Operation 103 'trunc' 'p_Result_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_13 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_4_load, i32 1, i32 30"   --->   Operation 104 'partselect' 'tmp_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_10, i30 %tmp_13"   --->   Operation 105 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%zext_ln1043 = zext i31 %tmp_V"   --->   Operation 106 'zext' 'zext_ln1043' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%select_ln722 = select i1 %p_Result_14, i32 2567483615, i32 0" [src/rng.hpp:722]   --->   Operation 107 'select' 'select_ln722' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln722"   --->   Operation 108 'xor' 'xor_ln1544' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.44ns) (out node of the LUT)   --->   "%ret_10 = xor i32 %xor_ln1544, i32 %zext_ln1043"   --->   Operation 109 'xor' 'ret_10' <Predicate = (!icmp_ln28)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%r_s = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V, i32 1, i32 5"   --->   Operation 110 'partselect' 'r_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V, i32 1, i32 7"   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %r_s"   --->   Operation 112 'zext' 'zext_ln587' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i7 %trunc_ln"   --->   Operation 113 'sext' 'sext_ln587' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i8 %sext_ln587"   --->   Operation 114 'zext' 'zext_ln587_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587" [src/rng.hpp:739]   --->   Operation 115 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:739]   --->   Operation 116 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_1" [src/rng.hpp:740]   --->   Operation 117 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (1.23ns)   --->   "%lhs_V_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:740]   --->   Operation 118 'load' 'lhs_V_1' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_10, i32 11, i32 31"   --->   Operation 119 'partselect' 'r' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i21 %r"   --->   Operation 120 'zext' 'zext_ln1691' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.35ns)   --->   "%pre_result_V_2 = xor i32 %zext_ln1691, i32 %ret_10"   --->   Operation 121 'xor' 'pre_result_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 24"   --->   Operation 122 'bitselect' 'tmp_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_2, i32 19, i32 21"   --->   Operation 123 'partselect' 'tmp_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 17"   --->   Operation 124 'bitselect' 'tmp_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 14"   --->   Operation 125 'bitselect' 'tmp_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 11, i32 12"   --->   Operation 126 'partselect' 'tmp_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 7"   --->   Operation 127 'bitselect' 'tmp_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 5"   --->   Operation 128 'bitselect' 'tmp_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 2, i32 3"   --->   Operation 129 'partselect' 'tmp_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1542 = trunc i32 %pre_result_V_2"   --->   Operation 130 'trunc' 'trunc_ln1542' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_11, i2 0, i3 %tmp_14, i1 0, i1 %tmp_12, i2 0, i1 %tmp_15, i1 0, i2 %tmp_16, i3 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i2 %tmp_19, i1 0, i1 %trunc_ln1542, i7 0"   --->   Operation 131 'bitconcatenate' 'ret' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.35ns)   --->   "%pre_result_V_3 = xor i32 %ret, i32 %pre_result_V_2"   --->   Operation 132 'xor' 'pre_result_V_3' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_3, i32 14, i32 16"   --->   Operation 133 'partselect' 'tmp_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_3, i32 7, i32 12"   --->   Operation 134 'partselect' 'tmp_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_3, i32 2, i32 3"   --->   Operation 135 'partselect' 'tmp_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%ret_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_20, i1 0, i6 %tmp_21, i3 0, i2 %tmp_22, i17 0"   --->   Operation 136 'bitconcatenate' 'ret_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.35ns)   --->   "%pre_result_V_4 = xor i32 %ret_3, i32 %pre_result_V_3"   --->   Operation 137 'xor' 'pre_result_V_4' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%r_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_4, i32 18, i32 31"   --->   Operation 138 'partselect' 'r_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1691_1 = zext i14 %r_4"   --->   Operation 139 'zext' 'zext_ln1691_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.35ns)   --->   "%pre_result_V = xor i32 %zext_ln1691_1, i32 %pre_result_V_4"   --->   Operation 140 'xor' 'pre_result_V' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.99ns)   --->   "%icmp_ln938 = icmp_eq  i32 %zext_ln1691_1, i32 %pre_result_V_4"   --->   Operation 141 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0"   --->   Operation 142 'partselect' 'p_Result_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1"   --->   Operation 143 'cttz' 'l' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 144 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.01ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 145 'sub' 'sub_ln947' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 146 'add' 'lsb_index' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 147 'partselect' 'tmp_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_23, i31 0"   --->   Operation 148 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %pre_result_V"   --->   Operation 149 'zext' 'zext_ln960' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 150 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.78ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 151 'sub' 'sub_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 152 'zext' 'zext_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 153 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 154 'shl' 'shl_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_2 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 155 'or' 'or_ln952_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %pre_result_V, i32 %or_ln952_2"   --->   Operation 156 'and' 'and_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 157 'icmp' 'icmp_ln952' <Predicate = (!icmp_ln28)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 158 'bitselect' 'tmp_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_24, i1 1"   --->   Operation 159 'xor' 'xor_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index"   --->   Operation 160 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.99ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 161 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_1 = and i1 %p_Result_16, i1 %xor_ln952"   --->   Operation 162 'and' 'and_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.01ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 163 'sub' 'sub_ln962' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 164 'zext' 'zext_ln962' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 165 'shl' 'shl_ln962' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_16"   --->   Operation 166 'select' 'select_ln949' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (1.01ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 167 'add' 'add_ln961' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 168 'zext' 'zext_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 169 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_1"   --->   Operation 170 'select' 'select_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 171 'select' 'm' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 172 'zext' 'zext_ln964' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln964"   --->   Operation 173 'add' 'm_2' <Predicate = (!icmp_ln28)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%m_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 174 'partselect' 'm_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%zext_ln965 = zext i63 %m_10"   --->   Operation 175 'zext' 'zext_ln965' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 54"   --->   Operation 176 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.79ns)   --->   "%sub_ln969 = sub i11 1022, i11 %trunc_ln946"   --->   Operation 177 'sub' 'sub_ln969' <Predicate = (!icmp_ln28)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.79ns)   --->   "%add_ln968 = add i11 %sub_ln969, i11 1"   --->   Operation 178 'add' 'add_ln968' <Predicate = (!icmp_ln28)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969"   --->   Operation 179 'select' 'select_ln968' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968"   --->   Operation 180 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 181 'partset' 'p_Result_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_17"   --->   Operation 182 'bitcast' 'bitcast_ln746' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 183 'select' 'tmp_uniform' <Predicate = (!icmp_ln28)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i64 %tmp_uniform" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 184 'bitcast' 'bitcast_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 185 'partselect' 'tmp_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln443 = trunc i64 %bitcast_ln443" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 186 'trunc' 'trunc_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.94ns)   --->   "%icmp_ln443 = icmp_ne  i11 %tmp_2, i11 2047" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 187 'icmp' 'icmp_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.14ns)   --->   "%icmp_ln443_1 = icmp_eq  i52 %trunc_ln443, i52 0" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 188 'icmp' 'icmp_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.28ns)   --->   "%or_ln443 = or i1 %icmp_ln443_1, i1 %icmp_ln443" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 189 'or' 'or_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (11.7ns)   --->   "%tmp_3 = fcmp_olt  i64 %tmp_uniform, i64 0.02425" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 190 'dcmp' 'tmp_3' <Predicate = (!icmp_ln28)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.28ns)   --->   "%and_ln443 = and i1 %or_ln443, i1 %tmp_3" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 191 'and' 'and_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (11.7ns)   --->   "%tmp_5 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 192 'dcmp' 'tmp_5' <Predicate = (!icmp_ln28)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_1)   --->   "%and_ln443_1 = and i1 %or_ln443, i1 %tmp_5" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 193 'and' 'and_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln443_1 = or i1 %and_ln443, i1 %and_ln443_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 194 'or' 'or_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.78ns)   --->   "%addr_head_p_3_V_1 = add i6 %select_ln739_1, i6 4"   --->   Operation 195 'add' 'addr_head_p_3_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.76ns)   --->   "%addr_head_p_m_p_1_V_1 = add i8 %p_cast131, i8 143"   --->   Operation 196 'add' 'addr_head_p_m_p_1_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.78ns)   --->   "%add_ln885_1 = add i6 %select_ln739_1, i6 2"   --->   Operation 197 'add' 'add_ln885_1' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%r_2 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V_1, i32 1, i32 5"   --->   Operation 198 'partselect' 'r_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln1691_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V_1, i32 1, i32 7"   --->   Operation 199 'partselect' 'trunc_ln1691_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i5 %r_2"   --->   Operation 200 'zext' 'zext_ln587_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln587_1 = sext i7 %trunc_ln1691_1"   --->   Operation 201 'sext' 'sext_ln587_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i8 %sext_ln587_1"   --->   Operation 202 'zext' 'zext_ln587_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_3" [src/rng.hpp:735]   --->   Operation 203 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" [src/rng.hpp:735]   --->   Operation 204 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_4" [src/rng.hpp:736]   --->   Operation 205 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 206 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" [src/rng.hpp:736]   --->   Operation 206 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 207 [1/1] (0.67ns)   --->   "%add_ln29 = add i3 %select_ln739, i3 1" [src/Rayleigh.cpp:29]   --->   Operation 207 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.42ns)   --->   "%store_ln28 = store i5 %add_ln28_1, i5 %indvar_flatten" [src/Rayleigh.cpp:28]   --->   Operation 208 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_2 : Operation 209 [1/1] (0.42ns)   --->   "%store_ln28 = store i6 %select_ln28, i6 %p_lcssa11133" [src/Rayleigh.cpp:28]   --->   Operation 209 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_2 : Operation 210 [1/1] (0.42ns)   --->   "%store_ln29 = store i3 %add_ln29, i3 %j" [src/Rayleigh.cpp:29]   --->   Operation 210 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_2 : Operation 211 [1/1] (0.42ns)   --->   "%store_ln885 = store i6 %add_ln885_1, i6 %empty"   --->   Operation 211 'store' 'store_ln885' <Predicate = (!icmp_ln28)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 20.9>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%p_Val2_11 = load i32 %p_Val2_5"   --->   Operation 212 'load' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 213 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast130 = zext i6 %select_ln739_1" [src/rng.hpp:739]   --->   Operation 214 'zext' 'p_cast130' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.78ns)   --->   "%addr_head_p_n_V = add i10 %p_cast130, i10 624"   --->   Operation 215 'add' 'addr_head_p_n_V' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%r_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V, i32 1, i32 9"   --->   Operation 216 'partselect' 'r_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i9 %r_1"   --->   Operation 217 'zext' 'zext_ln587_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 218 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:739]   --->   Operation 218 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 219 [1/2] (1.23ns)   --->   "%lhs_V_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:740]   --->   Operation 219 'load' 'lhs_V_1' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_2" [src/rng.hpp:741]   --->   Operation 220 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln741 = store i32 %ret_10, i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" [src/rng.hpp:741]   --->   Operation 221 'store' 'store_ln741' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 222 [2/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 222 'dadd' 'z' <Predicate = (!icmp_ln28)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [2/2] (15.1ns)   --->   "%tmp_6 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 223 'dsub' 'tmp_6' <Predicate = (!icmp_ln28 & !and_ln443)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.78ns)   --->   "%addr_head_p_n_V_1 = add i10 %p_cast130, i10 625"   --->   Operation 224 'add' 'addr_head_p_n_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4_load, i32 31"   --->   Operation 225 'bitselect' 'tmp_27' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%p_Result_18 = trunc i32 %p_Val2_11"   --->   Operation 226 'trunc' 'p_Result_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_25 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_11, i32 1, i32 30"   --->   Operation 227 'partselect' 'tmp_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_V_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_27, i30 %tmp_25"   --->   Operation 228 'bitconcatenate' 'tmp_V_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%zext_ln1043_1 = zext i31 %tmp_V_3"   --->   Operation 229 'zext' 'zext_ln1043_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%select_ln722_1 = select i1 %p_Result_18, i32 2567483615, i32 0" [src/rng.hpp:722]   --->   Operation 230 'select' 'select_ln722_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%xor_ln1544_2 = xor i32 %zext_ln1043_1, i32 %select_ln722_1"   --->   Operation 231 'xor' 'xor_ln1544_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.44ns) (out node of the LUT)   --->   "%ret_11 = xor i32 %xor_ln1544_2, i32 %lhs_V_1"   --->   Operation 232 'xor' 'ret_11' <Predicate = (!icmp_ln28)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%r_3 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V_1, i32 1, i32 9"   --->   Operation 233 'partselect' 'r_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i9 %r_3"   --->   Operation 234 'zext' 'zext_ln587_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 235 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" [src/rng.hpp:735]   --->   Operation 235 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 236 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" [src/rng.hpp:736]   --->   Operation 236 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_5" [src/rng.hpp:737]   --->   Operation 237 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln737 = store i32 %ret_11, i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" [src/rng.hpp:737]   --->   Operation 238 'store' 'store_ln737' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%r_8 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_11, i32 11, i32 31"   --->   Operation 239 'partselect' 'r_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1691_2 = zext i21 %r_8"   --->   Operation 240 'zext' 'zext_ln1691_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.35ns)   --->   "%pre_result_V_10 = xor i32 %zext_ln1691_2, i32 %ret_11"   --->   Operation 241 'xor' 'pre_result_V_10' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 24"   --->   Operation 242 'bitselect' 'tmp_28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_10, i32 19, i32 21"   --->   Operation 243 'partselect' 'tmp_29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 17"   --->   Operation 244 'bitselect' 'tmp_30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 14"   --->   Operation 245 'bitselect' 'tmp_31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_10, i32 11, i32 12"   --->   Operation 246 'partselect' 'tmp_32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 7"   --->   Operation 247 'bitselect' 'tmp_33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 5"   --->   Operation 248 'bitselect' 'tmp_34' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_10, i32 2, i32 3"   --->   Operation 249 'partselect' 'tmp_35' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln1542_1 = trunc i32 %pre_result_V_10"   --->   Operation 250 'trunc' 'trunc_ln1542_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%ret_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_28, i2 0, i3 %tmp_29, i1 0, i1 %tmp_30, i2 0, i1 %tmp_31, i1 0, i2 %tmp_32, i3 0, i1 %tmp_33, i1 0, i1 %tmp_34, i1 0, i2 %tmp_35, i1 0, i1 %trunc_ln1542_1, i7 0"   --->   Operation 251 'bitconcatenate' 'ret_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.35ns)   --->   "%pre_result_V_11 = xor i32 %ret_6, i32 %pre_result_V_10"   --->   Operation 252 'xor' 'pre_result_V_11' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_11, i32 14, i32 16"   --->   Operation 253 'partselect' 'tmp_36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_11, i32 7, i32 12"   --->   Operation 254 'partselect' 'tmp_37' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_11, i32 2, i32 3"   --->   Operation 255 'partselect' 'tmp_38' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%ret_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_36, i1 0, i6 %tmp_37, i3 0, i2 %tmp_38, i17 0"   --->   Operation 256 'bitconcatenate' 'ret_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.35ns)   --->   "%pre_result_V_12 = xor i32 %ret_7, i32 %pre_result_V_11"   --->   Operation 257 'xor' 'pre_result_V_12' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%r_9 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_12, i32 18, i32 31"   --->   Operation 258 'partselect' 'r_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1691_3 = zext i14 %r_9"   --->   Operation 259 'zext' 'zext_ln1691_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.35ns)   --->   "%pre_result_V_13 = xor i32 %zext_ln1691_3, i32 %pre_result_V_12"   --->   Operation 260 'xor' 'pre_result_V_13' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.99ns)   --->   "%icmp_ln938_1 = icmp_eq  i32 %zext_ln1691_3, i32 %pre_result_V_12"   --->   Operation 261 'icmp' 'icmp_ln938_1' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V_13, i32 31, i32 0"   --->   Operation 262 'partselect' 'p_Result_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_19, i1 1"   --->   Operation 263 'cttz' 'l_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln946_1 = trunc i32 %l_1"   --->   Operation 264 'trunc' 'trunc_ln946_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.01ns)   --->   "%sub_ln947_1 = sub i32 32, i32 %l_1"   --->   Operation 265 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (1.01ns)   --->   "%lsb_index_1 = add i32 %sub_ln947_1, i32 4294967243"   --->   Operation 266 'add' 'lsb_index_1' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 267 'partselect' 'tmp_39' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.99ns)   --->   "%icmp_ln949_1 = icmp_sgt  i31 %tmp_39, i31 0"   --->   Operation 268 'icmp' 'icmp_ln949_1' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln960_1 = zext i32 %pre_result_V_13"   --->   Operation 269 'zext' 'zext_ln960_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln950_1 = trunc i32 %sub_ln947_1"   --->   Operation 270 'trunc' 'trunc_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.78ns)   --->   "%sub_ln950_1 = sub i6 22, i6 %trunc_ln950_1"   --->   Operation 271 'sub' 'sub_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%zext_ln950_1 = zext i6 %sub_ln950_1"   --->   Operation 272 'zext' 'zext_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%lshr_ln950_1 = lshr i32 4294967295, i32 %zext_ln950_1"   --->   Operation 273 'lshr' 'lshr_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%shl_ln952_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 274 'shl' 'shl_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%or_ln952 = or i32 %lshr_ln950_1, i32 %shl_ln952_1"   --->   Operation 275 'or' 'or_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%and_ln952_2 = and i32 %pre_result_V_13, i32 %or_ln952"   --->   Operation 276 'and' 'and_ln952_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952_1 = icmp_ne  i32 %and_ln952_2, i32 0"   --->   Operation 277 'icmp' 'icmp_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 278 'bitselect' 'tmp_40' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%xor_ln952_1 = xor i1 %tmp_40, i1 1"   --->   Operation 279 'xor' 'xor_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_13, i32 %lsb_index_1"   --->   Operation 280 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.99ns)   --->   "%icmp_ln961_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 281 'icmp' 'icmp_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%and_ln952_3 = and i1 %p_Result_20, i1 %xor_ln952_1"   --->   Operation 282 'and' 'and_ln952_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (1.01ns)   --->   "%sub_ln962_1 = sub i32 54, i32 %sub_ln947_1"   --->   Operation 283 'sub' 'sub_ln962_1' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln962_1 = zext i32 %sub_ln962_1"   --->   Operation 284 'zext' 'zext_ln962_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%shl_ln962_1 = shl i64 %zext_ln960_1, i64 %zext_ln962_1"   --->   Operation 285 'shl' 'shl_ln962_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%select_ln949_1 = select i1 %icmp_ln949_1, i1 %icmp_ln952_1, i1 %p_Result_20"   --->   Operation 286 'select' 'select_ln949_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (1.01ns)   --->   "%add_ln961_1 = add i32 %sub_ln947_1, i32 4294967242"   --->   Operation 287 'add' 'add_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln961_1 = zext i32 %add_ln961_1"   --->   Operation 288 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%lshr_ln961_1 = lshr i64 %zext_ln960_1, i64 %zext_ln961_1"   --->   Operation 289 'lshr' 'lshr_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961_2 = select i1 %icmp_ln961_1, i1 %select_ln949_1, i1 %and_ln952_3"   --->   Operation 290 'select' 'select_ln961_2' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%m_6 = select i1 %icmp_ln961_1, i64 %lshr_ln961_1, i64 %shl_ln962_1"   --->   Operation 291 'select' 'm_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln964_1 = zext i1 %select_ln961_2"   --->   Operation 292 'zext' 'zext_ln964_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_7 = add i64 %m_6, i64 %zext_ln964_1"   --->   Operation 293 'add' 'm_7' <Predicate = (!icmp_ln28)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%m_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_7, i32 1, i32 63"   --->   Operation 294 'partselect' 'm_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%zext_ln965_1 = zext i63 %m_11"   --->   Operation 295 'zext' 'zext_ln965_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_7, i32 54"   --->   Operation 296 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.79ns)   --->   "%sub_ln969_1 = sub i11 1022, i11 %trunc_ln946_1"   --->   Operation 297 'sub' 'sub_ln969_1' <Predicate = (!icmp_ln28)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.79ns)   --->   "%add_ln968_1 = add i11 %sub_ln969_1, i11 1"   --->   Operation 298 'add' 'add_ln968_1' <Predicate = (!icmp_ln28)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%select_ln968_1 = select i1 %p_Result_12, i11 %add_ln968_1, i11 %sub_ln969_1"   --->   Operation 299 'select' 'select_ln968_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968_1"   --->   Operation 300 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%p_Result_21 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965_1, i12 %tmp_8, i32 52, i32 63"   --->   Operation 301 'partset' 'p_Result_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%bitcast_ln746_1 = bitcast i64 %p_Result_21"   --->   Operation 302 'bitcast' 'bitcast_ln746_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_uniform_1 = select i1 %icmp_ln938_1, i64 0, i64 %bitcast_ln746_1"   --->   Operation 303 'select' 'tmp_uniform_1' <Predicate = (!icmp_ln28)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln443_1 = bitcast i64 %tmp_uniform_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 304 'bitcast' 'bitcast_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443_1, i32 52, i32 62" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 305 'partselect' 'tmp_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln443_1 = trunc i64 %bitcast_ln443_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 306 'trunc' 'trunc_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.94ns)   --->   "%icmp_ln443_2 = icmp_ne  i11 %tmp_9, i11 2047" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 307 'icmp' 'icmp_ln443_2' <Predicate = (!icmp_ln28)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (1.14ns)   --->   "%icmp_ln443_3 = icmp_eq  i52 %trunc_ln443_1, i52 0" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 308 'icmp' 'icmp_ln443_3' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.28ns)   --->   "%or_ln443_2 = or i1 %icmp_ln443_3, i1 %icmp_ln443_2" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 309 'or' 'or_ln443_2' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (11.7ns)   --->   "%tmp_s = fcmp_olt  i64 %tmp_uniform_1, i64 0.02425" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 310 'dcmp' 'tmp_s' <Predicate = (!icmp_ln28)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.28ns)   --->   "%and_ln443_2 = and i1 %or_ln443_2, i1 %tmp_s" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 311 'and' 'and_ln443_2' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (11.7ns)   --->   "%tmp_1 = fcmp_ogt  i64 %tmp_uniform_1, i64 0.97575" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 312 'dcmp' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_3)   --->   "%and_ln443_3 = and i1 %or_ln443_2, i1 %tmp_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 313 'and' 'and_ln443_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln443_3 = or i1 %and_ln443_2, i1 %and_ln443_3" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 314 'or' 'or_ln443_3' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.42ns)   --->   "%store_ln735 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load, i32 %p_Val2_5" [src/rng.hpp:735]   --->   Operation 315 'store' 'store_ln735' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_3 : Operation 316 [1/1] (0.42ns)   --->   "%store_ln414 = store i32 %p_Val2_11, i32 %p_Val2_s"   --->   Operation 316 'store' 'store_ln414' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_3 : Operation 317 [1/1] (0.42ns)   --->   "%store_ln739 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load, i32 %p_Val2_4" [src/rng.hpp:739]   --->   Operation 317 'store' 'store_ln739' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_3 : Operation 318 [1/1] (0.42ns)   --->   "%store_ln736 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1, i32 %lhs_V" [src/rng.hpp:736]   --->   Operation 318 'store' 'store_ln736' <Predicate = (!icmp_ln28)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 319 [1/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 319 'dadd' 'z' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 320 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/2] (15.1ns)   --->   "%tmp_6 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 321 'dsub' 'tmp_6' <Predicate = (!and_ln443)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_6, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 322 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.42ns)   --->   "%tmp_26 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_6" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 323 'select' 'tmp_26' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 324 [2/2] (15.1ns)   --->   "%z_3 = dadd i64 %tmp_uniform_1, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 324 'dadd' 'z_3' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [2/2] (15.1ns)   --->   "%tmp_4 = dsub i64 1, i64 %tmp_uniform_1" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 325 'dsub' 'tmp_4' <Predicate = (!and_ln443_2)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 21.1>
ST_5 : Operation 326 [2/2] (21.1ns)   --->   "%r_5 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 326 'dmul' 'r_5' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [6/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 327 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 328 [1/2] (15.1ns)   --->   "%z_3 = dadd i64 %tmp_uniform_1, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 328 'dadd' 'z_3' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z_3, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 329 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/2] (15.1ns)   --->   "%tmp_4 = dsub i64 1, i64 %tmp_uniform_1" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 330 'dsub' 'tmp_4' <Predicate = (!and_ln443_2)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_4, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 331 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.42ns)   --->   "%tmp_42 = select i1 %and_ln443_2, i64 %tmp_uniform_1, i64 %tmp_4" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 332 'select' 'tmp_42' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 21.1>
ST_6 : Operation 333 [1/2] (21.1ns)   --->   "%r_5 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 333 'dmul' 'r_5' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_5, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 334 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [5/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 335 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 336 [2/2] (21.1ns)   --->   "%r_10 = dmul i64 %z_3, i64 %z_3" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 336 'dmul' 'r_10' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [6/6] (17.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 337 'dlog' 't1_1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 21.1>
ST_7 : Operation 338 [4/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 338 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 339 [1/2] (21.1ns)   --->   "%r_10 = dmul i64 %z_3, i64 %z_3" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 339 'dmul' 'r_10' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_10, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 340 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 341 [5/6] (17.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 341 'dlog' 't1_1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 17.5>
ST_8 : Operation 342 [3/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 342 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 343 [4/6] (17.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 343 'dlog' 't1_1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 17.5>
ST_9 : Operation 344 [2/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 344 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 345 [3/6] (17.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 345 'dlog' 't1_1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 17.5>
ST_10 : Operation 346 [1/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 346 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 347 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [2/6] (17.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 348 'dlog' 't1_1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 21.1>
ST_11 : Operation 349 [2/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 349 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/6] (17.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 350 'dlog' 't1_1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1_1, i64 521, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 351 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 21.5>
ST_12 : Operation 352 [1/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 352 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 353 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln456 = bitcast i64 %t2" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 354 'bitcast' 'bitcast_ln456' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.37ns)   --->   "%xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 355 'xor' 'xor_ln456' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [2/2] (21.1ns)   --->   "%t2_1 = dmul i64 %t1_1, i64 2" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 356 'dmul' 't2_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 21.6>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%t3 = bitcast i64 %xor_ln456" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 357 'bitcast' 't3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [7/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 358 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 359 [1/2] (21.1ns)   --->   "%t2_1 = dmul i64 %t1_1, i64 2" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 359 'dmul' 't2_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 360 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%bitcast_ln456_2 = bitcast i64 %t2_1" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 361 'bitcast' 'bitcast_ln456_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.37ns)   --->   "%xor_ln456_1 = xor i64 %bitcast_ln456_2, i64 9223372036854775808" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 362 'xor' 'xor_ln456_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 21.6>
ST_14 : Operation 363 [6/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 363 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%t3_1 = bitcast i64 %xor_ln456_1" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 364 'bitcast' 't3_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [7/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 365 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 21.6>
ST_15 : Operation 366 [5/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 366 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 367 [6/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 367 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 21.6>
ST_16 : Operation 368 [4/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 368 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 369 [5/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 369 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 21.6>
ST_17 : Operation 370 [3/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 370 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 371 [4/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 371 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 21.6>
ST_18 : Operation 372 [2/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 372 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 373 [3/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 373 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 21.6>
ST_19 : Operation 374 [1/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 374 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 375 [2/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 375 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 21.6>
ST_20 : Operation 376 [1/1] (0.42ns)   --->   "%z_2 = select i1 %or_ln443_1, i64 %z_6, i64 %z" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 376 'select' 'z_2' <Predicate = (!or_ln443_1)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (0.42ns)   --->   "%r_7 = select i1 %or_ln443_1, i64 %z_6, i64 %r_5" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 377 'select' 'r_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 378 [1/1] (0.42ns)   --->   "%p1 = select i1 %or_ln443_1, i64 -0.00778489, i64 -39.6968" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 378 'select' 'p1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 379 [1/1] (0.42ns)   --->   "%q1 = select i1 %or_ln443_1, i64 0.0077847, i64 -54.4761" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 379 'select' 'q1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 380 [2/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_7" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 380 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 381 [2/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_7" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 381 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [1/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 382 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 21.6>
ST_21 : Operation 383 [1/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_7" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 383 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 384 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 385 [1/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_7" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 385 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 386 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (0.42ns)   --->   "%z_5 = select i1 %or_ln443_3, i64 %z_7, i64 %z_3" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 387 'select' 'z_5' <Predicate = (!or_ln443_3)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 388 [1/1] (0.42ns)   --->   "%r_12 = select i1 %or_ln443_3, i64 %z_7, i64 %r_10" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 388 'select' 'r_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 389 [1/1] (0.42ns)   --->   "%p1_1 = select i1 %or_ln443_3, i64 -0.00778489, i64 -39.6968" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 389 'select' 'p1_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 390 [1/1] (0.42ns)   --->   "%q1_1 = select i1 %or_ln443_3, i64 0.0077847, i64 -54.4761" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 390 'select' 'q1_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 391 [2/2] (21.1ns)   --->   "%t4_1 = dmul i64 %p1_1, i64 %r_12" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 391 'dmul' 't4_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 392 [2/2] (21.1ns)   --->   "%t13_1 = dmul i64 %q1_1, i64 %r_12" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 392 'dmul' 't13_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 21.1>
ST_22 : Operation 393 [1/1] (0.42ns)   --->   "%p2 = select i1 %or_ln443_1, i64 -0.322396, i64 220.946" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 393 'select' 'p2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 394 [1/1] (0.42ns)   --->   "%q2 = select i1 %or_ln443_1, i64 0.322467, i64 161.586" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 394 'select' 'q2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 395 [2/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 395 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [2/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 396 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [1/2] (21.1ns)   --->   "%t4_1 = dmul i64 %p1_1, i64 %r_12" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 397 'dmul' 't4_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 398 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 399 [1/2] (21.1ns)   --->   "%t13_1 = dmul i64 %q1_1, i64 %r_12" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 399 'dmul' 't13_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 400 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 15.6>
ST_23 : Operation 401 [1/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 401 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 402 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 403 [1/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 403 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 404 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 405 [1/1] (0.42ns)   --->   "%p2_1 = select i1 %or_ln443_3, i64 -0.322396, i64 220.946" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 405 'select' 'p2_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 406 [1/1] (0.42ns)   --->   "%q2_1 = select i1 %or_ln443_3, i64 0.322467, i64 161.586" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 406 'select' 'q2_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 407 [2/2] (15.1ns)   --->   "%t5_1 = dadd i64 %t4_1, i64 %p2_1" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 407 'dadd' 't5_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 408 [2/2] (15.1ns)   --->   "%t14_1 = dadd i64 %t13_1, i64 %q2_1" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 408 'dadd' 't14_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 21.1>
ST_24 : Operation 409 [2/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_7" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 409 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 410 [2/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_7" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 410 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/2] (15.1ns)   --->   "%t5_1 = dadd i64 %t4_1, i64 %p2_1" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 411 'dadd' 't5_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 412 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 413 [1/2] (15.1ns)   --->   "%t14_1 = dadd i64 %t13_1, i64 %q2_1" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 413 'dadd' 't14_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 414 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 21.1>
ST_25 : Operation 415 [1/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_7" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 415 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 416 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 416 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 417 [1/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_7" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 417 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 418 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 419 [2/2] (21.1ns)   --->   "%t6_1 = dmul i64 %t5_1, i64 %r_12" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 419 'dmul' 't6_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 420 [2/2] (21.1ns)   --->   "%t15_1 = dmul i64 %t14_1, i64 %r_12" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 420 'dmul' 't15_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 21.1>
ST_26 : Operation 421 [1/1] (0.42ns)   --->   "%p3 = select i1 %or_ln443_1, i64 -2.40076, i64 -275.929" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 421 'select' 'p3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 422 [1/1] (0.42ns)   --->   "%q3 = select i1 %or_ln443_1, i64 2.44513, i64 -155.699" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 422 'select' 'q3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 423 [2/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 423 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 424 [2/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 424 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 425 [1/2] (21.1ns)   --->   "%t6_1 = dmul i64 %t5_1, i64 %r_12" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 425 'dmul' 't6_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 426 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 426 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 427 [1/2] (21.1ns)   --->   "%t15_1 = dmul i64 %t14_1, i64 %r_12" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 427 'dmul' 't15_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 428 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 428 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 15.6>
ST_27 : Operation 429 [1/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 429 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 430 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 430 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 431 [1/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 431 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 432 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 432 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 433 [1/1] (0.42ns)   --->   "%p3_1 = select i1 %or_ln443_3, i64 -2.40076, i64 -275.929" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 433 'select' 'p3_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 434 [1/1] (0.42ns)   --->   "%q3_1 = select i1 %or_ln443_3, i64 2.44513, i64 -155.699" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 434 'select' 'q3_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 435 [2/2] (15.1ns)   --->   "%t7_1 = dadd i64 %t6_1, i64 %p3_1" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 435 'dadd' 't7_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 436 [2/2] (15.1ns)   --->   "%t16_1 = dadd i64 %t15_1, i64 %q3_1" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 436 'dadd' 't16_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 21.1>
ST_28 : Operation 437 [2/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_7" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 437 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [2/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_7" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 438 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [1/2] (15.1ns)   --->   "%t7_1 = dadd i64 %t6_1, i64 %p3_1" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 439 'dadd' 't7_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 440 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 441 [1/2] (15.1ns)   --->   "%t16_1 = dadd i64 %t15_1, i64 %q3_1" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 441 'dadd' 't16_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 442 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 21.1>
ST_29 : Operation 443 [1/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_7" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 443 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 444 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 444 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 445 [1/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_7" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 445 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 446 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 447 [2/2] (21.1ns)   --->   "%t8_1 = dmul i64 %t7_1, i64 %r_12" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 447 'dmul' 't8_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 448 [2/2] (21.1ns)   --->   "%t17_1 = dmul i64 %t16_1, i64 %r_12" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 448 'dmul' 't17_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 21.1>
ST_30 : Operation 449 [1/1] (0.42ns)   --->   "%p4 = select i1 %or_ln443_1, i64 -2.54973, i64 138.358" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 449 'select' 'p4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 450 [1/1] (0.42ns)   --->   "%q4 = select i1 %or_ln443_1, i64 3.75441, i64 66.8013" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 450 'select' 'q4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 451 [2/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 451 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 452 [2/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 452 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 453 [1/2] (21.1ns)   --->   "%t8_1 = dmul i64 %t7_1, i64 %r_12" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 453 'dmul' 't8_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 454 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 454 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 455 [1/2] (21.1ns)   --->   "%t17_1 = dmul i64 %t16_1, i64 %r_12" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 455 'dmul' 't17_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 456 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 456 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 15.6>
ST_31 : Operation 457 [1/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 457 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 458 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 459 [1/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 459 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 460 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 461 [1/1] (0.42ns)   --->   "%p4_1 = select i1 %or_ln443_3, i64 -2.54973, i64 138.358" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 461 'select' 'p4_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 462 [1/1] (0.42ns)   --->   "%q4_1 = select i1 %or_ln443_3, i64 3.75441, i64 66.8013" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 462 'select' 'q4_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 463 [2/2] (15.1ns)   --->   "%t9_1 = dadd i64 %t8_1, i64 %p4_1" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 463 'dadd' 't9_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 464 [2/2] (15.1ns)   --->   "%f2_4 = dadd i64 %t17_1, i64 %q4_1" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 464 'dadd' 'f2_4' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 21.1>
ST_32 : Operation 465 [2/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_7" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 465 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 466 [2/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_7" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 466 'dmul' 't18' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 467 [1/2] (15.1ns)   --->   "%t9_1 = dadd i64 %t8_1, i64 %p4_1" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 467 'dadd' 't9_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 468 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 468 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 469 [1/2] (15.1ns)   --->   "%f2_4 = dadd i64 %t17_1, i64 %q4_1" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 469 'dadd' 'f2_4' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 470 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_4, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 470 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 21.1>
ST_33 : Operation 471 [1/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_7" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 471 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 472 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 472 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 473 [1/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_7" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 473 'dmul' 't18' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 474 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 474 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 475 [2/2] (21.1ns)   --->   "%t10_1 = dmul i64 %t9_1, i64 %r_12" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 475 'dmul' 't10_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 476 [2/2] (21.1ns)   --->   "%t18_1 = dmul i64 %f2_4, i64 %r_12" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 476 'dmul' 't18_1' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 21.1>
ST_34 : Operation 477 [1/1] (0.42ns)   --->   "%p5 = select i1 %or_ln443_1, i64 4.37466, i64 -30.6648" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 477 'select' 'p5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 478 [2/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 478 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 479 [2/2] (15.1ns)   --->   "%f2_1 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 479 'dadd' 'f2_1' <Predicate = (!or_ln443_1)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 480 [1/2] (21.1ns)   --->   "%t10_1 = dmul i64 %t9_1, i64 %r_12" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 480 'dmul' 't10_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 481 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 482 [1/2] (21.1ns)   --->   "%t18_1 = dmul i64 %f2_4, i64 %r_12" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 482 'dmul' 't18_1' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 483 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 483 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 15.6>
ST_35 : Operation 484 [1/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 484 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 485 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 485 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 486 [1/2] (15.1ns)   --->   "%f2_1 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 486 'dadd' 'f2_1' <Predicate = (!or_ln443_1)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 487 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 488 [1/1] (0.42ns)   --->   "%f2_2 = select i1 %or_ln443_1, i64 %f2, i64 %f2_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 488 'select' 'f2_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 489 [1/1] (0.42ns)   --->   "%p5_1 = select i1 %or_ln443_3, i64 4.37466, i64 -30.6648" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 489 'select' 'p5_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 490 [2/2] (15.1ns)   --->   "%t11_1 = dadd i64 %t10_1, i64 %p5_1" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 490 'dadd' 't11_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 491 [2/2] (15.1ns)   --->   "%f2_5 = dadd i64 %t18_1, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 491 'dadd' 'f2_5' <Predicate = (!or_ln443_3)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 21.1>
ST_36 : Operation 492 [2/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_7" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 492 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 493 [2/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_2, i64 %r_7" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 493 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 494 [1/2] (15.1ns)   --->   "%t11_1 = dadd i64 %t10_1, i64 %p5_1" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 494 'dadd' 't11_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 495 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 495 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 496 [1/2] (15.1ns)   --->   "%f2_5 = dadd i64 %t18_1, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 496 'dadd' 'f2_5' <Predicate = (!or_ln443_3)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 497 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_5, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 497 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 498 [1/1] (0.42ns)   --->   "%f2_6 = select i1 %or_ln443_3, i64 %f2_4, i64 %f2_5" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 498 'select' 'f2_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 36> <Delay = 21.1>
ST_37 : Operation 499 [1/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_7" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 499 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 500 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 500 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 501 [1/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_2, i64 %r_7" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 501 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 502 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 502 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 503 [2/2] (21.1ns)   --->   "%t12_1 = dmul i64 %t11_1, i64 %r_12" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 503 'dmul' 't12_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 504 [2/2] (21.1ns)   --->   "%t19_1 = dmul i64 %f2_6, i64 %r_12" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 504 'dmul' 't19_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 21.1>
ST_38 : Operation 505 [1/1] (0.42ns)   --->   "%p6 = select i1 %or_ln443_1, i64 2.93816, i64 2.50663" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 505 'select' 'p6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 506 [2/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 506 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 507 [2/2] (15.1ns)   --->   "%f2_3 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 507 'dadd' 'f2_3' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 508 [1/2] (21.1ns)   --->   "%t12_1 = dmul i64 %t11_1, i64 %r_12" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 508 'dmul' 't12_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 509 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 509 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 510 [1/2] (21.1ns)   --->   "%t19_1 = dmul i64 %f2_6, i64 %r_12" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 510 'dmul' 't19_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 511 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 511 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 15.6>
ST_39 : Operation 512 [1/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 512 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 513 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 513 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 514 [1/2] (15.1ns)   --->   "%f2_3 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 514 'dadd' 'f2_3' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 515 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_3, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 515 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 516 [1/1] (0.42ns)   --->   "%p6_1 = select i1 %or_ln443_3, i64 2.93816, i64 2.50663" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 516 'select' 'p6_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 517 [2/2] (15.1ns)   --->   "%f1_1_1 = dadd i64 %t12_1, i64 %p6_1" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 517 'dadd' 'f1_1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 518 [2/2] (15.1ns)   --->   "%f2_7 = dadd i64 %t19_1, i64 1" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 518 'dadd' 'f2_7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 21.1>
ST_40 : Operation 519 [2/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_2" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 519 'dmul' 'f1' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 520 [1/2] (15.1ns)   --->   "%f1_1_1 = dadd i64 %t12_1, i64 %p6_1" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 520 'dadd' 'f1_1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 521 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 521 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 522 [1/2] (15.1ns)   --->   "%f2_7 = dadd i64 %t19_1, i64 1" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 522 'dadd' 'f2_7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 523 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_7, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 523 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 21.6>
ST_41 : Operation 524 [1/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_2" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 524 'dmul' 'f1' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 525 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 525 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 526 [1/1] (0.42ns)   --->   "%f1_1_285 = select i1 %or_ln443_1, i64 %f1_1, i64 %f1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 526 'select' 'f1_1_285' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 527 [2/2] (21.1ns)   --->   "%f1_2 = dmul i64 %f1_1_1, i64 %z_5" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 527 'dmul' 'f1_2' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 21.6>
ST_42 : Operation 528 [8/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 528 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 529 [1/2] (21.1ns)   --->   "%f1_2 = dmul i64 %f1_1_1, i64 %z_5" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 529 'dmul' 'f1_2' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 530 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_2, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 530 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 531 [1/1] (0.42ns)   --->   "%f1_3 = select i1 %or_ln443_3, i64 %f1_1_1, i64 %f1_2" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 531 'select' 'f1_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 42> <Delay = 21.0>
ST_43 : Operation 532 [7/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 532 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 533 [8/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 533 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 21.0>
ST_44 : Operation 534 [6/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 534 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 535 [7/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 535 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 21.0>
ST_45 : Operation 536 [5/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 536 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 537 [6/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 537 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 21.0>
ST_46 : Operation 538 [4/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 538 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 539 [5/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 539 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 21.0>
ST_47 : Operation 540 [3/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 540 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 541 [4/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 541 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 21.0>
ST_48 : Operation 542 [2/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 542 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 543 [3/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 543 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 21.5>
ST_49 : Operation 544 [1/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 544 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541 = bitcast i64 %standard_value" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 545 'bitcast' 'bitcast_ln541' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00>
ST_49 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 546 'xor' 'xor_ln541' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541_1 = bitcast i64 %xor_ln541" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 547 'bitcast' 'bitcast_ln541_1' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00>
ST_49 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_1" [src/rng.hpp:540->src/rng.hpp:1161]   --->   Operation 548 'select' 'select_ln540' <Predicate = (or_ln443_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 549 [1/1] (0.42ns) (out node of the LUT)   --->   "%result = select i1 %or_ln443_1, i64 %select_ln540, i64 %standard_value" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 549 'select' 'result' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 550 [2/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 550 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 21.5>
ST_50 : Operation 551 [8/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 551 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 552 [1/8] (21.0ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 552 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%bitcast_ln541_2 = bitcast i64 %standard_value_1" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 553 'bitcast' 'bitcast_ln541_2' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00>
ST_50 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%xor_ln541_1 = xor i64 %bitcast_ln541_2, i64 9223372036854775808" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 554 'xor' 'xor_ln541_1' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%bitcast_ln541_3 = bitcast i64 %xor_ln541_1" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 555 'bitcast' 'bitcast_ln541_3' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00>
ST_50 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln540_1 = select i1 %and_ln443_2, i64 %standard_value_1, i64 %bitcast_ln541_3" [src/rng.hpp:540->src/rng.hpp:1161]   --->   Operation 556 'select' 'select_ln540_1' <Predicate = (or_ln443_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 557 [1/1] (0.42ns) (out node of the LUT)   --->   "%result_1 = select i1 %or_ln443_3, i64 %select_ln540_1, i64 %standard_value_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 557 'select' 'result_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 50> <Delay = 21.0>
ST_51 : Operation 558 [7/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 558 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 559 [8/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 559 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 21.0>
ST_52 : Operation 560 [6/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 560 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 561 [7/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 561 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 21.0>
ST_53 : Operation 562 [5/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 562 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 563 [6/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 563 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 21.0>
ST_54 : Operation 564 [4/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 564 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 565 [5/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 565 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 21.0>
ST_55 : Operation 566 [3/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 566 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 567 [4/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 567 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 21.0>
ST_56 : Operation 568 [2/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 568 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 569 [3/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 569 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 21.0>
ST_57 : Operation 570 [1/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [src/Rayleigh.cpp:30]   --->   Operation 570 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 571 [2/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 571 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 695 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 695 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 21.0>
ST_58 : Operation 572 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [src/Rayleigh.cpp:28]   --->   Operation 572 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 573 [1/1] (0.67ns)   --->   "%add_ln28 = add i3 %i_load, i3 1" [src/Rayleigh.cpp:28]   --->   Operation 573 'add' 'add_ln28' <Predicate = (icmp_ln29)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 574 [1/1] (0.20ns)   --->   "%select_ln739_2 = select i1 %icmp_ln29, i3 %add_ln28, i3 %i_load" [src/rng.hpp:739]   --->   Operation 574 'select' 'select_ln739_2' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i3 %select_ln739_2" [src/Rayleigh.cpp:30]   --->   Operation 575 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln30, i2 0" [src/Rayleigh.cpp:30]   --->   Operation 576 'bitconcatenate' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %select_ln739" [src/Rayleigh.cpp:30]   --->   Operation 577 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 578 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tmp_14_cast, i4 %zext_ln30" [src/Rayleigh.cpp:30]   --->   Operation 578 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i4 %add_ln30" [src/Rayleigh.cpp:30]   --->   Operation 579 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 580 [1/1] (0.00ns)   --->   "%Hr_addr = getelementptr i64 %Hr, i64 0, i64 %zext_ln30_1" [src/Rayleigh.cpp:30]   --->   Operation 580 'getelementptr' 'Hr_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 581 [1/1] (1.23ns)   --->   "%store_ln30 = store i64 %div, i4 %Hr_addr" [src/Rayleigh.cpp:30]   --->   Operation 581 'store' 'store_ln30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_58 : Operation 582 [1/8] (21.0ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [src/Rayleigh.cpp:31]   --->   Operation 582 'ddiv' 'div7' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 583 [1/1] (0.42ns)   --->   "%store_ln739 = store i3 %select_ln739_2, i3 %i" [src/rng.hpp:739]   --->   Operation 583 'store' 'store_ln739' <Predicate = true> <Delay = 0.42>

State 59 <SV = 58> <Delay = 1.23>
ST_59 : Operation 584 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_1_VITIS_LOOP_29_2_str"   --->   Operation 584 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 585 [1/1] (0.00ns)   --->   "%empty_284 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 585 'speclooptripcount' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 586 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 586 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 587 [1/1] (0.00ns)   --->   "%Hi_addr = getelementptr i64 %Hi, i64 0, i64 %zext_ln30_1" [src/Rayleigh.cpp:31]   --->   Operation 587 'getelementptr' 'Hi_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 588 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/Rayleigh.cpp:23]   --->   Operation 588 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 589 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [src/rng.hpp:470->src/rng.hpp:1161]   --->   Operation 589 'specregionbegin' 'rbegin2_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 590 [1/1] (0.00ns)   --->   "%rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin2_i" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 590 'specregionend' 'rend72_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 591 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 591 'specregionbegin' 'rbegin4_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 592 [1/1] (0.00ns)   --->   "%rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4_i" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 592 'specregionend' 'rend68_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 593 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [src/rng.hpp:447->src/rng.hpp:1161]   --->   Operation 593 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 594 [1/1] (0.00ns)   --->   "%rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 594 'specregionend' 'rend80_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 595 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [src/rng.hpp:444->src/rng.hpp:1161]   --->   Operation 595 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 596 [1/1] (0.00ns)   --->   "%rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin1_i" [src/rng.hpp:453->src/rng.hpp:1161]   --->   Operation 596 'specregionend' 'rend78_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 597 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [src/rng.hpp:453->src/rng.hpp:1161]   --->   Operation 597 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 598 [1/1] (0.00ns)   --->   "%rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin3_i" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 598 'specregionend' 'rend76_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 599 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 599 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 600 [1/1] (0.00ns)   --->   "%rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_i" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 600 'specregionend' 'rend66_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 601 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 601 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 602 [1/1] (0.00ns)   --->   "%rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6_i" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 602 'specregionend' 'rend62_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 603 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 603 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 604 [1/1] (0.00ns)   --->   "%rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10_i" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 604 'specregionend' 'rend60_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 605 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 605 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 606 [1/1] (0.00ns)   --->   "%rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 606 'specregionend' 'rend56_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 607 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 607 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 608 [1/1] (0.00ns)   --->   "%rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin12_i" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 608 'specregionend' 'rend54_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 609 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 609 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 610 [1/1] (0.00ns)   --->   "%rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13_i" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 610 'specregionend' 'rend50_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 611 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 611 'specregionbegin' 'rbegin14_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 612 [1/1] (0.00ns)   --->   "%rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin14_i" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 612 'specregionend' 'rend46_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 613 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 613 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 614 [1/1] (0.00ns)   --->   "%rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin15_i" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 614 'specregionend' 'rend42_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 615 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 615 'specregionbegin' 'rbegin16_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 616 [1/1] (0.00ns)   --->   "%rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16_i" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 616 'specregionend' 'rend40_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 617 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 617 'specregionbegin' 'rbegin18_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 618 [1/1] (0.00ns)   --->   "%rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin18_i" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 618 'specregionend' 'rend36_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 619 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [src/rng.hpp:509->src/rng.hpp:1161]   --->   Operation 619 'specregionbegin' 'rbegin20_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 620 [1/1] (0.00ns)   --->   "%rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin20_i" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 620 'specregionend' 'rend34_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 621 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [src/rng.hpp:509->src/rng.hpp:1161]   --->   Operation 621 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 622 [1/1] (0.00ns)   --->   "%rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin21_i" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 622 'specregionend' 'rend32_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 623 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 623 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 624 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin22_i" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 624 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 625 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 625 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 626 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin23_i" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 626 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 627 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 627 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 628 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin19_i" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 628 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 629 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 629 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 630 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin17_i" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 630 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 631 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 631 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 632 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin9_i" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 632 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 633 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [src/rng.hpp:528->src/rng.hpp:1161]   --->   Operation 633 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 634 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin7_i" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 634 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 635 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 635 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 636 [1/1] (0.00ns)   --->   "%rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin24_i" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 636 'specregionend' 'rend84_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 637 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [src/rng.hpp:528->src/rng.hpp:1161]   --->   Operation 637 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 638 [1/1] (0.00ns)   --->   "%rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin25_i" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 638 'specregionend' 'rend70_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 639 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 639 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 640 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin_i" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 640 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 641 [1/1] (0.00ns)   --->   "%rbegin2_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [src/rng.hpp:470->src/rng.hpp:1161]   --->   Operation 641 'specregionbegin' 'rbegin2_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 642 [1/1] (0.00ns)   --->   "%rend72_i25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin2_i1" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 642 'specregionend' 'rend72_i25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 643 [1/1] (0.00ns)   --->   "%rbegin4_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 643 'specregionbegin' 'rbegin4_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 644 [1/1] (0.00ns)   --->   "%rend68_i28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4_i1" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 644 'specregionend' 'rend68_i28' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 645 [1/1] (0.00ns)   --->   "%rbegin8_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [src/rng.hpp:447->src/rng.hpp:1161]   --->   Operation 645 'specregionbegin' 'rbegin8_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 646 [1/1] (0.00ns)   --->   "%rend80_i31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i1" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 646 'specregionend' 'rend80_i31' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 647 [1/1] (0.00ns)   --->   "%rbegin1_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [src/rng.hpp:444->src/rng.hpp:1161]   --->   Operation 647 'specregionbegin' 'rbegin1_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 648 [1/1] (0.00ns)   --->   "%rend78_i35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin1_i1" [src/rng.hpp:453->src/rng.hpp:1161]   --->   Operation 648 'specregionend' 'rend78_i35' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 649 [1/1] (0.00ns)   --->   "%rbegin3_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [src/rng.hpp:453->src/rng.hpp:1161]   --->   Operation 649 'specregionbegin' 'rbegin3_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 650 [1/1] (0.00ns)   --->   "%rend76_i38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin3_i1" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 650 'specregionend' 'rend76_i38' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 651 [1/1] (0.00ns)   --->   "%rbegin5_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 651 'specregionbegin' 'rbegin5_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 652 [1/1] (0.00ns)   --->   "%rend66_i57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_i1" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 652 'specregionend' 'rend66_i57' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 653 [1/1] (0.00ns)   --->   "%rbegin6_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 653 'specregionbegin' 'rbegin6_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 654 [1/1] (0.00ns)   --->   "%rend62_i60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6_i1" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 654 'specregionend' 'rend62_i60' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 655 [1/1] (0.00ns)   --->   "%rbegin10_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 655 'specregionbegin' 'rbegin10_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 656 [1/1] (0.00ns)   --->   "%rend60_i63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10_i1" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 656 'specregionend' 'rend60_i63' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 657 [1/1] (0.00ns)   --->   "%rbegin11_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 657 'specregionbegin' 'rbegin11_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 658 [1/1] (0.00ns)   --->   "%rend56_i66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i1" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 658 'specregionend' 'rend56_i66' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 659 [1/1] (0.00ns)   --->   "%rbegin12_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 659 'specregionbegin' 'rbegin12_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 660 [1/1] (0.00ns)   --->   "%rend54_i69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin12_i1" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 660 'specregionend' 'rend54_i69' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 661 [1/1] (0.00ns)   --->   "%rbegin13_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 661 'specregionbegin' 'rbegin13_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 662 [1/1] (0.00ns)   --->   "%rend50_i72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13_i1" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 662 'specregionend' 'rend50_i72' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 663 [1/1] (0.00ns)   --->   "%rbegin14_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 663 'specregionbegin' 'rbegin14_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 664 [1/1] (0.00ns)   --->   "%rend46_i75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin14_i1" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 664 'specregionend' 'rend46_i75' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 665 [1/1] (0.00ns)   --->   "%rbegin15_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 665 'specregionbegin' 'rbegin15_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 666 [1/1] (0.00ns)   --->   "%rend42_i78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin15_i1" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 666 'specregionend' 'rend42_i78' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 667 [1/1] (0.00ns)   --->   "%rbegin16_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 667 'specregionbegin' 'rbegin16_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 668 [1/1] (0.00ns)   --->   "%rend40_i81 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16_i1" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 668 'specregionend' 'rend40_i81' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 669 [1/1] (0.00ns)   --->   "%rbegin18_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 669 'specregionbegin' 'rbegin18_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 670 [1/1] (0.00ns)   --->   "%rend36_i84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin18_i1" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 670 'specregionend' 'rend36_i84' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 671 [1/1] (0.00ns)   --->   "%rbegin20_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [src/rng.hpp:509->src/rng.hpp:1161]   --->   Operation 671 'specregionbegin' 'rbegin20_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 672 [1/1] (0.00ns)   --->   "%rend34_i87 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin20_i1" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 672 'specregionend' 'rend34_i87' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 673 [1/1] (0.00ns)   --->   "%rbegin21_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [src/rng.hpp:509->src/rng.hpp:1161]   --->   Operation 673 'specregionbegin' 'rbegin21_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 674 [1/1] (0.00ns)   --->   "%rend32_i91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin21_i1" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 674 'specregionend' 'rend32_i91' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 675 [1/1] (0.00ns)   --->   "%rbegin22_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 675 'specregionbegin' 'rbegin22_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 676 [1/1] (0.00ns)   --->   "%rend28_i94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin22_i1" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 676 'specregionend' 'rend28_i94' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 677 [1/1] (0.00ns)   --->   "%rbegin23_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 677 'specregionbegin' 'rbegin23_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 678 [1/1] (0.00ns)   --->   "%rend24_i97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin23_i1" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 678 'specregionend' 'rend24_i97' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 679 [1/1] (0.00ns)   --->   "%rbegin19_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 679 'specregionbegin' 'rbegin19_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 680 [1/1] (0.00ns)   --->   "%rend20_i100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin19_i1" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 680 'specregionend' 'rend20_i100' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 681 [1/1] (0.00ns)   --->   "%rbegin17_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 681 'specregionbegin' 'rbegin17_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 682 [1/1] (0.00ns)   --->   "%rend18_i103 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin17_i1" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 682 'specregionend' 'rend18_i103' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 683 [1/1] (0.00ns)   --->   "%rbegin9_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 683 'specregionbegin' 'rbegin9_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 684 [1/1] (0.00ns)   --->   "%rend10_i106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin9_i1" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 684 'specregionend' 'rend10_i106' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 685 [1/1] (0.00ns)   --->   "%rbegin7_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [src/rng.hpp:528->src/rng.hpp:1161]   --->   Operation 685 'specregionbegin' 'rbegin7_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 686 [1/1] (0.00ns)   --->   "%rend8_i109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin7_i1" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 686 'specregionend' 'rend8_i109' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 687 [1/1] (0.00ns)   --->   "%rbegin24_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 687 'specregionbegin' 'rbegin24_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 688 [1/1] (0.00ns)   --->   "%rend84_i112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin24_i1" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 688 'specregionend' 'rend84_i112' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 689 [1/1] (0.00ns)   --->   "%rbegin25_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [src/rng.hpp:528->src/rng.hpp:1161]   --->   Operation 689 'specregionbegin' 'rbegin25_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 690 [1/1] (0.00ns)   --->   "%rend70_i116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin25_i1" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 690 'specregionend' 'rend70_i116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 691 [1/1] (0.00ns)   --->   "%rbegin_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 691 'specregionbegin' 'rbegin_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 692 [1/1] (0.00ns)   --->   "%rend_i119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin_i1" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 692 'specregionend' 'rend_i119' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 693 [1/1] (1.23ns)   --->   "%store_ln31 = store i64 %div7, i4 %Hi_addr" [src/Rayleigh.cpp:31]   --->   Operation 693 'store' 'store_ln31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 694 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [17]  (0 ns)
	'store' operation ('store_ln0') of variable 'rngMT19937ICN_uniformRNG_x_k_p_2_V_read' on local variable '__Val2__' [22]  (0.427 ns)

 <State 2>: 19.7ns
The critical path consists of the following:
	'load' operation ('lhs_V_load') on local variable 'lhs.V' [40]  (0 ns)
	'xor' operation ('xor_ln1544') [76]  (0 ns)
	'xor' operation ('ret') [77]  (0.449 ns)
	'xor' operation ('pre_result.V') [93]  (0.351 ns)
	'xor' operation ('pre_result.V') [104]  (0.351 ns)
	'xor' operation ('pre_result.V') [109]  (0.351 ns)
	'xor' operation ('pre_result.V') [112]  (0.351 ns)
	'cttz' operation ('l') [115]  (0 ns)
	'sub' operation ('sub_ln947') [117]  (1.02 ns)
	'add' operation ('lsb_index') [118]  (1.02 ns)
	'shl' operation ('shl_ln952') [126]  (0 ns)
	'or' operation ('or_ln952_2') [127]  (0 ns)
	'and' operation ('and_ln952') [128]  (0 ns)
	'icmp' operation ('icmp_ln952') [129]  (1.39 ns)
	'select' operation ('select_ln949') [138]  (0 ns)
	'select' operation ('select_ln961') [142]  (0.287 ns)
	'add' operation ('m') [145]  (1.39 ns)
	'select' operation ('select_ln968') [151]  (0 ns)
	'select' operation ('tmp_uniform') [155]  (0.424 ns)
	'dcmp' operation ('tmp_3', src/rng.hpp:443->src/rng.hpp:1161) [162]  (11.7 ns)
	'and' operation ('and_ln443', src/rng.hpp:443->src/rng.hpp:1161) [163]  (0.287 ns)
	'or' operation ('or_ln443_1', src/rng.hpp:443->src/rng.hpp:1161) [166]  (0.287 ns)

 <State 3>: 20.9ns
The critical path consists of the following:
	'load' operation ('lhs.V', src/rng.hpp:740) on array 'rngMT19937ICN_uniformRNG_mt_even_0_V' [88]  (1.24 ns)
	'xor' operation ('ret') [309]  (0.449 ns)
	'xor' operation ('pre_result.V') [325]  (0.351 ns)
	'xor' operation ('pre_result.V') [336]  (0.351 ns)
	'xor' operation ('pre_result.V') [341]  (0.351 ns)
	'xor' operation ('pre_result.V') [344]  (0.351 ns)
	'cttz' operation ('l') [347]  (0 ns)
	'sub' operation ('sub_ln947_1') [349]  (1.02 ns)
	'add' operation ('lsb_index') [350]  (1.02 ns)
	'shl' operation ('shl_ln952_1') [358]  (0 ns)
	'or' operation ('or_ln952') [359]  (0 ns)
	'and' operation ('and_ln952_2') [360]  (0 ns)
	'icmp' operation ('icmp_ln952_1') [361]  (1.39 ns)
	'select' operation ('select_ln949_1') [370]  (0 ns)
	'select' operation ('select_ln961_2') [374]  (0.287 ns)
	'add' operation ('m') [377]  (1.39 ns)
	'select' operation ('select_ln968_1') [383]  (0 ns)
	'select' operation ('tmp_uniform') [387]  (0.424 ns)
	'dcmp' operation ('tmp_s', src/rng.hpp:443->src/rng.hpp:1161) [394]  (11.7 ns)
	'and' operation ('and_ln443_2', src/rng.hpp:443->src/rng.hpp:1161) [395]  (0.287 ns)
	'or' operation ('or_ln443_3', src/rng.hpp:443->src/rng.hpp:1161) [398]  (0.287 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'dsub' operation ('tmp', src/rng.hpp:449->src/rng.hpp:1161) [176]  (15.2 ns)
	'select' operation ('tmp', src/rng.hpp:443->src/rng.hpp:1161) [179]  (0.424 ns)

 <State 5>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('r', src/rng.hpp:474->src/rng.hpp:1161) [172]  (21.2 ns)

 <State 6>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('r', src/rng.hpp:474->src/rng.hpp:1161) [172]  (21.2 ns)

 <State 7>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('r', src/rng.hpp:474->src/rng.hpp:1161) [404]  (21.2 ns)

 <State 8>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [181]  (17.5 ns)

 <State 9>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [181]  (17.5 ns)

 <State 10>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [181]  (17.5 ns)

 <State 11>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t2', src/rng.hpp:455->src/rng.hpp:1161) [185]  (21.2 ns)

 <State 12>: 21.6ns
The critical path consists of the following:
	'dmul' operation ('t2', src/rng.hpp:455->src/rng.hpp:1161) [185]  (21.2 ns)
	'xor' operation ('xor_ln456', src/rng.hpp:456->src/rng.hpp:1161) [189]  (0.379 ns)

 <State 13>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (21.7 ns)

 <State 14>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (21.7 ns)

 <State 15>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (21.7 ns)

 <State 16>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (21.7 ns)

 <State 17>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (21.7 ns)

 <State 18>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (21.7 ns)

 <State 19>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (21.7 ns)

 <State 20>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [423]  (21.7 ns)

 <State 21>: 21.6ns
The critical path consists of the following:
	'select' operation ('r', src/rng.hpp:443->src/rng.hpp:1161) [425]  (0.424 ns)
	'dmul' operation ('t4', src/rng.hpp:490->src/rng.hpp:1161) [437]  (21.2 ns)

 <State 22>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t4', src/rng.hpp:490->src/rng.hpp:1161) [437]  (21.2 ns)

 <State 23>: 15.6ns
The critical path consists of the following:
	'select' operation ('p2', src/rng.hpp:443->src/rng.hpp:1161) [427]  (0.424 ns)
	'dadd' operation ('t5', src/rng.hpp:492->src/rng.hpp:1161) [441]  (15.2 ns)

 <State 24>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1161) [213]  (21.2 ns)

 <State 25>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1161) [213]  (21.2 ns)

 <State 26>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1161) [445]  (21.2 ns)

 <State 27>: 15.6ns
The critical path consists of the following:
	'select' operation ('p3', src/rng.hpp:443->src/rng.hpp:1161) [428]  (0.424 ns)
	'dadd' operation ('t7', src/rng.hpp:496->src/rng.hpp:1161) [449]  (15.2 ns)

 <State 28>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1161) [221]  (21.2 ns)

 <State 29>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1161) [221]  (21.2 ns)

 <State 30>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1161) [453]  (21.2 ns)

 <State 31>: 15.6ns
The critical path consists of the following:
	'select' operation ('p4', src/rng.hpp:443->src/rng.hpp:1161) [429]  (0.424 ns)
	'dadd' operation ('t9', src/rng.hpp:500->src/rng.hpp:1161) [457]  (15.2 ns)

 <State 32>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1161) [229]  (21.2 ns)

 <State 33>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1161) [229]  (21.2 ns)

 <State 34>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1161) [461]  (21.2 ns)

 <State 35>: 15.6ns
The critical path consists of the following:
	'dadd' operation ('f2', src/rng.hpp:532->src/rng.hpp:1161) [278]  (15.2 ns)
	'select' operation ('f2', src/rng.hpp:443->src/rng.hpp:1161) [281]  (0.424 ns)

 <State 36>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1161) [237]  (21.2 ns)

 <State 37>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1161) [237]  (21.2 ns)

 <State 38>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1161) [469]  (21.2 ns)

 <State 39>: 15.6ns
The critical path consists of the following:
	'select' operation ('p6', src/rng.hpp:443->src/rng.hpp:1161) [431]  (0.424 ns)
	'dadd' operation ('f1_1', src/rng.hpp:508->src/rng.hpp:1161) [473]  (15.2 ns)

 <State 40>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('f1', src/rng.hpp:511->src/rng.hpp:1161) [245]  (21.2 ns)

 <State 41>: 21.6ns
The critical path consists of the following:
	'dmul' operation ('f1', src/rng.hpp:511->src/rng.hpp:1161) [245]  (21.2 ns)
	'select' operation ('f1', src/rng.hpp:443->src/rng.hpp:1161) [248]  (0.424 ns)

 <State 42>: 21.6ns
The critical path consists of the following:
	'dmul' operation ('f1', src/rng.hpp:511->src/rng.hpp:1161) [477]  (21.2 ns)
	'select' operation ('f1', src/rng.hpp:443->src/rng.hpp:1161) [480]  (0.424 ns)

 <State 43>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [290]  (21.1 ns)

 <State 44>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [290]  (21.1 ns)

 <State 45>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [290]  (21.1 ns)

 <State 46>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [290]  (21.1 ns)

 <State 47>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [290]  (21.1 ns)

 <State 48>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [290]  (21.1 ns)

 <State 49>: 21.5ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [290]  (21.1 ns)
	'select' operation ('result', src/rng.hpp:443->src/rng.hpp:1161) [295]  (0.424 ns)

 <State 50>: 21.5ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [522]  (21.1 ns)
	'select' operation ('result', src/rng.hpp:443->src/rng.hpp:1161) [527]  (0.424 ns)

 <State 51>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/Rayleigh.cpp:30) [296]  (21.1 ns)

 <State 52>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/Rayleigh.cpp:30) [296]  (21.1 ns)

 <State 53>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/Rayleigh.cpp:30) [296]  (21.1 ns)

 <State 54>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/Rayleigh.cpp:30) [296]  (21.1 ns)

 <State 55>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/Rayleigh.cpp:30) [296]  (21.1 ns)

 <State 56>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/Rayleigh.cpp:30) [296]  (21.1 ns)

 <State 57>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/Rayleigh.cpp:30) [296]  (21.1 ns)

 <State 58>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div7', src/Rayleigh.cpp:31) [528]  (21.1 ns)

 <State 59>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Hi_addr', src/Rayleigh.cpp:31) [64]  (0 ns)
	'store' operation ('store_ln31', src/Rayleigh.cpp:31) of variable 'div7', src/Rayleigh.cpp:31 on array 'Hi' [529]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
