aag 1069 36 61 1 972
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74 1
76 42
78 72
80 1709
82 66
84 40
86 2
88 1723
90 38
92 4
94 1737
96 58
98 1789
100 34
102 62
104 1803
106 32
108 1817
110 8
112 6
114 1831
116 1845
118 10
120 60
122 1859
124 1873
126 1885
128 12
130 1933
132 14
134 16
136 1947
138 1965
140 2051
142 2057
144 2063
146 2069
148 2075
150 18
152 2089
154 20
156 22
158 24
160 2103
162 26
164 64
166 28
168 2125
170 2139
172 30
174 36
176 52
178 563
180 50
182 48
184 56
186 46
188 54
190 70
192 44
194 68
1434
196 107 74
198 106 74
200 197 74
202 129 74
204 128 74
206 203 74
208 207 198
210 208 33
212 204 32
214 213 211
216 101 74
218 100 74
220 217 74
222 133 74
224 132 74
226 223 74
228 227 218
230 228 35
232 231 214
234 224 34
236 235 232
238 91 74
240 90 74
242 239 74
244 135 74
246 134 74
248 245 74
250 249 240
252 250 39
254 253 236
256 246 38
258 257 254
260 85 74
262 84 74
264 261 74
266 151 74
268 150 74
270 267 74
272 271 262
274 272 41
276 275 258
278 268 40
280 279 276
282 77 74
284 76 74
286 283 74
288 155 74
290 154 74
292 289 74
294 293 284
296 294 43
298 297 280
300 290 42
302 301 298
304 193 74
306 192 74
308 305 74
310 157 74
312 156 74
314 311 74
316 315 306
318 316 45
320 319 302
322 312 44
324 323 320
326 187 74
328 186 74
330 327 74
332 159 74
334 158 74
336 333 74
338 337 328
340 338 47
342 341 324
344 334 46
346 345 342
348 183 74
350 182 74
352 349 74
354 163 74
356 162 74
358 355 74
360 359 350
362 360 49
364 363 346
366 356 48
368 367 364
370 181 74
372 180 74
374 371 74
376 167 74
378 166 74
380 377 74
382 381 372
384 382 51
386 385 368
388 378 50
390 389 386
392 177 74
394 176 74
396 393 74
398 173 74
400 172 74
402 399 74
404 403 394
406 404 53
408 407 390
410 400 52
412 411 408
414 189 74
416 188 74
418 415 74
420 97 74
422 96 74
424 421 74
426 425 416
428 426 55
430 429 412
432 422 54
434 433 430
436 185 74
438 184 74
440 437 74
442 103 74
444 102 74
446 443 74
448 447 438
450 448 57
452 451 434
454 444 56
456 455 452
458 111 74
460 110 74
462 459 74
464 463 70
466 465 456
468 191 74
470 190 74
472 469 74
474 470 460
476 474 71
478 477 466
480 119 74
482 118 74
484 481 74
486 485 66
488 487 478
490 83 74
492 82 74
494 491 74
496 492 482
498 496 67
500 499 488
502 121 74
504 120 74
506 503 74
508 113 74
510 112 74
512 509 74
514 513 504
516 514 65
518 517 500
520 510 507
522 520 36
524 523 518
526 521 515
528 175 74
530 174 74
532 529 74
534 533 36
536 530 37
538 537 535
540 165 74
542 164 74
544 541 74
546 545 64
548 542 65
550 549 547
552 550 538
554 553 526
556 555 524
558 179 74
560 559 74
562 561 556
564 201 32
566 564 12
568 207 201
570 568 12
572 571 567
574 204 198
576 574 13
578 577 572
580 14 12
582 581 578
584 16 12
586 585 582
588 18 12
590 589 586
592 20 12
594 593 590
596 22 12
598 597 594
600 24 12
602 601 598
604 26 12
606 605 602
608 28 12
610 609 606
612 30 12
614 613 610
616 58 12
618 617 614
620 62 12
622 621 618
624 221 34
626 624 14
628 627 622
630 227 221
632 630 14
634 633 628
636 224 218
638 636 15
640 639 634
642 16 14
644 643 640
646 18 14
648 647 644
650 20 14
652 651 648
654 22 14
656 655 652
658 24 14
660 659 656
662 26 14
664 663 660
666 28 14
668 667 664
670 30 14
672 671 668
674 58 14
676 675 672
678 62 14
680 679 676
682 243 38
684 682 16
686 685 680
688 249 243
690 688 16
692 691 686
694 246 240
696 694 17
698 697 692
700 18 16
702 701 698
704 20 16
706 705 702
708 22 16
710 709 706
712 24 16
714 713 710
716 26 16
718 717 714
720 28 16
722 721 718
724 30 16
726 725 722
728 58 16
730 729 726
732 62 16
734 733 730
736 265 40
738 736 18
740 739 734
742 271 265
744 742 18
746 745 740
748 268 262
750 748 19
752 751 746
754 20 18
756 755 752
758 22 18
760 759 756
762 24 18
764 763 760
766 26 18
768 767 764
770 28 18
772 771 768
774 30 18
776 775 772
778 58 18
780 779 776
782 62 18
784 783 780
786 287 42
788 786 20
790 789 784
792 293 287
794 792 20
796 795 790
798 290 284
800 798 21
802 801 796
804 22 20
806 805 802
808 24 20
810 809 806
812 26 20
814 813 810
816 28 20
818 817 814
820 30 20
822 821 818
824 58 20
826 825 822
828 62 20
830 829 826
832 309 44
834 832 22
836 835 830
838 315 309
840 838 22
842 841 836
844 312 306
846 844 23
848 847 842
850 24 22
852 851 848
854 26 22
856 855 852
858 28 22
860 859 856
862 30 22
864 863 860
866 58 22
868 867 864
870 62 22
872 871 868
874 331 46
876 874 24
878 877 872
880 337 331
882 880 24
884 883 878
886 334 328
888 886 25
890 889 884
892 26 24
894 893 890
896 28 24
898 897 894
900 30 24
902 901 898
904 58 24
906 905 902
908 62 24
910 909 906
912 353 48
914 912 26
916 915 910
918 359 353
920 918 26
922 921 916
924 356 350
926 924 27
928 927 922
930 28 26
932 931 928
934 30 26
936 935 932
938 58 26
940 939 936
942 62 26
944 943 940
946 375 50
948 946 28
950 949 944
952 381 375
954 952 28
956 955 950
958 378 372
960 958 29
962 961 956
964 30 28
966 965 962
968 58 28
970 969 966
972 62 28
974 973 970
976 397 52
978 976 30
980 979 974
982 403 397
984 982 30
986 985 980
988 400 394
990 988 31
992 991 986
994 58 30
996 995 992
998 62 30
1000 999 996
1002 419 54
1004 1002 58
1006 1005 1000
1008 425 419
1010 1008 58
1012 1011 1006
1014 422 416
1016 1014 59
1018 1017 1012
1020 62 58
1022 1021 1018
1024 441 56
1026 1024 62
1028 1027 1022
1030 447 441
1032 1030 62
1034 1033 1028
1036 444 438
1038 1036 63
1040 1039 1034
1042 473 460
1044 1042 9
1046 1045 1040
1048 10 8
1050 1049 1046
1052 470 8
1054 1053 1050
1056 495 482
1058 1056 11
1060 1059 1054
1062 492 10
1064 1063 1060
1066 482 460
1068 1067 1064
1070 131 74
1072 130 74
1074 1071 74
1076 138 74
1078 1076 1072
1080 1078 460
1082 1081 1068
1084 1076 1075
1086 1084 482
1088 1087 1082
1090 207 12
1092 1090 61
1094 1093 1088
1096 73 69
1098 1096 3
1100 1098 5
1102 1101 1090
1104 1103 1094
1106 227 14
1108 1106 61
1110 1109 1104
1112 73 68
1114 1112 3
1116 1114 5
1118 1116 1107
1120 1117 1106
1122 1121 1119
1124 1122 1110
1126 249 16
1128 1126 61
1130 1129 1124
1132 72 69
1134 1132 3
1136 1134 5
1138 1136 1127
1140 1137 1126
1142 1141 1139
1144 1142 1130
1146 271 18
1148 1146 61
1150 1149 1144
1152 72 68
1154 1152 3
1156 1154 5
1158 1156 1147
1160 1157 1146
1162 1161 1159
1164 1162 1150
1166 293 20
1168 1166 61
1170 1169 1164
1172 1096 2
1174 1172 5
1176 1174 1167
1178 1175 1166
1180 1179 1177
1182 1180 1170
1184 315 22
1186 1184 61
1188 1187 1182
1190 1112 2
1192 1190 5
1194 1192 1185
1196 1193 1184
1198 1197 1195
1200 1198 1188
1202 337 24
1204 1202 61
1206 1205 1200
1208 1132 2
1210 1208 5
1212 1210 1203
1214 1211 1202
1216 1215 1213
1218 1216 1206
1220 359 26
1222 1220 61
1224 1223 1218
1226 1152 2
1228 1226 5
1230 1228 1221
1232 1229 1220
1234 1233 1231
1236 1234 1224
1238 381 28
1240 1238 61
1242 1241 1236
1244 1098 4
1246 1244 1239
1248 1245 1238
1250 1249 1247
1252 1250 1242
1254 403 30
1256 1254 61
1258 1257 1252
1260 1114 4
1262 1260 1255
1264 1261 1254
1266 1265 1263
1268 1266 1258
1270 425 58
1272 1270 61
1274 1273 1268
1276 1134 4
1278 1276 1271
1280 1277 1270
1282 1281 1279
1284 1282 1274
1286 447 62
1288 1286 61
1290 1289 1284
1292 1154 4
1294 1292 1287
1296 1293 1286
1298 1297 1295
1300 1298 1290
1302 1107 1091
1304 1302 1127
1306 1304 1147
1308 1306 1167
1310 1308 1185
1312 1310 1203
1314 1312 1221
1316 1314 1239
1318 1316 1255
1320 1318 1271
1322 1320 1287
1324 1322 60
1326 1325 1300
1328 470 71
1330 1328 7
1332 1331 1326
1334 492 67
1336 1334 7
1338 1337 1332
1340 1335 1329
1342 1340 6
1344 1343 1338
1346 36 7
1348 1346 60
1350 1349 1344
1352 65 6
1354 1353 1350
1356 149 74
1358 148 74
1360 1357 74
1362 147 74
1364 146 74
1366 1363 74
1368 145 74
1370 144 74
1372 1369 74
1374 143 74
1376 142 74
1378 1375 74
1380 141 74
1382 140 74
1384 1381 74
1386 1379 1373
1388 1387 1372
1390 1388 1378
1392 1391 1367
1394 1393 1366
1396 1394 1390
1398 1397 1361
1400 1399 1360
1402 1400 1396
1404 1378 1373
1406 1379 1370
1408 1407 1405
1410 1390 1367
1412 1391 1364
1414 1413 1411
1416 1396 1361
1418 1397 1358
1420 1419 1417
1422 1383 1378
1424 1422 1408
1426 1424 1414
1428 1426 1420
1430 1429 1403
1432 1430 1354
1434 1433 562
1436 171 74
1438 170 74
1440 1437 74
1442 33 12
1444 32 13
1446 1445 1443
1448 1447 1441
1450 161 74
1452 160 74
1454 1451 74
1456 35 14
1458 34 15
1460 1459 1457
1462 1461 1455
1464 1463 1449
1466 153 74
1468 152 74
1470 1467 74
1472 39 16
1474 38 17
1476 1475 1473
1478 1477 1471
1480 1479 1464
1482 137 74
1484 136 74
1486 1483 74
1488 41 18
1490 40 19
1492 1491 1489
1494 1493 1487
1496 1495 1480
1498 125 74
1500 124 74
1502 1499 74
1504 43 20
1506 42 21
1508 1507 1505
1510 1509 1503
1512 1511 1496
1514 117 74
1516 116 74
1518 1515 74
1520 45 22
1522 44 23
1524 1523 1521
1526 1525 1519
1528 1527 1512
1530 109 74
1532 108 74
1534 1531 74
1536 47 24
1538 46 25
1540 1539 1537
1542 1541 1535
1544 1543 1528
1546 89 74
1548 88 74
1550 1547 74
1552 49 26
1554 48 27
1556 1555 1553
1558 1557 1551
1560 1559 1544
1562 81 74
1564 80 74
1566 1563 74
1568 51 28
1570 50 29
1572 1571 1569
1574 1573 1567
1576 1575 1560
1578 95 74
1580 94 74
1582 1579 74
1584 53 30
1586 52 31
1588 1587 1585
1590 1589 1583
1592 1591 1576
1594 105 74
1596 104 74
1598 1595 74
1600 58 55
1602 59 54
1604 1603 1601
1606 1605 1599
1608 1607 1592
1610 115 74
1612 114 74
1614 1611 74
1616 62 57
1618 63 56
1620 1619 1617
1622 1621 1615
1624 1623 1608
1626 123 74
1628 122 74
1630 1627 74
1632 169 74
1634 168 74
1636 1633 74
1638 1634 1631
1640 1639 1624
1642 1446 1441
1644 1460 1455
1646 1645 1643
1648 1476 1471
1650 1649 1646
1652 1492 1487
1654 1653 1650
1656 1508 1503
1658 1657 1654
1660 1524 1519
1662 1661 1658
1664 1540 1535
1666 1665 1662
1668 1556 1551
1670 1669 1666
1672 1572 1567
1674 1673 1670
1676 1588 1583
1678 1677 1674
1680 1604 1599
1682 1681 1678
1684 1620 1615
1686 1685 1682
1688 1637 1631
1690 1689 1686
1692 1691 1641
1694 1693 1641
1696 1691 1575
1698 1690 1564
1700 1699 1697
1702 1701 1641
1704 1702 1695
1706 1694 1564
1708 1707 1705
1710 1691 1559
1712 1690 1548
1714 1713 1711
1716 1715 1641
1718 1716 1695
1720 1694 1548
1722 1721 1719
1724 1691 1591
1726 1690 1580
1728 1727 1725
1730 1729 1641
1732 1730 1695
1734 1694 1580
1736 1735 1733
1738 127 74
1740 126 74
1742 1739 74
1744 70 9
1746 71 8
1748 1747 1745
1750 1749 1743
1752 99 74
1754 98 74
1756 1753 74
1758 66 11
1760 67 10
1762 1761 1759
1764 1763 1757
1766 1765 1751
1768 1690 1641
1770 1768 1766
1772 1771 1694
1774 1768 1767
1776 1775 1772
1778 1767 1765
1780 1778 1690
1782 1780 1641
1784 1782 1777
1786 1776 1754
1788 1787 1785
1790 1691 1607
1792 1690 1596
1794 1793 1791
1796 1795 1641
1798 1796 1695
1800 1694 1596
1802 1801 1799
1804 1691 1543
1806 1690 1532
1808 1807 1805
1810 1809 1641
1812 1810 1695
1814 1694 1532
1816 1815 1813
1818 1691 1623
1820 1690 1612
1822 1821 1819
1824 1823 1641
1826 1824 1695
1828 1694 1612
1830 1829 1827
1832 1691 1527
1834 1690 1516
1836 1835 1833
1838 1837 1641
1840 1838 1695
1842 1694 1516
1844 1843 1841
1846 1691 1639
1848 1690 1628
1850 1849 1847
1852 1851 1641
1854 1852 1695
1856 1694 1628
1858 1857 1855
1860 1691 1511
1862 1690 1500
1864 1863 1861
1866 1865 1641
1868 1866 1695
1870 1694 1500
1872 1871 1869
1874 1767 1751
1876 1874 1690
1878 1876 1641
1880 1878 1777
1882 1776 1740
1884 1883 1881
1886 1072 463
1888 1886 482
1890 1075 460
1892 1890 485
1894 1886 485
1896 1075 463
1898 1896 485
1900 1892 1889
1902 1901 1889
1904 1893 1889
1906 1904 1894
1908 1907 1902
1910 1904 1895
1912 1910 1898
1914 1913 1908
1916 1899 1072
1918 1916 1895
1920 1919 1895
1922 1921 1893
1924 1923 1893
1926 1925 1889
1928 1926 1915
1930 1914 1072
1932 1931 1929
1934 1691 1495
1936 1690 1484
1938 1937 1935
1940 1939 1641
1942 1940 1695
1944 1694 1484
1946 1945 1943
1948 1899 1076
1950 1949 1899
1952 1951 1895
1954 1953 1895
1956 1955 1893
1958 1956 1889
1960 1958 1915
1962 1914 1076
1964 1963 1961
1966 1766 1385
1968 1767 1382
1970 1969 1967
1972 1971 1690
1974 1972 1641
1976 1382 1379
1978 1383 1376
1980 1979 1977
1982 1981 1766
1984 1767 1376
1986 1985 1983
1988 1987 1690
1990 1988 1641
1992 1382 1376
1994 1992 1373
1996 1993 1370
1998 1997 1995
2000 1999 1766
2002 1767 1370
2004 2003 2001
2006 2005 1690
2008 2006 1641
2010 1992 1370
2012 2010 1367
2014 2011 1364
2016 2015 2013
2018 2017 1766
2020 1767 1364
2022 2021 2019
2024 2023 1690
2026 2024 1641
2028 2010 1364
2030 2028 1361
2032 2029 1358
2034 2033 2031
2036 2035 1766
2038 1767 1358
2040 2039 2037
2042 2041 1690
2044 2042 1641
2046 1974 1773
2048 1772 1382
2050 2049 2047
2052 1990 1773
2054 1772 1376
2056 2055 2053
2058 2008 1773
2060 1772 1370
2062 2061 2059
2064 2026 1773
2066 1772 1364
2068 2067 2065
2070 2044 1773
2072 1772 1358
2074 2073 2071
2076 1691 1479
2078 1690 1468
2080 2079 2077
2082 2081 1641
2084 2082 1695
2086 1694 1468
2088 2087 2085
2090 1691 1463
2092 1690 1452
2094 2093 2091
2096 2095 1641
2098 2096 1695
2100 1694 1452
2102 2101 2099
2104 1637 542
2106 2104 513
2108 1634 510
2110 2108 2107
2112 2111 2107
2114 2109 1634
2116 2114 2107
2118 2117 2107
2120 2119 2113
2122 2112 1634
2124 2123 2121
2126 1691 1449
2128 1690 1438
2130 2129 2127
2132 2131 1641
2134 2132 1695
2136 1694 1438
2138 2137 2135
i0 controllable_SLC2
i1 controllable_SLC3
i2 controllable_DEQ
i3 controllable_BtoR_REQ0
i4 controllable_BtoR_REQ1
i5 controllable_BtoS_ACK0
i6 controllable_BtoS_ACK1
i7 controllable_BtoS_ACK2
i8 controllable_BtoS_ACK3
i9 controllable_BtoS_ACK4
i10 controllable_BtoS_ACK5
i11 controllable_BtoS_ACK6
i12 controllable_BtoS_ACK7
i13 controllable_BtoS_ACK8
i14 controllable_BtoS_ACK9
i15 i_StoB_REQ0
i16 i_StoB_REQ1
i17 i_FULL
i18 i_StoB_REQ2
i19 i_StoB_REQ3
i20 i_StoB_REQ4
i21 i_StoB_REQ5
i22 i_StoB_REQ6
i23 i_StoB_REQ7
i24 i_StoB_REQ8
i25 i_StoB_REQ9
i26 i_StoB_REQ10
i27 i_StoB_REQ11
i28 controllable_BtoS_ACK10
i29 controllable_ENQ
i30 controllable_BtoS_ACK11
i31 i_nEMPTY
i32 i_RtoB_ACK1
i33 controllable_SLC0
i34 i_RtoB_ACK0
i35 controllable_SLC1
l0 n75
l1 reg_i_StoB_REQ4_out
l2 reg_controllable_SLC1_out
l3 sys_fair8done_out
l4 reg_i_RtoB_ACK1_out
l5 reg_i_StoB_REQ3_out
l6 reg_controllable_SLC2_out
l7 sys_fair7done_out
l8 reg_i_StoB_REQ2_out
l9 reg_controllable_SLC3_out
l10 sys_fair9done_out
l11 reg_controllable_BtoS_ACK10_out
l12 env_fair1done_out
l13 reg_i_StoB_REQ1_out
l14 reg_controllable_BtoS_ACK11_out
l15 sys_fair10done_out
l16 reg_i_StoB_REQ0_out
l17 sys_fair6done_out
l18 reg_controllable_BtoR_REQ0_out
l19 reg_controllable_DEQ_out
l20 sys_fair11done_out
l21 sys_fair5done_out
l22 reg_controllable_BtoR_REQ1_out
l23 reg_controllable_ENQ_out
l24 sys_fair12done_out
l25 sys_fair4done_out
l26 env_fair0done_out
l27 reg_controllable_BtoS_ACK0_out
l28 reg_nstateG7_1_out
l29 reg_controllable_BtoS_ACK1_out
l30 reg_controllable_BtoS_ACK2_out
l31 sys_fair3done_out
l32 reg_stateG7_0_out
l33 fair_cnt<0>_out
l34 fair_cnt<1>_out
l35 fair_cnt<2>_out
l36 fair_cnt<3>_out
l37 fair_cnt<4>_out
l38 reg_controllable_BtoS_ACK3_out
l39 sys_fair2done_out
l40 reg_controllable_BtoS_ACK4_out
l41 reg_controllable_BtoS_ACK5_out
l42 reg_controllable_BtoS_ACK6_out
l43 sys_fair1done_out
l44 reg_controllable_BtoS_ACK7_out
l45 reg_i_nEMPTY_out
l46 reg_controllable_BtoS_ACK8_out
l47 reg_stateG12_out
l48 sys_fair0done_out
l49 reg_controllable_BtoS_ACK9_out
l50 reg_i_FULL_out
l51 reg_i_StoB_REQ9_out
l52 env_safe_err_happened_out
l53 reg_i_StoB_REQ8_out
l54 reg_i_StoB_REQ7_out
l55 reg_i_StoB_REQ11_out
l56 reg_i_StoB_REQ6_out
l57 reg_i_StoB_REQ10_out
l58 reg_i_RtoB_ACK0_out
l59 reg_i_StoB_REQ5_out
l60 reg_controllable_SLC0_out
o0 o_err
c
genbuf_12_new_30
This file was written by ABC on Tue May  5 16:57:45 2015
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv genbuf12b30.v   ---gives--> genbuf12b30.mv
> abc -c "read_blif_mv genbuf12b30.mv; write_aiger -s genbuf12b30n.aig"   ---gives--> genbuf12b30n.aig
> aigtoaig genbuf12b30n.aig genbuf12b30n.aag   ---gives--> genbuf12b30n.aag (this file)
Content of genbuf12b30.v:
module genbuf_12_new_30(
        o_err,
        i_clk,
        i_StoB_REQ0,
        controllable_BtoS_ACK0,
        i_StoB_REQ1,
        controllable_BtoS_ACK1,
        i_StoB_REQ2,
        controllable_BtoS_ACK2,
        i_StoB_REQ3,
        controllable_BtoS_ACK3,
        i_StoB_REQ4,
        controllable_BtoS_ACK4,
        i_StoB_REQ5,
        controllable_BtoS_ACK5,
        i_StoB_REQ6,
        controllable_BtoS_ACK6,
        i_StoB_REQ7,
        controllable_BtoS_ACK7,
        i_StoB_REQ8,
        controllable_BtoS_ACK8,
        i_StoB_REQ9,
        controllable_BtoS_ACK9,
        i_StoB_REQ10,
        controllable_BtoS_ACK10,
        i_StoB_REQ11,
        controllable_BtoS_ACK11,
        i_RtoB_ACK0,
        controllable_BtoR_REQ0,
        i_RtoB_ACK1,
        controllable_BtoR_REQ1,
        i_FULL,
        i_nEMPTY,
        controllable_ENQ,
        controllable_DEQ,
        controllable_SLC0,
        controllable_SLC1,
        controllable_SLC2,
        controllable_SLC3);

input i_clk;
input i_StoB_REQ0;
input controllable_BtoS_ACK0;
input i_StoB_REQ1;
input controllable_BtoS_ACK1;
input i_StoB_REQ2;
input controllable_BtoS_ACK2;
input i_StoB_REQ3;
input controllable_BtoS_ACK3;
input i_StoB_REQ4;
input controllable_BtoS_ACK4;
input i_StoB_REQ5;
input controllable_BtoS_ACK5;
input i_StoB_REQ6;
input controllable_BtoS_ACK6;
input i_StoB_REQ7;
input controllable_BtoS_ACK7;
input i_StoB_REQ8;
input controllable_BtoS_ACK8;
input i_StoB_REQ9;
input controllable_BtoS_ACK9;
input i_StoB_REQ10;
input controllable_BtoS_ACK10;
input i_StoB_REQ11;
input controllable_BtoS_ACK11;
input i_RtoB_ACK0;
input controllable_BtoR_REQ0;
input i_RtoB_ACK1;
input controllable_BtoR_REQ1;
input i_FULL;
input i_nEMPTY;
input controllable_ENQ;
input controllable_DEQ;
input controllable_SLC0;
input controllable_SLC1;
input controllable_SLC2;
input controllable_SLC3;
output o_err;

reg reg_i_StoB_REQ0;
reg reg_controllable_BtoS_ACK0;
reg reg_i_StoB_REQ1;
reg reg_controllable_BtoS_ACK1;
reg reg_i_StoB_REQ2;
reg reg_controllable_BtoS_ACK2;
reg reg_i_StoB_REQ3;
reg reg_controllable_BtoS_ACK3;
reg reg_i_StoB_REQ4;
reg reg_controllable_BtoS_ACK4;
reg reg_i_StoB_REQ5;
reg reg_controllable_BtoS_ACK5;
reg reg_i_StoB_REQ6;
reg reg_controllable_BtoS_ACK6;
reg reg_i_StoB_REQ7;
reg reg_controllable_BtoS_ACK7;
reg reg_i_StoB_REQ8;
reg reg_controllable_BtoS_ACK8;
reg reg_i_StoB_REQ9;
reg reg_controllable_BtoS_ACK9;
reg reg_i_StoB_REQ10;
reg reg_controllable_BtoS_ACK10;
reg reg_i_StoB_REQ11;
reg reg_controllable_BtoS_ACK11;
reg reg_i_RtoB_ACK0;
reg reg_controllable_BtoR_REQ0;
reg reg_i_RtoB_ACK1;
reg reg_controllable_BtoR_REQ1;
reg reg_i_FULL;
reg reg_i_nEMPTY;
reg reg_controllable_ENQ;
reg reg_controllable_DEQ;
reg reg_controllable_SLC0;
reg reg_controllable_SLC1;
reg reg_controllable_SLC2;
reg reg_controllable_SLC3;
reg reg_stateG7_0;
reg reg_nstateG7_1;
reg reg_stateG12;
reg env_safe_err_happened;
reg env_fair0done;
reg env_fair1done;
reg sys_fair0done;
reg sys_fair1done;
reg sys_fair2done;
reg sys_fair3done;
reg sys_fair4done;
reg sys_fair5done;
reg sys_fair6done;
reg sys_fair7done;
reg sys_fair8done;
reg sys_fair9done;
reg sys_fair10done;
reg sys_fair11done;
reg sys_fair12done;
reg [4:0] fair_cnt;

wire env_safe_err0;
wire env_safe_err1;
wire env_safe_err2;
wire env_safe_err3;
wire env_safe_err4;
wire env_safe_err5;
wire env_safe_err6;
wire env_safe_err7;
wire env_safe_err8;
wire env_safe_err9;
wire env_safe_err10;
wire env_safe_err11;
wire env_safe_err12;
wire env_safe_err13;
wire env_safe_err14;
wire env_safe_err15;
wire env_safe_err16;
wire env_safe_err17;
wire env_safe_err18;
wire env_safe_err19;
wire env_safe_err20;
wire env_safe_err21;
wire env_safe_err22;
wire env_safe_err23;
wire env_safe_err24;
wire env_safe_err25;
wire env_safe_err26;
wire env_safe_err27;
wire env_safe_err28;
wire env_safe_err29;
wire env_safe_err30;
wire env_safe_err;

wire sys_safe_err0;
wire sys_safe_err1;
wire sys_safe_err2;
wire sys_safe_err3;
wire sys_safe_err4;
wire sys_safe_err5;
wire sys_safe_err6;
wire sys_safe_err7;
wire sys_safe_err8;
wire sys_safe_err9;
wire sys_safe_err10;
wire sys_safe_err11;
wire sys_safe_err12;
wire sys_safe_err13;
wire sys_safe_err14;
wire sys_safe_err15;
wire sys_safe_err16;
wire sys_safe_err17;
wire sys_safe_err18;
wire sys_safe_err19;
wire sys_safe_err20;
wire sys_safe_err21;
wire sys_safe_err22;
wire sys_safe_err23;
wire sys_safe_err24;
wire sys_safe_err25;
wire sys_safe_err26;
wire sys_safe_err27;
wire sys_safe_err28;
wire sys_safe_err29;
wire sys_safe_err30;
wire sys_safe_err31;
wire sys_safe_err32;
wire sys_safe_err33;
wire sys_safe_err34;
wire sys_safe_err35;
wire sys_safe_err36;
wire sys_safe_err37;
wire sys_safe_err38;
wire sys_safe_err39;
wire sys_safe_err40;
wire sys_safe_err41;
wire sys_safe_err42;
wire sys_safe_err43;
wire sys_safe_err44;
wire sys_safe_err45;
wire sys_safe_err46;
wire sys_safe_err47;
wire sys_safe_err48;
wire sys_safe_err49;
wire sys_safe_err50;
wire sys_safe_err51;
wire sys_safe_err52;
wire sys_safe_err53;
wire sys_safe_err54;
wire sys_safe_err55;
wire sys_safe_err56;
wire sys_safe_err57;
wire sys_safe_err58;
wire sys_safe_err59;
wire sys_safe_err60;
wire sys_safe_err61;
wire sys_safe_err62;
wire sys_safe_err63;
wire sys_safe_err64;
wire sys_safe_err65;
wire sys_safe_err66;
wire sys_safe_err67;
wire sys_safe_err68;
wire sys_safe_err69;
wire sys_safe_err70;
wire sys_safe_err71;
wire sys_safe_err72;
wire sys_safe_err73;
wire sys_safe_err74;
wire sys_safe_err75;
wire sys_safe_err76;
wire sys_safe_err77;
wire sys_safe_err78;
wire sys_safe_err79;
wire sys_safe_err80;
wire sys_safe_err81;
wire sys_safe_err82;
wire sys_safe_err83;
wire sys_safe_err84;
wire sys_safe_err85;
wire sys_safe_err86;
wire sys_safe_err87;
wire sys_safe_err88;
wire sys_safe_err89;
wire sys_safe_err90;
wire sys_safe_err91;
wire sys_safe_err92;
wire sys_safe_err93;
wire sys_safe_err94;
wire sys_safe_err95;
wire sys_safe_err96;
wire sys_safe_err97;
wire sys_safe_err98;
wire sys_safe_err99;
wire sys_safe_err100;
wire sys_safe_err101;
wire sys_safe_err102;
wire sys_safe_err103;
wire sys_safe_err104;
wire sys_safe_err105;
wire sys_safe_err106;
wire sys_safe_err107;
wire sys_safe_err108;
wire sys_safe_err109;
wire sys_safe_err110;
wire sys_safe_err111;
wire sys_safe_err112;
wire sys_safe_err113;
wire sys_safe_err114;
wire sys_safe_err115;
wire sys_safe_err116;
wire sys_safe_err117;
wire sys_safe_err118;
wire sys_safe_err119;
wire sys_safe_err120;
wire sys_safe_err121;
wire sys_safe_err122;
wire sys_safe_err123;
wire sys_safe_err124;
wire sys_safe_err125;
wire sys_safe_err126;
wire sys_safe_err127;
wire sys_safe_err128;
wire sys_safe_err129;
wire sys_safe_err130;
wire sys_safe_err131;
wire sys_safe_err132;
wire sys_safe_err133;
wire sys_safe_err134;
wire sys_safe_err135;
wire sys_safe_err136;
wire sys_safe_err137;
wire sys_safe_err138;
wire sys_safe_err139;
wire sys_safe_err;

wire env_fair0;
wire env_fair1;

wire sys_fair0;
wire sys_fair1;
wire sys_fair2;
wire sys_fair3;
wire sys_fair4;
wire sys_fair5;
wire sys_fair6;
wire sys_fair7;
wire sys_fair8;
wire sys_fair9;
wire sys_fair10;
wire sys_fair11;
wire sys_fair12;
wire progress_in_sys_fair;
wire all_env_fair_fulfilled;
wire all_sys_fair_fulfilled;
wire fair_err;
wire o_err;

// =============================================================
//                        ENV_TRANSITION:
// =============================================================
// G((StoB_REQ0=1 * BtoS_ACK0=0) -> X(StoB_REQ0=1));	#A1
assign env_safe_err0 = ~((~(reg_i_StoB_REQ0 & ~reg_controllable_BtoS_ACK0)) | i_StoB_REQ0);

// G(BtoS_ACK0=1 -> X(StoB_REQ0=0));	#A1
assign env_safe_err1 = ~((~(reg_controllable_BtoS_ACK0)) | ~i_StoB_REQ0);

// G((StoB_REQ1=1 * BtoS_ACK1=0) -> X(StoB_REQ1=1));	#A1
assign env_safe_err2 = ~((~(reg_i_StoB_REQ1 & ~reg_controllable_BtoS_ACK1)) | i_StoB_REQ1);

// G(BtoS_ACK1=1 -> X(StoB_REQ1=0));	#A1
assign env_safe_err3 = ~((~(reg_controllable_BtoS_ACK1)) | ~i_StoB_REQ1);

// G((StoB_REQ2=1 * BtoS_ACK2=0) -> X(StoB_REQ2=1));	#A1
assign env_safe_err4 = ~((~(reg_i_StoB_REQ2 & ~reg_controllable_BtoS_ACK2)) | i_StoB_REQ2);

// G(BtoS_ACK2=1 -> X(StoB_REQ2=0));	#A1
assign env_safe_err5 = ~((~(reg_controllable_BtoS_ACK2)) | ~i_StoB_REQ2);

// G((StoB_REQ3=1 * BtoS_ACK3=0) -> X(StoB_REQ3=1));	#A1
assign env_safe_err6 = ~((~(reg_i_StoB_REQ3 & ~reg_controllable_BtoS_ACK3)) | i_StoB_REQ3);

// G(BtoS_ACK3=1 -> X(StoB_REQ3=0));	#A1
assign env_safe_err7 = ~((~(reg_controllable_BtoS_ACK3)) | ~i_StoB_REQ3);

// G((StoB_REQ4=1 * BtoS_ACK4=0) -> X(StoB_REQ4=1));	#A1
assign env_safe_err8 = ~((~(reg_i_StoB_REQ4 & ~reg_controllable_BtoS_ACK4)) | i_StoB_REQ4);

// G(BtoS_ACK4=1 -> X(StoB_REQ4=0));	#A1
assign env_safe_err9 = ~((~(reg_controllable_BtoS_ACK4)) | ~i_StoB_REQ4);

// G((StoB_REQ5=1 * BtoS_ACK5=0) -> X(StoB_REQ5=1));	#A1
assign env_safe_err10 = ~((~(reg_i_StoB_REQ5 & ~reg_controllable_BtoS_ACK5)) | i_StoB_REQ5);

// G(BtoS_ACK5=1 -> X(StoB_REQ5=0));	#A1
assign env_safe_err11 = ~((~(reg_controllable_BtoS_ACK5)) | ~i_StoB_REQ5);

// G((StoB_REQ6=1 * BtoS_ACK6=0) -> X(StoB_REQ6=1));	#A1
assign env_safe_err12 = ~((~(reg_i_StoB_REQ6 & ~reg_controllable_BtoS_ACK6)) | i_StoB_REQ6);

// G(BtoS_ACK6=1 -> X(StoB_REQ6=0));	#A1
assign env_safe_err13 = ~((~(reg_controllable_BtoS_ACK6)) | ~i_StoB_REQ6);

// G((StoB_REQ7=1 * BtoS_ACK7=0) -> X(StoB_REQ7=1));	#A1
assign env_safe_err14 = ~((~(reg_i_StoB_REQ7 & ~reg_controllable_BtoS_ACK7)) | i_StoB_REQ7);

// G(BtoS_ACK7=1 -> X(StoB_REQ7=0));	#A1
assign env_safe_err15 = ~((~(reg_controllable_BtoS_ACK7)) | ~i_StoB_REQ7);

// G((StoB_REQ8=1 * BtoS_ACK8=0) -> X(StoB_REQ8=1));	#A1
assign env_safe_err16 = ~((~(reg_i_StoB_REQ8 & ~reg_controllable_BtoS_ACK8)) | i_StoB_REQ8);

// G(BtoS_ACK8=1 -> X(StoB_REQ8=0));	#A1
assign env_safe_err17 = ~((~(reg_controllable_BtoS_ACK8)) | ~i_StoB_REQ8);

// G((StoB_REQ9=1 * BtoS_ACK9=0) -> X(StoB_REQ9=1));	#A1
assign env_safe_err18 = ~((~(reg_i_StoB_REQ9 & ~reg_controllable_BtoS_ACK9)) | i_StoB_REQ9);

// G(BtoS_ACK9=1 -> X(StoB_REQ9=0));	#A1
assign env_safe_err19 = ~((~(reg_controllable_BtoS_ACK9)) | ~i_StoB_REQ9);

// G((StoB_REQ10=1 * BtoS_ACK10=0) -> X(StoB_REQ10=1));	#A1
assign env_safe_err20 = ~((~(reg_i_StoB_REQ10 & ~reg_controllable_BtoS_ACK10)) | i_StoB_REQ10);

// G(BtoS_ACK10=1 -> X(StoB_REQ10=0));	#A1
assign env_safe_err21 = ~((~(reg_controllable_BtoS_ACK10)) | ~i_StoB_REQ10);

// G((StoB_REQ11=1 * BtoS_ACK11=0) -> X(StoB_REQ11=1));	#A1
assign env_safe_err22 = ~((~(reg_i_StoB_REQ11 & ~reg_controllable_BtoS_ACK11)) | i_StoB_REQ11);

// G(BtoS_ACK11=1 -> X(StoB_REQ11=0));	#A1
assign env_safe_err23 = ~((~(reg_controllable_BtoS_ACK11)) | ~i_StoB_REQ11);

// G(BtoR_REQ0=0 -> X(RtoB_ACK0=0));	#A3
assign env_safe_err24 = ~(reg_controllable_BtoR_REQ0 | ~i_RtoB_ACK0);

// G((BtoR_REQ0=1 * RtoB_ACK0=1) -> X(RtoB_ACK0=1));	#A4
assign env_safe_err25 = ~((~(reg_controllable_BtoR_REQ0 & reg_i_RtoB_ACK0)) | i_RtoB_ACK0);

// G(BtoR_REQ1=0 -> X(RtoB_ACK1=0));	#A3
assign env_safe_err26 = ~(reg_controllable_BtoR_REQ1 | ~i_RtoB_ACK1);

// G((BtoR_REQ1=1 * RtoB_ACK1=1) -> X(RtoB_ACK1=1));	#A4
assign env_safe_err27 = ~((~(reg_controllable_BtoR_REQ1 & reg_i_RtoB_ACK1)) | i_RtoB_ACK1);

// G((ENQ=1 * DEQ=0) -> X(EMPTY=0));	#A4
assign env_safe_err28 = ~(~(reg_controllable_ENQ & ~reg_controllable_DEQ) | i_nEMPTY);

// G((DEQ=1 * ENQ=0) -> X(FULL=0));	#A4
assign env_safe_err29 = ~(~(reg_controllable_DEQ & ~reg_controllable_ENQ) | ~i_FULL);

// G((ENQ=1 <-> DEQ=1) -> ((FULL=1 <-> X(FULL=1)) *
//                         (EMPTY=1 <-> X(EMPTY=1))));	#A4
assign env_safe_err30 = ~(~(reg_controllable_ENQ ^~ reg_controllable_DEQ) | ((reg_i_FULL ^~ i_FULL) &  (reg_i_nEMPTY ^~ i_nEMPTY)) );

// collecting together the safety error bits:
assign env_safe_err = env_safe_err0 |
                      env_safe_err1 |
                      env_safe_err2 |
                      env_safe_err3 |
                      env_safe_err4 |
                      env_safe_err5 |
                      env_safe_err6 |
                      env_safe_err7 |
                      env_safe_err8 |
                      env_safe_err9 |
                      env_safe_err10 |
                      env_safe_err11 |
                      env_safe_err12 |
                      env_safe_err13 |
                      env_safe_err14 |
                      env_safe_err15 |
                      env_safe_err16 |
                      env_safe_err17 |
                      env_safe_err18 |
                      env_safe_err19 |
                      env_safe_err20 |
                      env_safe_err21 |
                      env_safe_err22 |
                      env_safe_err23 |
                      env_safe_err24 |
                      env_safe_err25 |
                      env_safe_err26 |
                      env_safe_err27 |
                      env_safe_err28 |
                      env_safe_err29 |
                      env_safe_err30;

// =============================================================
//                        SYS_TRANSITION:
// =============================================================
// G((StoB_REQ0=0 * X(StoB_REQ0=1)) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err0 = ~((~(~reg_i_StoB_REQ0 & i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=0 * StoB_REQ0=0) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err1 = ~((~(~reg_controllable_BtoS_ACK0 & ~reg_i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=1 * StoB_REQ0=1) -> X(BtoS_ACK0=1));	#G4
assign sys_safe_err2 = ~((~(reg_controllable_BtoS_ACK0 & reg_i_StoB_REQ0 )) | controllable_BtoS_ACK0);

// G((BtoS_ACK0=0) + (BtoS_ACK1=0));	#G5
assign sys_safe_err3 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK1);

// G((BtoS_ACK0=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err4 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK0=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err5 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK0=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err6 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK0=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err7 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK0=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err8 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK0=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err9 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK0=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err10 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK0=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err11 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK0=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err12 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK0=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err13 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK11);

// G((StoB_REQ1=0 * X(StoB_REQ1=1)) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err14 = ~((~(~reg_i_StoB_REQ1 & i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=0 * StoB_REQ1=0) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err15 = ~((~(~reg_controllable_BtoS_ACK1 & ~reg_i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=1 * StoB_REQ1=1) -> X(BtoS_ACK1=1));	#G4
assign sys_safe_err16 = ~((~(reg_controllable_BtoS_ACK1 & reg_i_StoB_REQ1 )) | controllable_BtoS_ACK1);

// G((BtoS_ACK1=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err17 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK1=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err18 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK1=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err19 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK1=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err20 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK1=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err21 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK1=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err22 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK1=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err23 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK1=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err24 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK1=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err25 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK1=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err26 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK11);

// G((StoB_REQ2=0 * X(StoB_REQ2=1)) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err27 = ~((~(~reg_i_StoB_REQ2 & i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=0 * StoB_REQ2=0) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err28 = ~((~(~reg_controllable_BtoS_ACK2 & ~reg_i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=1 * StoB_REQ2=1) -> X(BtoS_ACK2=1));	#G4
assign sys_safe_err29 = ~((~(reg_controllable_BtoS_ACK2 & reg_i_StoB_REQ2 )) | controllable_BtoS_ACK2);

// G((BtoS_ACK2=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err30 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK2=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err31 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK2=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err32 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK2=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err33 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK2=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err34 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK2=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err35 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK2=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err36 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK2=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err37 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK2=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err38 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK11);

// G((StoB_REQ3=0 * X(StoB_REQ3=1)) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err39 = ~((~(~reg_i_StoB_REQ3 & i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=0 * StoB_REQ3=0) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err40 = ~((~(~reg_controllable_BtoS_ACK3 & ~reg_i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=1 * StoB_REQ3=1) -> X(BtoS_ACK3=1));	#G4
assign sys_safe_err41 = ~((~(reg_controllable_BtoS_ACK3 & reg_i_StoB_REQ3 )) | controllable_BtoS_ACK3);

// G((BtoS_ACK3=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err42 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK3=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err43 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK3=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err44 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK3=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err45 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK3=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err46 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK3=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err47 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK3=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err48 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK3=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err49 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK11);

// G((StoB_REQ4=0 * X(StoB_REQ4=1)) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err50 = ~((~(~reg_i_StoB_REQ4 & i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=0 * StoB_REQ4=0) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err51 = ~((~(~reg_controllable_BtoS_ACK4 & ~reg_i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=1 * StoB_REQ4=1) -> X(BtoS_ACK4=1));	#G4
assign sys_safe_err52 = ~((~(reg_controllable_BtoS_ACK4 & reg_i_StoB_REQ4 )) | controllable_BtoS_ACK4);

// G((BtoS_ACK4=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err53 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK4=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err54 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK4=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err55 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK4=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err56 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK4=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err57 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK4=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err58 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK4=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err59 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK11);

// G((StoB_REQ5=0 * X(StoB_REQ5=1)) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err60 = ~((~(~reg_i_StoB_REQ5 & i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=0 * StoB_REQ5=0) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err61 = ~((~(~reg_controllable_BtoS_ACK5 & ~reg_i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=1 * StoB_REQ5=1) -> X(BtoS_ACK5=1));	#G4
assign sys_safe_err62 = ~((~(reg_controllable_BtoS_ACK5 & reg_i_StoB_REQ5 )) | controllable_BtoS_ACK5);

// G((BtoS_ACK5=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err63 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK5=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err64 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK5=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err65 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK5=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err66 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK5=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err67 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK5=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err68 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK11);

// G((StoB_REQ6=0 * X(StoB_REQ6=1)) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err69 = ~((~(~reg_i_StoB_REQ6 & i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=0 * StoB_REQ6=0) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err70 = ~((~(~reg_controllable_BtoS_ACK6 & ~reg_i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=1 * StoB_REQ6=1) -> X(BtoS_ACK6=1));	#G4
assign sys_safe_err71 = ~((~(reg_controllable_BtoS_ACK6 & reg_i_StoB_REQ6 )) | controllable_BtoS_ACK6);

// G((BtoS_ACK6=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err72 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK6=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err73 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK6=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err74 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK6=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err75 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK6=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err76 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK11);

// G((StoB_REQ7=0 * X(StoB_REQ7=1)) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err77 = ~((~(~reg_i_StoB_REQ7 & i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=0 * StoB_REQ7=0) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err78 = ~((~(~reg_controllable_BtoS_ACK7 & ~reg_i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=1 * StoB_REQ7=1) -> X(BtoS_ACK7=1));	#G4
assign sys_safe_err79 = ~((~(reg_controllable_BtoS_ACK7 & reg_i_StoB_REQ7 )) | controllable_BtoS_ACK7);

// G((BtoS_ACK7=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err80 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK7=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err81 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK7=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err82 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK7=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err83 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK11);

// G((StoB_REQ8=0 * X(StoB_REQ8=1)) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err84 = ~((~(~reg_i_StoB_REQ8 & i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=0 * StoB_REQ8=0) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err85 = ~((~(~reg_controllable_BtoS_ACK8 & ~reg_i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=1 * StoB_REQ8=1) -> X(BtoS_ACK8=1));	#G4
assign sys_safe_err86 = ~((~(reg_controllable_BtoS_ACK8 & reg_i_StoB_REQ8 )) | controllable_BtoS_ACK8);

// G((BtoS_ACK8=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err87 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK8=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err88 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK8=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err89 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK11);

// G((StoB_REQ9=0 * X(StoB_REQ9=1)) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err90 = ~((~(~reg_i_StoB_REQ9 & i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=0 * StoB_REQ9=0) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err91 = ~((~(~reg_controllable_BtoS_ACK9 & ~reg_i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=1 * StoB_REQ9=1) -> X(BtoS_ACK9=1));	#G4
assign sys_safe_err92 = ~((~(reg_controllable_BtoS_ACK9 & reg_i_StoB_REQ9 )) | controllable_BtoS_ACK9);

// G((BtoS_ACK9=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err93 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK9=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err94 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK11);

// G((StoB_REQ10=0 * X(StoB_REQ10=1)) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err95 = ~((~(~reg_i_StoB_REQ10 & i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=0 * StoB_REQ10=0) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err96 = ~((~(~reg_controllable_BtoS_ACK10 & ~reg_i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=1 * StoB_REQ10=1) -> X(BtoS_ACK10=1));	#G4
assign sys_safe_err97 = ~((~(reg_controllable_BtoS_ACK10 & reg_i_StoB_REQ10 )) | controllable_BtoS_ACK10);

// G((BtoS_ACK10=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err98 = ~(~controllable_BtoS_ACK10 | ~controllable_BtoS_ACK11);

// G((StoB_REQ11=0 * X(StoB_REQ11=1)) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err99 = ~((~(~reg_i_StoB_REQ11 & i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=0 * StoB_REQ11=0) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err100 = ~((~(~reg_controllable_BtoS_ACK11 & ~reg_i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=1 * StoB_REQ11=1) -> X(BtoS_ACK11=1));	#G4
assign sys_safe_err101 = ~((~(reg_controllable_BtoS_ACK11 & reg_i_StoB_REQ11 )) | controllable_BtoS_ACK11);

// G((BtoR_REQ0=1 * RtoB_ACK0=0) -> X(BtoR_REQ0=1));	#G6
assign sys_safe_err102 = ~((~(reg_controllable_BtoR_REQ0 & ~reg_i_RtoB_ACK0)) | controllable_BtoR_REQ0);

// G((BtoR_REQ0=0) + (BtoR_REQ1=0));	#G7
assign sys_safe_err103 = ~(~controllable_BtoR_REQ0 | ~controllable_BtoR_REQ1);

// G(RtoB_ACK0=1 -> X(BtoR_REQ0=0));	#G8
assign sys_safe_err104 = ~(~reg_i_RtoB_ACK0 | ~controllable_BtoR_REQ0);

// G((BtoR_REQ1=1 * RtoB_ACK1=0) -> X(BtoR_REQ1=1));	#G6
assign sys_safe_err105 = ~((~(reg_controllable_BtoR_REQ1 & ~reg_i_RtoB_ACK1)) | controllable_BtoR_REQ1);

// G(RtoB_ACK1=1 -> X(BtoR_REQ1=0));	#G8
assign sys_safe_err106 = ~(~reg_i_RtoB_ACK1 | ~controllable_BtoR_REQ1);

// G((BtoR_REQ0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err107 = reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1;

// G((stateG7_1=0 * stateG7_0=1 * BtoR_REQ0=1) -> FALSE);	#G7
assign sys_safe_err108 = reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ0;

// G((stateG7_1=1 * stateG7_0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err109 = ~reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ1;

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1)) -> X(ENQ=1));	#G9
assign sys_safe_err110 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | controllable_ENQ);

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1))  -> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err111 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) -> X(ENQ=1));	#G9
assign sys_safe_err112 = ~(~((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) | controllable_ENQ);

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err113 = ~(((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) -> X(ENQ=1));	#G9
assign sys_safe_err114 = ~(~((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) | controllable_ENQ);

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err115 = ~(((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) -> X(ENQ=1));	#G9
assign sys_safe_err116 = ~(~((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) | controllable_ENQ);

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err117 = ~(((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) -> X(ENQ=1));	#G9
assign sys_safe_err118 = ~(~((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) | controllable_ENQ);

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err119 = ~(((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) -> X(ENQ=1));	#G9
assign sys_safe_err120 = ~(~((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) | controllable_ENQ);

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err121 = ~(((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) ^~ (controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) -> X(ENQ=1));	#G9
assign sys_safe_err122 = ~(~((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) | controllable_ENQ);

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err123 = ~(((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) ^~ (~controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) -> X(ENQ=1));	#G9
assign sys_safe_err124 = ~(~((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) | controllable_ENQ);

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err125 = ~(((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) ^~ (controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) -> X(ENQ=1));	#G9
assign sys_safe_err126 = ~(~((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) | controllable_ENQ);

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err127 = ~(((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) -> X(ENQ=1));	#G9
assign sys_safe_err128 = ~(~((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) | controllable_ENQ);

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err129 = ~(((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) -> X(ENQ=1));	#G9
assign sys_safe_err130 = ~(~((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) | controllable_ENQ);

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err131 = ~(((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) -> X(ENQ=1));	#G9
assign sys_safe_err132 = ~(~((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) | controllable_ENQ);

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err133 = ~(((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G(((BtoS_ACK0=1 + X(BtoS_ACK0=0)) * (BtoS_ACK1=1 + X(BtoS_ACK1=0)) * (BtoS_ACK2=1 + X(BtoS_ACK2=0)) * (BtoS_ACK3=1 + X(BtoS_ACK3=0)) * (BtoS_ACK4=1 + X(BtoS_ACK4=0)) * (BtoS_ACK5=1 + X(BtoS_ACK5=0)) * (BtoS_ACK6=1 + X(BtoS_ACK6=0)) * (BtoS_ACK7=1 + X(BtoS_ACK7=0)) * (BtoS_ACK8=1 + X(BtoS_ACK8=0)) * (BtoS_ACK9=1 + X(BtoS_ACK9=0)) * (BtoS_ACK10=1 + X(BtoS_ACK10=0)) * (BtoS_ACK11=1 + X(BtoS_ACK11=0))) -> X(ENQ=0));	#G9
assign sys_safe_err134 = ~(~((reg_controllable_BtoS_ACK0 | ~controllable_BtoS_ACK0) & (reg_controllable_BtoS_ACK1 | ~controllable_BtoS_ACK1) & (reg_controllable_BtoS_ACK2 | ~controllable_BtoS_ACK2) & (reg_controllable_BtoS_ACK3 | ~controllable_BtoS_ACK3) & (reg_controllable_BtoS_ACK4 | ~controllable_BtoS_ACK4) & (reg_controllable_BtoS_ACK5 | ~controllable_BtoS_ACK5) & (reg_controllable_BtoS_ACK6 | ~controllable_BtoS_ACK6) & (reg_controllable_BtoS_ACK7 | ~controllable_BtoS_ACK7) & (reg_controllable_BtoS_ACK8 | ~controllable_BtoS_ACK8) & (reg_controllable_BtoS_ACK9 | ~controllable_BtoS_ACK9) & (reg_controllable_BtoS_ACK10 | ~controllable_BtoS_ACK10) & (reg_controllable_BtoS_ACK11 | ~controllable_BtoS_ACK11)) | ~controllable_ENQ);

// G((RtoB_ACK0=1 * X(RtoB_ACK0=0)) -> X(DEQ=1));	#G10
assign sys_safe_err135 = ~(~(reg_i_RtoB_ACK0 & ~i_RtoB_ACK0) | controllable_DEQ);

// G((RtoB_ACK1=1 * X(RtoB_ACK1=0)) -> X(DEQ=1));	#G10
assign sys_safe_err136 = ~(~(reg_i_RtoB_ACK1 & ~i_RtoB_ACK1) | controllable_DEQ);

// G(((RtoB_ACK0=0 + X(RtoB_ACK0=1)) * (RtoB_ACK1=0 + X(RtoB_ACK1=1))) -> X(DEQ=0));	#G10
assign sys_safe_err137 = ~(~((~reg_i_RtoB_ACK0 | i_RtoB_ACK0) & (~reg_i_RtoB_ACK1 | i_RtoB_ACK1)) | ~controllable_DEQ);

// G((FULL=1 * DEQ=0) -> ENQ=0);	#G11
assign sys_safe_err138 = ~(~(i_FULL & ~controllable_DEQ) | ~controllable_ENQ);

// G(EMPTY=1 -> DEQ=0);	#G11
assign sys_safe_err139 = ~( i_nEMPTY | ~controllable_DEQ);

// collecting together the safety error bits:
assign sys_safe_err = sys_safe_err0 |
                      sys_safe_err1 |
                      sys_safe_err2 |
                      sys_safe_err3 |
                      sys_safe_err4 |
                      sys_safe_err5 |
                      sys_safe_err6 |
                      sys_safe_err7 |
                      sys_safe_err8 |
                      sys_safe_err9 |
                      sys_safe_err10 |
                      sys_safe_err11 |
                      sys_safe_err12 |
                      sys_safe_err13 |
                      sys_safe_err14 |
                      sys_safe_err15 |
                      sys_safe_err16 |
                      sys_safe_err17 |
                      sys_safe_err18 |
                      sys_safe_err19 |
                      sys_safe_err20 |
                      sys_safe_err21 |
                      sys_safe_err22 |
                      sys_safe_err23 |
                      sys_safe_err24 |
                      sys_safe_err25 |
                      sys_safe_err26 |
                      sys_safe_err27 |
                      sys_safe_err28 |
                      sys_safe_err29 |
                      sys_safe_err30 |
                      sys_safe_err31 |
                      sys_safe_err32 |
                      sys_safe_err33 |
                      sys_safe_err34 |
                      sys_safe_err35 |
                      sys_safe_err36 |
                      sys_safe_err37 |
                      sys_safe_err38 |
                      sys_safe_err39 |
                      sys_safe_err40 |
                      sys_safe_err41 |
                      sys_safe_err42 |
                      sys_safe_err43 |
                      sys_safe_err44 |
                      sys_safe_err45 |
                      sys_safe_err46 |
                      sys_safe_err47 |
                      sys_safe_err48 |
                      sys_safe_err49 |
                      sys_safe_err50 |
                      sys_safe_err51 |
                      sys_safe_err52 |
                      sys_safe_err53 |
                      sys_safe_err54 |
                      sys_safe_err55 |
                      sys_safe_err56 |
                      sys_safe_err57 |
                      sys_safe_err58 |
                      sys_safe_err59 |
                      sys_safe_err60 |
                      sys_safe_err61 |
                      sys_safe_err62 |
                      sys_safe_err63 |
                      sys_safe_err64 |
                      sys_safe_err65 |
                      sys_safe_err66 |
                      sys_safe_err67 |
                      sys_safe_err68 |
                      sys_safe_err69 |
                      sys_safe_err70 |
                      sys_safe_err71 |
                      sys_safe_err72 |
                      sys_safe_err73 |
                      sys_safe_err74 |
                      sys_safe_err75 |
                      sys_safe_err76 |
                      sys_safe_err77 |
                      sys_safe_err78 |
                      sys_safe_err79 |
                      sys_safe_err80 |
                      sys_safe_err81 |
                      sys_safe_err82 |
                      sys_safe_err83 |
                      sys_safe_err84 |
                      sys_safe_err85 |
                      sys_safe_err86 |
                      sys_safe_err87 |
                      sys_safe_err88 |
                      sys_safe_err89 |
                      sys_safe_err90 |
                      sys_safe_err91 |
                      sys_safe_err92 |
                      sys_safe_err93 |
                      sys_safe_err94 |
                      sys_safe_err95 |
                      sys_safe_err96 |
                      sys_safe_err97 |
                      sys_safe_err98 |
                      sys_safe_err99 |
                      sys_safe_err100 |
                      sys_safe_err101 |
                      sys_safe_err102 |
                      sys_safe_err103 |
                      sys_safe_err104 |
                      sys_safe_err105 |
                      sys_safe_err106 |
                      sys_safe_err107 |
                      sys_safe_err108 |
                      sys_safe_err109 |
                      sys_safe_err110 |
                      sys_safe_err111 |
                      sys_safe_err112 |
                      sys_safe_err113 |
                      sys_safe_err114 |
                      sys_safe_err115 |
                      sys_safe_err116 |
                      sys_safe_err117 |
                      sys_safe_err118 |
                      sys_safe_err119 |
                      sys_safe_err120 |
                      sys_safe_err121 |
                      sys_safe_err122 |
                      sys_safe_err123 |
                      sys_safe_err124 |
                      sys_safe_err125 |
                      sys_safe_err126 |
                      sys_safe_err127 |
                      sys_safe_err128 |
                      sys_safe_err129 |
                      sys_safe_err130 |
                      sys_safe_err131 |
                      sys_safe_err132 |
                      sys_safe_err133 |
                      sys_safe_err134 |
                      sys_safe_err135 |
                      sys_safe_err136 |
                      sys_safe_err137 |
                      sys_safe_err138 |
                      sys_safe_err139;

// =============================================================
//                          ENV_FAIRNESS:
// =============================================================
// G(F(BtoR_REQ0=1 <-> RtoB_ACK0=1));	#A2
assign env_fair0 = controllable_BtoR_REQ0 ^~ i_RtoB_ACK0;

// G(F(BtoR_REQ1=1 <-> RtoB_ACK1=1));	#A2
assign env_fair1 = controllable_BtoR_REQ1 ^~ i_RtoB_ACK1;

assign all_env_fair_fulfilled = (env_fair0done | env_fair0) &
                                (env_fair1done | env_fair1);

// =============================================================
//                          SYS_FAIRNESS:
// =============================================================
// G(F(StoB_REQ0=1 <-> BtoS_ACK0=1));	#G1+G2
assign sys_fair0 = i_StoB_REQ0 ^~ controllable_BtoS_ACK0;

// G(F(StoB_REQ1=1 <-> BtoS_ACK1=1));	#G1+G2
assign sys_fair1 = i_StoB_REQ1 ^~ controllable_BtoS_ACK1;

// G(F(StoB_REQ2=1 <-> BtoS_ACK2=1));	#G1+G2
assign sys_fair2 = i_StoB_REQ2 ^~ controllable_BtoS_ACK2;

// G(F(StoB_REQ3=1 <-> BtoS_ACK3=1));	#G1+G2
assign sys_fair3 = i_StoB_REQ3 ^~ controllable_BtoS_ACK3;

// G(F(StoB_REQ4=1 <-> BtoS_ACK4=1));	#G1+G2
assign sys_fair4 = i_StoB_REQ4 ^~ controllable_BtoS_ACK4;

// G(F(StoB_REQ5=1 <-> BtoS_ACK5=1));	#G1+G2
assign sys_fair5 = i_StoB_REQ5 ^~ controllable_BtoS_ACK5;

// G(F(StoB_REQ6=1 <-> BtoS_ACK6=1));	#G1+G2
assign sys_fair6 = i_StoB_REQ6 ^~ controllable_BtoS_ACK6;

// G(F(StoB_REQ7=1 <-> BtoS_ACK7=1));	#G1+G2
assign sys_fair7 = i_StoB_REQ7 ^~ controllable_BtoS_ACK7;

// G(F(StoB_REQ8=1 <-> BtoS_ACK8=1));	#G1+G2
assign sys_fair8 = i_StoB_REQ8 ^~ controllable_BtoS_ACK8;

// G(F(StoB_REQ9=1 <-> BtoS_ACK9=1));	#G1+G2
assign sys_fair9 = i_StoB_REQ9 ^~ controllable_BtoS_ACK9;

// G(F(StoB_REQ10=1 <-> BtoS_ACK10=1));	#G1+G2
assign sys_fair10 = i_StoB_REQ10 ^~ controllable_BtoS_ACK10;

// G(F(StoB_REQ11=1 <-> BtoS_ACK11=1));	#G1+G2
assign sys_fair11 = i_StoB_REQ11 ^~ controllable_BtoS_ACK11;

// G(F(stateG12=0));	#G12
assign sys_fair12 = ~reg_stateG12;

assign all_sys_fair_fulfilled = (sys_fair0done | sys_fair0) &
                                (sys_fair1done | sys_fair1) &
                                (sys_fair2done | sys_fair2) &
                                (sys_fair3done | sys_fair3) &
                                (sys_fair4done | sys_fair4) &
                                (sys_fair5done | sys_fair5) &
                                (sys_fair6done | sys_fair6) &
                                (sys_fair7done | sys_fair7) &
                                (sys_fair8done | sys_fair8) &
                                (sys_fair9done | sys_fair9) &
                                (sys_fair10done | sys_fair10) &
                                (sys_fair11done | sys_fair11) &
                                (sys_fair12done | sys_fair12);
assign fair_err = (fair_cnt >= 5'b11110);

assign progress_in_sys_fair = (~sys_fair0done & sys_fair0) |
                                (~sys_fair1done & sys_fair1) |
                                (~sys_fair2done & sys_fair2) |
                                (~sys_fair3done & sys_fair3) |
                                (~sys_fair4done & sys_fair4) |
                                (~sys_fair5done & sys_fair5) |
                                (~sys_fair6done & sys_fair6) |
                                (~sys_fair7done & sys_fair7) |
                                (~sys_fair8done & sys_fair8) |
                                (~sys_fair9done & sys_fair9) |
                                (~sys_fair10done & sys_fair10) |
                                (~sys_fair11done & sys_fair11) |
                                (~sys_fair12done & sys_fair12);
// computing the error output bit:
assign o_err = ~env_safe_err & ~env_safe_err_happened & (sys_safe_err | fair_err);
initial
 begin
  reg_i_StoB_REQ0 = 0;
  reg_controllable_BtoS_ACK0 = 0;
  reg_i_StoB_REQ1 = 0;
  reg_controllable_BtoS_ACK1 = 0;
  reg_i_StoB_REQ2 = 0;
  reg_controllable_BtoS_ACK2 = 0;
  reg_i_StoB_REQ3 = 0;
  reg_controllable_BtoS_ACK3 = 0;
  reg_i_StoB_REQ4 = 0;
  reg_controllable_BtoS_ACK4 = 0;
  reg_i_StoB_REQ5 = 0;
  reg_controllable_BtoS_ACK5 = 0;
  reg_i_StoB_REQ6 = 0;
  reg_controllable_BtoS_ACK6 = 0;
  reg_i_StoB_REQ7 = 0;
  reg_controllable_BtoS_ACK7 = 0;
  reg_i_StoB_REQ8 = 0;
  reg_controllable_BtoS_ACK8 = 0;
  reg_i_StoB_REQ9 = 0;
  reg_controllable_BtoS_ACK9 = 0;
  reg_i_StoB_REQ10 = 0;
  reg_controllable_BtoS_ACK10 = 0;
  reg_i_StoB_REQ11 = 0;
  reg_controllable_BtoS_ACK11 = 0;
  reg_i_RtoB_ACK0 = 0;
  reg_controllable_BtoR_REQ0 = 0;
  reg_i_RtoB_ACK1 = 0;
  reg_controllable_BtoR_REQ1 = 0;
  reg_i_FULL = 0;
  reg_i_nEMPTY = 0;
  reg_controllable_ENQ = 0;
  reg_controllable_DEQ = 0;
  reg_controllable_SLC0 = 0;
  reg_controllable_SLC1 = 0;
  reg_controllable_SLC2 = 0;
  reg_controllable_SLC3 = 0;
  reg_stateG7_0 = 0;
  reg_nstateG7_1 = 0;
  reg_stateG12 = 0;
  env_safe_err_happened = 0;
  env_fair0done = 0;
  env_fair1done = 0;
  sys_fair0done = 0;
  sys_fair1done = 0;
  sys_fair2done = 0;
  sys_fair3done = 0;
  sys_fair4done = 0;
  sys_fair5done = 0;
  sys_fair6done = 0;
  sys_fair7done = 0;
  sys_fair8done = 0;
  sys_fair9done = 0;
  sys_fair10done = 0;
  sys_fair11done = 0;
  sys_fair12done = 0;
  fair_cnt = 0;
 end


always @(posedge i_clk)
 begin
   // We remember if an environment error occurred:
   env_safe_err_happened = env_safe_err_happened | env_safe_err;

   // Updating the fairness counters: 
   if(all_sys_fair_fulfilled)
    begin
      env_fair0done = 0;
      env_fair1done = 0;
      sys_fair0done = 0;
      sys_fair1done = 0;
      sys_fair2done = 0;
      sys_fair3done = 0;
      sys_fair4done = 0;
      sys_fair5done = 0;
      sys_fair6done = 0;
      sys_fair7done = 0;
      sys_fair8done = 0;
      sys_fair9done = 0;
      sys_fair10done = 0;
      sys_fair11done = 0;
      sys_fair12done = 0;
      fair_cnt = 0;
    end
   else
    begin
      if(progress_in_sys_fair)
       begin
         env_fair0done = 0;
         env_fair1done = 0;
         fair_cnt = 0;
         sys_fair0done = sys_fair0done | sys_fair0;
         sys_fair1done = sys_fair1done | sys_fair1;
         sys_fair2done = sys_fair2done | sys_fair2;
         sys_fair3done = sys_fair3done | sys_fair3;
         sys_fair4done = sys_fair4done | sys_fair4;
         sys_fair5done = sys_fair5done | sys_fair5;
         sys_fair6done = sys_fair6done | sys_fair6;
         sys_fair7done = sys_fair7done | sys_fair7;
         sys_fair8done = sys_fair8done | sys_fair8;
         sys_fair9done = sys_fair9done | sys_fair9;
         sys_fair10done = sys_fair10done | sys_fair10;
         sys_fair11done = sys_fair11done | sys_fair11;
         sys_fair12done = sys_fair12done | sys_fair12;
       end
      else
       begin
         if(all_env_fair_fulfilled)
          begin
            env_fair0done = 0;
            env_fair1done = 0;
            fair_cnt = fair_cnt + 1;
          end
         else
          begin
            env_fair0done = env_fair0done | env_fair0;
            env_fair1done = env_fair1done | env_fair1;
          end
       end
    end

   // Updating the automata: 
   // Automaton G7: 
   if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b0;
    end
   else if(~reg_nstateG7_1 & reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b0;
    end
   else if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b1;
    end
   else if(~reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b1;
    end

   // Automaton G12: 
   if(~reg_stateG12 & reg_i_nEMPTY & ~reg_controllable_DEQ)
      reg_stateG12 = 1'b1;
   else if(reg_stateG12 & reg_controllable_DEQ)
      reg_stateG12 = 1'b0;

   // Latching the previous input:
   reg_i_StoB_REQ0 =  i_StoB_REQ0;
   reg_controllable_BtoS_ACK0 =  controllable_BtoS_ACK0;
   reg_i_StoB_REQ1 =  i_StoB_REQ1;
   reg_controllable_BtoS_ACK1 =  controllable_BtoS_ACK1;
   reg_i_StoB_REQ2 =  i_StoB_REQ2;
   reg_controllable_BtoS_ACK2 =  controllable_BtoS_ACK2;
   reg_i_StoB_REQ3 =  i_StoB_REQ3;
   reg_controllable_BtoS_ACK3 =  controllable_BtoS_ACK3;
   reg_i_StoB_REQ4 =  i_StoB_REQ4;
   reg_controllable_BtoS_ACK4 =  controllable_BtoS_ACK4;
   reg_i_StoB_REQ5 =  i_StoB_REQ5;
   reg_controllable_BtoS_ACK5 =  controllable_BtoS_ACK5;
   reg_i_StoB_REQ6 =  i_StoB_REQ6;
   reg_controllable_BtoS_ACK6 =  controllable_BtoS_ACK6;
   reg_i_StoB_REQ7 =  i_StoB_REQ7;
   reg_controllable_BtoS_ACK7 =  controllable_BtoS_ACK7;
   reg_i_StoB_REQ8 =  i_StoB_REQ8;
   reg_controllable_BtoS_ACK8 =  controllable_BtoS_ACK8;
   reg_i_StoB_REQ9 =  i_StoB_REQ9;
   reg_controllable_BtoS_ACK9 =  controllable_BtoS_ACK9;
   reg_i_StoB_REQ10 =  i_StoB_REQ10;
   reg_controllable_BtoS_ACK10 =  controllable_BtoS_ACK10;
   reg_i_StoB_REQ11 =  i_StoB_REQ11;
   reg_controllable_BtoS_ACK11 =  controllable_BtoS_ACK11;
   reg_i_RtoB_ACK0 =  i_RtoB_ACK0;
   reg_controllable_BtoR_REQ0 =  controllable_BtoR_REQ0;
   reg_i_RtoB_ACK1 =  i_RtoB_ACK1;
   reg_controllable_BtoR_REQ1 =  controllable_BtoR_REQ1;
   reg_i_FULL =  i_FULL;
   reg_i_nEMPTY =  i_nEMPTY;
   reg_controllable_ENQ =  controllable_ENQ;
   reg_controllable_DEQ =  controllable_DEQ;
   reg_controllable_SLC0 =  controllable_SLC0;
   reg_controllable_SLC1 =  controllable_SLC1;
   reg_controllable_SLC2 =  controllable_SLC2;
   reg_controllable_SLC3 =  controllable_SLC3;

 end
endmodule

-------------------------------
