#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0xaaab9c591d60 .scope module, "adder_subtractor_test" "adder_subtractor_test" 2 13;
 .timescale -9 -10;
v0xaaab9c5c6770_0 .var/s "A", 3 0;
v0xaaab9c5c6850_0 .var/s "B", 3 0;
v0xaaab9c5c6920_0 .net "Cout", 0 0, L_0xaaab9c5c9a10;  1 drivers
v0xaaab9c5c6a40_0 .var "Op", 0 0;
v0xaaab9c5c6ae0_0 .net "S_actual", 3 0, L_0xaaab9c5c9df0;  1 drivers
v0xaaab9c5c6bd0_0 .net "S_expected", 3 0, L_0xaaab9c5c6ef0;  1 drivers
v0xaaab9c5c6c70_0 .net/s *"_ivl_2", 3 0, L_0xaaab9c5c6ff0;  1 drivers
v0xaaab9c5c6d30_0 .net/s *"_ivl_4", 3 0, L_0xaaab9c5c7180;  1 drivers
v0xaaab9c5c6e10_0 .net *"_ivl_6", 3 0, L_0xaaab9c5c7220;  1 drivers
L_0xaaab9c5c6ef0 .part L_0xaaab9c5c7220, 0, 4;
L_0xaaab9c5c6ff0 .arith/sub 4, v0xaaab9c5c6770_0, v0xaaab9c5c6850_0;
L_0xaaab9c5c7180 .arith/sum 4, v0xaaab9c5c6770_0, v0xaaab9c5c6850_0;
L_0xaaab9c5c7220 .functor MUXZ 4, L_0xaaab9c5c7180, L_0xaaab9c5c6ff0, v0xaaab9c5c6a40_0, C4<>;
S_0xaaab9c591ef0 .scope module, "adder" "four_bit_adder_subtractor" 2 58, 3 11 0, S_0xaaab9c591d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Op";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0xaaab9c5c7090 .functor XOR 1, L_0xaaab9c5c7430, v0xaaab9c5c6a40_0, C4<0>, C4<0>;
L_0xaaab9c5c75b0 .functor XOR 1, L_0xaaab9c5c76b0, v0xaaab9c5c6a40_0, C4<0>, C4<0>;
L_0xaaab9c5c7750 .functor XOR 1, L_0xaaab9c5c77c0, v0xaaab9c5c6a40_0, C4<0>, C4<0>;
L_0xaaab9c5c7a20 .functor XOR 1, L_0xaaab9c5c7b10, v0xaaab9c5c6a40_0, C4<0>, C4<0>;
v0xaaab9c5c4d50_0 .net "A", 3 0, v0xaaab9c5c6770_0;  1 drivers
v0xaaab9c5c4e50_0 .net "B", 3 0, v0xaaab9c5c6850_0;  1 drivers
v0xaaab9c5c4f30_0 .net "B_XOR", 3 0, L_0xaaab9c5c7860;  1 drivers
v0xaaab9c5c4ff0_0 .net "C1", 0 0, L_0xaaab9c5c8150;  1 drivers
v0xaaab9c5c5090_0 .net "C2", 0 0, L_0xaaab9c5c8a10;  1 drivers
v0xaaab9c5c51d0_0 .net "C3", 0 0, L_0xaaab9c5c9210;  1 drivers
v0xaaab9c5c52c0_0 .net "Cout", 0 0, L_0xaaab9c5c9a10;  alias, 1 drivers
v0xaaab9c5c5360_0 .net "Op", 0 0, v0xaaab9c5c6a40_0;  1 drivers
v0xaaab9c5c5400_0 .net "S", 3 0, L_0xaaab9c5c9df0;  alias, 1 drivers
v0xaaab9c5c5570_0 .net *"_ivl_1", 0 0, L_0xaaab9c5c7090;  1 drivers
v0xaaab9c5c5650_0 .net *"_ivl_11", 0 0, L_0xaaab9c5c7750;  1 drivers
v0xaaab9c5c5730_0 .net *"_ivl_14", 0 0, L_0xaaab9c5c77c0;  1 drivers
v0xaaab9c5c5810_0 .net *"_ivl_16", 0 0, L_0xaaab9c5c7a20;  1 drivers
v0xaaab9c5c58f0_0 .net *"_ivl_20", 0 0, L_0xaaab9c5c7b10;  1 drivers
v0xaaab9c5c59d0_0 .net *"_ivl_4", 0 0, L_0xaaab9c5c7430;  1 drivers
v0xaaab9c5c5ab0_0 .net *"_ivl_6", 0 0, L_0xaaab9c5c75b0;  1 drivers
v0xaaab9c5c5b90_0 .net *"_ivl_9", 0 0, L_0xaaab9c5c76b0;  1 drivers
L_0xaaab9c5c7430 .part v0xaaab9c5c6850_0, 0, 1;
L_0xaaab9c5c76b0 .part v0xaaab9c5c6850_0, 1, 1;
L_0xaaab9c5c77c0 .part v0xaaab9c5c6850_0, 2, 1;
L_0xaaab9c5c7860 .concat8 [ 1 1 1 1], L_0xaaab9c5c7090, L_0xaaab9c5c75b0, L_0xaaab9c5c7750, L_0xaaab9c5c7a20;
L_0xaaab9c5c7b10 .part v0xaaab9c5c6850_0, 3, 1;
L_0xaaab9c5c8260 .part v0xaaab9c5c6770_0, 0, 1;
L_0xaaab9c5c8460 .part L_0xaaab9c5c7860, 0, 1;
L_0xaaab9c5c8b20 .part v0xaaab9c5c6770_0, 1, 1;
L_0xaaab9c5c8ca0 .part L_0xaaab9c5c7860, 1, 1;
L_0xaaab9c5c9320 .part v0xaaab9c5c6770_0, 2, 1;
L_0xaaab9c5c94b0 .part L_0xaaab9c5c7860, 2, 1;
L_0xaaab9c5c9b20 .part v0xaaab9c5c6770_0, 3, 1;
L_0xaaab9c5c9cc0 .part L_0xaaab9c5c7860, 3, 1;
L_0xaaab9c5c9df0 .concat8 [ 1 1 1 1], L_0xaaab9c5c7c70, L_0xaaab9c5c8690, L_0xaaab9c5c8e40, L_0xaaab9c5c96e0;
S_0xaaab9c590130 .scope module, "FA1" "full_adder_nodelay" 3 37, 4 6 0, S_0xaaab9c591ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0xaaab9c5c7c00 .functor XOR 1, L_0xaaab9c5c8260, L_0xaaab9c5c8460, C4<0>, C4<0>;
L_0xfffee8000018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaab9c5c7c70 .functor XOR 1, L_0xaaab9c5c7c00, L_0xfffee8000018, C4<0>, C4<0>;
L_0xaaab9c5c7d60 .functor AND 1, L_0xaaab9c5c8260, L_0xaaab9c5c8460, C4<1>, C4<1>;
L_0xaaab9c5c7ea0 .functor AND 1, L_0xaaab9c5c8260, L_0xfffee8000018, C4<1>, C4<1>;
L_0xaaab9c5c7f90 .functor OR 1, L_0xaaab9c5c7d60, L_0xaaab9c5c7ea0, C4<0>, C4<0>;
L_0xaaab9c5c80a0 .functor AND 1, L_0xaaab9c5c8460, L_0xfffee8000018, C4<1>, C4<1>;
L_0xaaab9c5c8150 .functor OR 1, L_0xaaab9c5c7f90, L_0xaaab9c5c80a0, C4<0>, C4<0>;
v0xaaab9c5a11f0_0 .net "A", 0 0, L_0xaaab9c5c8260;  1 drivers
v0xaaab9c58fba0_0 .net "B", 0 0, L_0xaaab9c5c8460;  1 drivers
v0xaaab9c58d370_0 .net "Cin", 0 0, L_0xfffee8000018;  1 drivers
v0xaaab9c58ab10_0 .net "Cout", 0 0, L_0xaaab9c5c8150;  alias, 1 drivers
v0xaaab9c5c2690_0 .net "S", 0 0, L_0xaaab9c5c7c70;  1 drivers
v0xaaab9c5c27a0_0 .net *"_ivl_0", 0 0, L_0xaaab9c5c7c00;  1 drivers
v0xaaab9c5c2880_0 .net *"_ivl_10", 0 0, L_0xaaab9c5c80a0;  1 drivers
v0xaaab9c5c2960_0 .net *"_ivl_4", 0 0, L_0xaaab9c5c7d60;  1 drivers
v0xaaab9c5c2a40_0 .net *"_ivl_6", 0 0, L_0xaaab9c5c7ea0;  1 drivers
v0xaaab9c5c2b20_0 .net *"_ivl_8", 0 0, L_0xaaab9c5c7f90;  1 drivers
S_0xaaab9c5c2ca0 .scope module, "FA2" "full_adder_nodelay" 3 38, 4 6 0, S_0xaaab9c591ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0xaaab9c5c8620 .functor XOR 1, L_0xaaab9c5c8b20, L_0xaaab9c5c8ca0, C4<0>, C4<0>;
L_0xaaab9c5c8690 .functor XOR 1, L_0xaaab9c5c8620, L_0xaaab9c5c8150, C4<0>, C4<0>;
L_0xaaab9c5c8790 .functor AND 1, L_0xaaab9c5c8b20, L_0xaaab9c5c8ca0, C4<1>, C4<1>;
L_0xaaab9c5c8800 .functor AND 1, L_0xaaab9c5c8b20, L_0xaaab9c5c8150, C4<1>, C4<1>;
L_0xaaab9c5c88a0 .functor OR 1, L_0xaaab9c5c8790, L_0xaaab9c5c8800, C4<0>, C4<0>;
L_0xaaab9c5c8960 .functor AND 1, L_0xaaab9c5c8ca0, L_0xaaab9c5c8150, C4<1>, C4<1>;
L_0xaaab9c5c8a10 .functor OR 1, L_0xaaab9c5c88a0, L_0xaaab9c5c8960, C4<0>, C4<0>;
v0xaaab9c5c2e50_0 .net "A", 0 0, L_0xaaab9c5c8b20;  1 drivers
v0xaaab9c5c2f10_0 .net "B", 0 0, L_0xaaab9c5c8ca0;  1 drivers
v0xaaab9c5c2fd0_0 .net "Cin", 0 0, L_0xaaab9c5c8150;  alias, 1 drivers
v0xaaab9c5c3070_0 .net "Cout", 0 0, L_0xaaab9c5c8a10;  alias, 1 drivers
v0xaaab9c5c3110_0 .net "S", 0 0, L_0xaaab9c5c8690;  1 drivers
v0xaaab9c5c3200_0 .net *"_ivl_0", 0 0, L_0xaaab9c5c8620;  1 drivers
v0xaaab9c5c32e0_0 .net *"_ivl_10", 0 0, L_0xaaab9c5c8960;  1 drivers
v0xaaab9c5c33c0_0 .net *"_ivl_4", 0 0, L_0xaaab9c5c8790;  1 drivers
v0xaaab9c5c34a0_0 .net *"_ivl_6", 0 0, L_0xaaab9c5c8800;  1 drivers
v0xaaab9c5c3580_0 .net *"_ivl_8", 0 0, L_0xaaab9c5c88a0;  1 drivers
S_0xaaab9c5c3700 .scope module, "FA3" "full_adder_nodelay" 3 39, 4 6 0, S_0xaaab9c591ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0xaaab9c5c8dd0 .functor XOR 1, L_0xaaab9c5c9320, L_0xaaab9c5c94b0, C4<0>, C4<0>;
L_0xaaab9c5c8e40 .functor XOR 1, L_0xaaab9c5c8dd0, L_0xaaab9c5c8a10, C4<0>, C4<0>;
L_0xaaab9c5c8f40 .functor AND 1, L_0xaaab9c5c9320, L_0xaaab9c5c94b0, C4<1>, C4<1>;
L_0xaaab9c5c8fb0 .functor AND 1, L_0xaaab9c5c9320, L_0xaaab9c5c8a10, C4<1>, C4<1>;
L_0xaaab9c5c9050 .functor OR 1, L_0xaaab9c5c8f40, L_0xaaab9c5c8fb0, C4<0>, C4<0>;
L_0xaaab9c5c9160 .functor AND 1, L_0xaaab9c5c94b0, L_0xaaab9c5c8a10, C4<1>, C4<1>;
L_0xaaab9c5c9210 .functor OR 1, L_0xaaab9c5c9050, L_0xaaab9c5c9160, C4<0>, C4<0>;
v0xaaab9c5c3890_0 .net "A", 0 0, L_0xaaab9c5c9320;  1 drivers
v0xaaab9c5c3950_0 .net "B", 0 0, L_0xaaab9c5c94b0;  1 drivers
v0xaaab9c5c3a10_0 .net "Cin", 0 0, L_0xaaab9c5c8a10;  alias, 1 drivers
v0xaaab9c5c3ae0_0 .net "Cout", 0 0, L_0xaaab9c5c9210;  alias, 1 drivers
v0xaaab9c5c3b80_0 .net "S", 0 0, L_0xaaab9c5c8e40;  1 drivers
v0xaaab9c5c3c70_0 .net *"_ivl_0", 0 0, L_0xaaab9c5c8dd0;  1 drivers
v0xaaab9c5c3d50_0 .net *"_ivl_10", 0 0, L_0xaaab9c5c9160;  1 drivers
v0xaaab9c5c3e30_0 .net *"_ivl_4", 0 0, L_0xaaab9c5c8f40;  1 drivers
v0xaaab9c5c3f10_0 .net *"_ivl_6", 0 0, L_0xaaab9c5c8fb0;  1 drivers
v0xaaab9c5c4080_0 .net *"_ivl_8", 0 0, L_0xaaab9c5c9050;  1 drivers
S_0xaaab9c5c4200 .scope module, "FA4" "full_adder_nodelay" 3 40, 4 6 0, S_0xaaab9c591ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0xaaab9c5c9670 .functor XOR 1, L_0xaaab9c5c9b20, L_0xaaab9c5c9cc0, C4<0>, C4<0>;
L_0xaaab9c5c96e0 .functor XOR 1, L_0xaaab9c5c9670, L_0xaaab9c5c9210, C4<0>, C4<0>;
L_0xaaab9c5c97e0 .functor AND 1, L_0xaaab9c5c9b20, L_0xaaab9c5c9cc0, C4<1>, C4<1>;
L_0xaaab9c5c9850 .functor AND 1, L_0xaaab9c5c9b20, L_0xaaab9c5c9210, C4<1>, C4<1>;
L_0xaaab9c5c98f0 .functor OR 1, L_0xaaab9c5c97e0, L_0xaaab9c5c9850, C4<0>, C4<0>;
L_0xaaab9c5c9960 .functor AND 1, L_0xaaab9c5c9cc0, L_0xaaab9c5c9210, C4<1>, C4<1>;
L_0xaaab9c5c9a10 .functor OR 1, L_0xaaab9c5c98f0, L_0xaaab9c5c9960, C4<0>, C4<0>;
v0xaaab9c5c4390_0 .net "A", 0 0, L_0xaaab9c5c9b20;  1 drivers
v0xaaab9c5c4470_0 .net "B", 0 0, L_0xaaab9c5c9cc0;  1 drivers
v0xaaab9c5c4530_0 .net "Cin", 0 0, L_0xaaab9c5c9210;  alias, 1 drivers
v0xaaab9c5c4630_0 .net "Cout", 0 0, L_0xaaab9c5c9a10;  alias, 1 drivers
v0xaaab9c5c46d0_0 .net "S", 0 0, L_0xaaab9c5c96e0;  1 drivers
v0xaaab9c5c47c0_0 .net *"_ivl_0", 0 0, L_0xaaab9c5c9670;  1 drivers
v0xaaab9c5c48a0_0 .net *"_ivl_10", 0 0, L_0xaaab9c5c9960;  1 drivers
v0xaaab9c5c4980_0 .net *"_ivl_4", 0 0, L_0xaaab9c5c97e0;  1 drivers
v0xaaab9c5c4a60_0 .net *"_ivl_6", 0 0, L_0xaaab9c5c9850;  1 drivers
v0xaaab9c5c4bd0_0 .net *"_ivl_8", 0 0, L_0xaaab9c5c98f0;  1 drivers
S_0xaaab9c5c5d10 .scope task, "check" "check" 2 33, 2 33 0, S_0xaaab9c591d60;
 .timescale -9 -10;
v0xaaab9c5c5ec0_0 .var/s "a", 3 0;
v0xaaab9c5c5fa0_0 .var/s "actual", 3 0;
v0xaaab9c5c6080_0 .var/s "b", 3 0;
v0xaaab9c5c6140_0 .var/s "expected", 3 0;
v0xaaab9c5c6220_0 .var "op", 0 0;
TD_adder_subtractor_test.check ;
    %load/vec4 v0xaaab9c5c6140_0;
    %load/vec4 v0xaaab9c5c5fa0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %load/vec4 v0xaaab9c5c6220_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1937072756, 0, 32; draw_string_vec4
    %pushi/vec4 1918985076, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 6909543, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6382692, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 6909543, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call 2 40 "$display", "When %s %d and %d, got %d, but expected %d", S<0,vec4,u88>, v0xaaab9c5c5ec0_0, v0xaaab9c5c6080_0, v0xaaab9c5c5fa0_0, v0xaaab9c5c6140_0 {1 0 0};
T_0.0 ;
    %end;
S_0xaaab9c5c6330 .scope task, "test" "test" 2 44, 2 44 0, S_0xaaab9c591d60;
 .timescale -9 -10;
v0xaaab9c5c6510_0 .var/s "a", 3 0;
v0xaaab9c5c65f0_0 .var/s "b", 3 0;
v0xaaab9c5c66d0_0 .var "op", 0 0;
TD_adder_subtractor_test.test ;
    %delay 200, 0;
    %load/vec4 v0xaaab9c5c6510_0;
    %store/vec4 v0xaaab9c5c6770_0, 0, 4;
    %load/vec4 v0xaaab9c5c65f0_0;
    %store/vec4 v0xaaab9c5c6850_0, 0, 4;
    %load/vec4 v0xaaab9c5c66d0_0;
    %store/vec4 v0xaaab9c5c6a40_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0xaaab9c5c66d0_0;
    %store/vec4 v0xaaab9c5c6220_0, 0, 1;
    %load/vec4 v0xaaab9c5c6510_0;
    %store/vec4 v0xaaab9c5c5ec0_0, 0, 4;
    %load/vec4 v0xaaab9c5c65f0_0;
    %store/vec4 v0xaaab9c5c6080_0, 0, 4;
    %load/vec4 v0xaaab9c5c6ae0_0;
    %store/vec4 v0xaaab9c5c5fa0_0, 0, 4;
    %load/vec4 v0xaaab9c5c6bd0_0;
    %store/vec4 v0xaaab9c5c6140_0, 0, 4;
    %fork TD_adder_subtractor_test.check, S_0xaaab9c5c5d10;
    %join;
    %end;
    .scope S_0xaaab9c591d60;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab9c5c6770_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab9c5c6850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab9c5c6a40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xaaab9c591d60;
T_3 ;
    %vpi_call 2 65 "$dumpfile", "adder_subtractor_test.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaab9c591d60 {0 0 0};
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab9c5c66d0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xaaab9c5c6510_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab9c5c65f0_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0xaaab9c5c6330;
    %join;
    %delay 200, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder_subtractor_test.v";
    "./four_bit_adder_subtractor.v";
    "./full_adder_nodelay.v";
