<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
				<table width="600" cellpadding="10">
			<tr>
				<td width="350"><font size="3">Verilog has a mechanism for globally referencing nets, registers, events, tasks, and functions called the cross-module reference, or <a href="javascript:parent.goGlossHash('#xmr')"><font color="#B22222">XMR</font></a>. This is in marked contrast to VHDL, which rejected the concept.
						<p>Cross-module references, or hierarchical references as they are sometimes called, can take several different forms:</p>
						<p></p>
						<ul>
							<li>References to a Different Scope within a Module
							<li>References between Modules
							<li>Downward Reference
							<li><a href="javascript:parent.goGlossHash('#upref')"><font color="#B22222">Upward Reference</font></a>
						</ul>
					</font></td>
				<td width="250"><img src="images/v0603g1.gif" height="202" width="245"></td>
			</tr>
		</table>
		</FONT>
	</body>

</html>