// Seed: 2054675810
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6
    , id_20,
    output tri0 id_7,
    output tri id_8,
    input tri id_9,
    output tri0 id_10,
    input tri1 id_11,
    output wand id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    input wand id_17,
    output uwire id_18
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output logic id_2,
    output tri0  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri0  id_6
);
  reg id_8;
  initial begin
    if ((id_0)) begin
      id_2 <= id_8;
    end
  end
  always_ff @(1 or 1'b0) id_3 = id_0;
  module_0(
      id_5,
      id_0,
      id_4,
      id_0,
      id_6,
      id_4,
      id_1,
      id_5,
      id_3,
      id_0,
      id_3,
      id_0,
      id_5,
      id_6,
      id_1,
      id_6,
      id_0,
      id_1,
      id_3
  );
endmodule
