# I-riscv-core-implementation-using-Verilog
this project aims to implement simple version of riscv processor testing integeration capabilities it is considred as a single cycle processor and the hirarichy exists in the arch.png file in the project 
you can download the project and excute run.bat on your windows command prompt to see the simulation results also there is run.do file to report the testbench output and organising the project output files in folders.
