Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3590
design__instance__area,53653.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.005604806821793318
power__switching__total,0.00383309880271554
power__leakage__total,9.585447742210818E-7
power__total,0.009438863955438137
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26992531196435204
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2726834668580099
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10714873735997173
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.363008966494467
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107149
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.575537
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.30154443684435084
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3094359023265723
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6074950714422985
timing__setup__ws__corner:nom_slow_1p08V_125C,12.415555157602268
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.607495
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.911505
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28070360719242465
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2856945039184768
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28959724327174297
timing__setup__ws__corner:nom_typ_1p20V_25C,13.630239545057236
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.289597
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.948719
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26992531196435204
clock__skew__worst_setup,0.2726834668580099
timing__hold__ws,0.10714873735997173
timing__setup__ws,12.415555157602268
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107149
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.911505
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3590
design__instance__area__stdcell,53653.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.892602
design__instance__utilization__stdcell,0.892602
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,12
design__instance__area__class:buffer,108.864
design__instance__count__class:inverter,94
design__instance__area__class:inverter,526.176
design__instance__count__class:sequential_cell,366
design__instance__area__class:sequential_cell,17265.8
design__instance__count__class:multi_input_combinational_cell,2469
design__instance__area__class:multi_input_combinational_cell,26519.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,558
design__instance__area__class:timing_repair_buffer,8451.48
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,88708.3
design__violations,0
design__instance__count__class:clock_buffer,65
design__instance__area__class:clock_buffer,589.68
design__instance__count__class:clock_inverter,18
design__instance__area__class:clock_inverter,148.781
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,415
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,8
design__instance__count__class:antenna_cell,8
design__instance__area__class:antenna_cell,43.5456
route__net,3944
route__net__special,2
route__drc_errors__iter:0,1557
route__wirelength__iter:0,96829
route__drc_errors__iter:1,895
route__wirelength__iter:1,95959
route__drc_errors__iter:2,866
route__wirelength__iter:2,95678
route__drc_errors__iter:3,139
route__wirelength__iter:3,95227
route__drc_errors__iter:4,14
route__wirelength__iter:4,95210
route__drc_errors__iter:5,1
route__wirelength__iter:5,95202
route__drc_errors__iter:6,0
route__wirelength__iter:6,95200
route__drc_errors,0
route__wirelength,95200
route__vias,22306
route__vias__singlecut,22306
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,531.775
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,389
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,389
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,389
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,389
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19983
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000169548
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000188178
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000058961
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000188178
design_powergrid__voltage__worst,0.000188178
design_powergrid__voltage__worst__net:VPWR,1.19983
design_powergrid__drop__worst,0.000188178
design_powergrid__drop__worst__net:VPWR,0.000169548
design_powergrid__voltage__worst__net:VGND,0.000188178
design_powergrid__drop__worst__net:VGND,0.000188178
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000059599999999999998573536885704271526265074498951435089111328125
ir__drop__worst,0.0001700000000000000122124532708767219446599483489990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
