# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --top-module asic_wrapper -I/home2/aoc2025/e24102064/final/rtl --Mdir hardware /home2/aoc2025/e24102064/final/rtl/asic_wrapper.sv"
S      1063 23206667  1749797052   955266892  1749797052   955266892 "/home2/aoc2025/e24102064/final/rtl/Adder_tree.sv"
S      3726 23206668  1749797594   163495042  1749797594   163495042 "/home2/aoc2025/e24102064/final/rtl/Controller.sv"
S       708 23206671  1749814816   677451707  1749814816   677451707 "/home2/aoc2025/e24102064/final/rtl/PE.v"
S      3916 23206672  1749797353   879013333  1749797353   879013333 "/home2/aoc2025/e24102064/final/rtl/PE_array.sv"
S      3933 23206658  1749805116   816882620  1749805116   816882620 "/home2/aoc2025/e24102064/final/rtl/PE_block.sv"
S      1532 23206659  1749798646   784929206  1749798646   784929206 "/home2/aoc2025/e24102064/final/rtl/PPU.sv"
S      5928 23206666  1749802315   189620806  1749802315   189620806 "/home2/aoc2025/e24102064/final/rtl/Top.sv"
S     10533 23202930  1749910247   875083131  1749910247   875083131 "/home2/aoc2025/e24102064/final/rtl/asic_wrapper.sv"
S       694 23206661  1749797076   840523168  1749797076   840523168 "/home2/aoc2025/e24102064/final/rtl/sram_bias.sv"
S       946 23206662  1749797080   252702530  1749797080   252702530 "/home2/aoc2025/e24102064/final/rtl/sram_ifmap.sv"
S       662 23206663  1749797082   604826153  1749797082   604826153 "/home2/aoc2025/e24102064/final/rtl/sram_ofmap.sv"
S      3355 23206664  1749797086   273018924  1749797086   273018924 "/home2/aoc2025/e24102064/final/rtl/sram_weight.sv"
S  15495320   534212  1741942563   454306717  1741942563   454306717 "/opt/verilator-5.034/bin/verilator_bin"
S      5345   534282  1741942563   622315088  1741942563   622315088 "/opt/verilator-5.034/share/verilator/include/verilated_std.sv"
S      2787   534264  1741942563   622315088  1741942563   622315088 "/opt/verilator-5.034/share/verilator/include/verilated_std_waiver.vlt"
T      6291 108070666  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper.cpp"
T      5528 108070665  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper.h"
T      1861 108070680  1749967663   982069076  1749967663   982069076 "hardware/Vasic_wrapper.mk"
T      8237 108070669  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper_PE_block.h"
T    348775 108070678  1749967663   982069076  1749967663   982069076 "hardware/Vasic_wrapper_PE_block__DepSet_ha6d3f5b7__0.cpp"
T    129263 108070677  1749967663   978068881  1749967663   978068881 "hardware/Vasic_wrapper_PE_block__DepSet_ha6d3f5b7__0__Slow.cpp"
T      9265 108070676  1749967663   974068686  1749967663   974068686 "hardware/Vasic_wrapper_PE_block__DepSet_heb0e8aea__0__Slow.cpp"
T       728 108070675  1749967663   974068686  1749967663   974068686 "hardware/Vasic_wrapper_PE_block__Slow.cpp"
T      5380 108070663  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper__Syms.cpp"
T      2157 108070664  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper__Syms.h"
T     10264 108070668  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper___024root.h"
T     17998 108070674  1749967663   974068686  1749967663   974068686 "hardware/Vasic_wrapper___024root__DepSet_h96dbd89d__0.cpp"
T     18534 108070672  1749967663   970068491  1749967663   970068491 "hardware/Vasic_wrapper___024root__DepSet_h96dbd89d__0__Slow.cpp"
T    444711 108070673  1749967663   974068686  1749967663   974068686 "hardware/Vasic_wrapper___024root__DepSet_hc7f50bc6__0.cpp"
T    362260 108070671  1749967663   966068297  1749967663   966068297 "hardware/Vasic_wrapper___024root__DepSet_hc7f50bc6__0__Slow.cpp"
T       737 108070670  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper___024root__Slow.cpp"
T       791 108070667  1749967663   962068102  1749967663   962068102 "hardware/Vasic_wrapper__pch.h"
T      1594 108070681  1749967663   982069076  1749967663   982069076 "hardware/Vasic_wrapper__ver.d"
T         0        0  1749967663   982069076  1749967663   982069076 "hardware/Vasic_wrapper__verFiles.dat"
T      1878 108070679  1749967663   982069076  1749967663   982069076 "hardware/Vasic_wrapper_classes.mk"
