INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sim_1/new/test_for_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tfm
