<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: assign-deassign statements test
should_fail: 0
tags: 10.6.1
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-10
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-10/10.6.1--assign-deassign.sv.html" target="file-frame">tests/chapter-10/10.6.1--assign-deassign.sv</a>
time_elapsed: 0.093s
ram usage: 11632 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-10/10.6.1--assign-deassign.sv.html#l-19" target="file-frame">tests/chapter-10/10.6.1--assign-deassign.sv:19</a>: Unsupported: Verilog 1995 deassign
  deassign q;
  ^~~~~~~~
%Error: Exiting due to 1 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>