\doxysection{FSMC\+\_\+\+PCCARDInit\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}


FSMC PCCARD Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}{FSMC\+\_\+\+Waitfeature}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}{FSMC\+\_\+\+TCLRSetup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}{FSMC\+\_\+\+TARSetup\+Time}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a87cb99ebe9b5ed570c6467abc9c2ef6d}{FSMC\+\_\+\+Common\+Space\+Timing\+Struct}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aee510f2e6e6ef18e7f5eedfed702f697}{FSMC\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_abd9b9e8d7623829a40e5255b0949a3a1}{FSMC\+\_\+\+IOSpace\+Timing\+Struct}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FSMC PCCARD Init structure definition. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aee510f2e6e6ef18e7f5eedfed702f697}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aee510f2e6e6ef18e7f5eedfed702f697} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}}
\index{FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_AttributeSpaceTimingStruct}{FSMC\_AttributeSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}}\texorpdfstring{$\ast$}{*} FSMC\+\_\+\+PCCARDInit\+Type\+Def\+::\+FSMC\+\_\+\+Attribute\+Space\+Timing\+Struct}

FSMC Attribute Space Timing \Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a87cb99ebe9b5ed570c6467abc9c2ef6d}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a87cb99ebe9b5ed570c6467abc9c2ef6d} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}}
\index{FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_CommonSpaceTimingStruct}{FSMC\_CommonSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}}\texorpdfstring{$\ast$}{*} FSMC\+\_\+\+PCCARDInit\+Type\+Def\+::\+FSMC\+\_\+\+Common\+Space\+Timing\+Struct}

FSMC Common Space Timing \Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_abd9b9e8d7623829a40e5255b0949a3a1}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_abd9b9e8d7623829a40e5255b0949a3a1} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_IOSpaceTimingStruct@{FSMC\_IOSpaceTimingStruct}}
\index{FSMC\_IOSpaceTimingStruct@{FSMC\_IOSpaceTimingStruct}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_IOSpaceTimingStruct}{FSMC\_IOSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}}\texorpdfstring{$\ast$}{*} FSMC\+\_\+\+PCCARDInit\+Type\+Def\+::\+FSMC\+\_\+\+IOSpace\+Timing\+Struct}

FSMC IO Space Timing \Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_TARSetupTime@{FSMC\_TARSetupTime}}
\index{FSMC\_TARSetupTime@{FSMC\_TARSetupTime}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_TARSetupTime}{FSMC\_TARSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+PCCARDInit\+Type\+Def\+::\+FSMC\+\_\+\+TARSetup\+Time}

Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between 0x0 and 0x\+FF \Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}}
\index{FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_TCLRSetupTime}{FSMC\_TCLRSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+PCCARDInit\+Type\+Def\+::\+FSMC\+\_\+\+TCLRSetup\+Time}

Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between 0 and 0x\+FF. \Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_Waitfeature@{FSMC\_Waitfeature}}
\index{FSMC\_Waitfeature@{FSMC\_Waitfeature}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_Waitfeature}{FSMC\_Waitfeature}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+PCCARDInit\+Type\+Def\+::\+FSMC\+\_\+\+Waitfeature}

Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \doxylink{group___f_s_m_c___wait__feature}{FSMC\+\_\+\+Wait\+\_\+feature} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/22-\/\+DMA-\/\+Mto\+M/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}}\end{DoxyCompactItemize}
