

================================================================
== Vivado HLS Report for 'demodulationFM'
================================================================
* Date:           Mon May  4 11:44:35 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DemodulationFM
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.525 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100083|   100083| 1.053 ms | 1.053 ms |  100083|  100083|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- HConvH  |   100081|   100081|        83|          1|          1|  100000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 83


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 1, D = 83, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 85 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 2 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%hwin_I_V_1_0100 = alloca i18"   --->   Operation 86 'alloca' 'hwin_I_V_1_0100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%hwin_I_1_V = alloca i18"   --->   Operation 87 'alloca' 'hwin_I_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%hwin_I_2_V = alloca i18"   --->   Operation 88 'alloca' 'hwin_I_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%hwin_I_3_V = alloca i18"   --->   Operation 89 'alloca' 'hwin_I_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%hwin_I_4_V = alloca i18"   --->   Operation 90 'alloca' 'hwin_I_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%hwin_I_5_V = alloca i18"   --->   Operation 91 'alloca' 'hwin_I_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%hwin_I_6_V = alloca i18"   --->   Operation 92 'alloca' 'hwin_I_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%hwin_I_7_V = alloca i18"   --->   Operation 93 'alloca' 'hwin_I_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%hwin_I_8_V = alloca i18"   --->   Operation 94 'alloca' 'hwin_I_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%hwin_I_9_V = alloca i18"   --->   Operation 95 'alloca' 'hwin_I_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%hwin_I_10_V = alloca i18"   --->   Operation 96 'alloca' 'hwin_I_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%hwin_I_11_V = alloca i18"   --->   Operation 97 'alloca' 'hwin_I_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%hwin_I_12_V = alloca i18"   --->   Operation 98 'alloca' 'hwin_I_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%hwin_I_13_V = alloca i18"   --->   Operation 99 'alloca' 'hwin_I_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%hwin_I_14_V = alloca i18"   --->   Operation 100 'alloca' 'hwin_I_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%hwin_I_15_V = alloca i18"   --->   Operation 101 'alloca' 'hwin_I_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%hwin_I_16_V = alloca i18"   --->   Operation 102 'alloca' 'hwin_I_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%hwin_I_17_V = alloca i18"   --->   Operation 103 'alloca' 'hwin_I_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%hwin_I_18_V = alloca i18"   --->   Operation 104 'alloca' 'hwin_I_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%hwin_I_19_V = alloca i18"   --->   Operation 105 'alloca' 'hwin_I_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%hwin_I_20_V = alloca i18"   --->   Operation 106 'alloca' 'hwin_I_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%hwin_I_21_V = alloca i18"   --->   Operation 107 'alloca' 'hwin_I_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%hwin_I_22_V = alloca i18"   --->   Operation 108 'alloca' 'hwin_I_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%hwin_I_23_V = alloca i18"   --->   Operation 109 'alloca' 'hwin_I_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%hwin_I_24_V = alloca i18"   --->   Operation 110 'alloca' 'hwin_I_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%hwin_I_25_V = alloca i18"   --->   Operation 111 'alloca' 'hwin_I_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%hwin_I_26_V = alloca i18"   --->   Operation 112 'alloca' 'hwin_I_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%hwin_I_27_V = alloca i18"   --->   Operation 113 'alloca' 'hwin_I_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%hwin_I_28_V = alloca i18"   --->   Operation 114 'alloca' 'hwin_I_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%hwin_I_29_V = alloca i18"   --->   Operation 115 'alloca' 'hwin_I_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i18"   --->   Operation 116 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i18"   --->   Operation 117 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_demod_d_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47, [1 x i8]* @p_str48)"   --->   Operation 118 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_Q_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str39, [1 x i8]* @p_str40, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str41, [1 x i8]* @p_str42)"   --->   Operation 119 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str31, i32 0, i32 0, [1 x i8]* @p_str32, [1 x i8]* @p_str33, [1 x i8]* @p_str34, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str35, [1 x i8]* @p_str36)"   --->   Operation 120 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_I_V_V), !map !118"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_Q_V_V), !map !124"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_demod_d_V_V), !map !128"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !132"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @demodulationFM_str) nounwind"   --->   Operation 125 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.06ns)   --->   "store i18 0, i18* %p_Val2_1" [demodulation_FM.cpp:176]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 127 [1/1] (1.06ns)   --->   "store i18 0, i18* %p_Val2_s" [demodulation_FM.cpp:176]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 128 [1/1] (1.06ns)   --->   "br label %0" [demodulation_FM.cpp:176]   --->   Operation 128 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 7.80>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%value_V_3 = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %add_ln176, %HConvH_end ]" [demodulation_FM.cpp:178]   --->   Operation 129 'phi' 'value_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%l_0 = phi i17 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %l, %HConvH_end ]"   --->   Operation 130 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%phi_urem = phi i17 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %select_ln233, %HConvH_end ]" [demodulation_FM.cpp:233]   --->   Operation 131 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%hwin_I_V_1_0100_load = load i18* %hwin_I_V_1_0100" [demodulation_FM.cpp:211]   --->   Operation 132 'load' 'hwin_I_V_1_0100_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%hwin_I_1_V_load = load i18* %hwin_I_1_V" [demodulation_FM.cpp:211]   --->   Operation 133 'load' 'hwin_I_1_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%hwin_I_2_V_load = load i18* %hwin_I_2_V" [demodulation_FM.cpp:211]   --->   Operation 134 'load' 'hwin_I_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%hwin_I_3_V_load = load i18* %hwin_I_3_V" [demodulation_FM.cpp:211]   --->   Operation 135 'load' 'hwin_I_3_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.50ns)   --->   "%icmp_ln176 = icmp eq i17 %l_0, -31072" [demodulation_FM.cpp:176]   --->   Operation 136 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.50ns)   --->   "%l = add i17 %l_0, 1" [demodulation_FM.cpp:176]   --->   Operation 137 'add' 'l' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "store i18 %hwin_I_3_V_load, i18* %hwin_I_2_V" [demodulation_FM.cpp:176]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "store i18 %hwin_I_2_V_load, i18* %hwin_I_1_V" [demodulation_FM.cpp:176]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "store i18 %hwin_I_1_V_load, i18* %hwin_I_V_1_0100" [demodulation_FM.cpp:176]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i17 %l_0 to i3" [demodulation_FM.cpp:176]   --->   Operation 141 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [demodulation_FM.cpp:177]   --->   Operation 142 'specregionbegin' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.50ns)   --->   "%icmp_ln1494 = icmp sgt i18 %value_V_3, 65536" [demodulation_FM.cpp:179]   --->   Operation 143 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln176)> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (1.52ns)   --->   "%value_V = add i18 -65536, %value_V_3" [demodulation_FM.cpp:181]   --->   Operation 144 'add' 'value_V' <Predicate = (!icmp_ln176)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.73ns)   --->   "%value_V_4 = select i1 %icmp_ln1494, i18 %value_V, i18 %value_V_3" [demodulation_FM.cpp:179]   --->   Operation 145 'select' 'value_V_4' <Predicate = (!icmp_ln176)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%ret_V = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %value_V_4, i32 8, i32 17)" [demodulation_FM.cpp:183]   --->   Operation 146 'partselect' 'ret_V' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %value_V_4, i32 17)" [demodulation_FM.cpp:183]   --->   Operation 147 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i18 %value_V_4 to i8" [demodulation_FM.cpp:183]   --->   Operation 148 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.22ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851, 0" [demodulation_FM.cpp:183]   --->   Operation 149 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln176)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.41ns)   --->   "%ret_V_1 = add i10 1, %ret_V" [demodulation_FM.cpp:183]   --->   Operation 150 'add' 'ret_V_1' <Predicate = (!icmp_ln176)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i10 %ret_V, i10 %ret_V_1" [demodulation_FM.cpp:183]   --->   Operation 151 'select' 'select_ln851' <Predicate = (!icmp_ln176)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i10 %select_ln851, i10 %ret_V" [demodulation_FM.cpp:183]   --->   Operation 152 'select' 'select_ln850' <Predicate = (!icmp_ln176)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%idx_1 = trunc i10 %select_ln850 to i6" [demodulation_FM.cpp:183]   --->   Operation 153 'trunc' 'idx_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.29ns)   --->   "%icmp_ln42 = icmp eq i10 %select_ln850, 256" [demodulation_FM.cpp:42->demodulation_FM.cpp:188]   --->   Operation 154 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln176)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (1.26ns)   --->   "br i1 %icmp_ln42, label %cos_lookup.exit, label %1" [demodulation_FM.cpp:42->demodulation_FM.cpp:188]   --->   Operation 155 'br' <Predicate = (!icmp_ln176)> <Delay = 1.26>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 156 'bitselect' 'tmp_2' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i1 %tmp_2, true" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 157 'xor' 'xor_ln46' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (1.29ns)   --->   "%icmp_ln46 = icmp slt i10 %select_ln850, 65" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 158 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %icmp_ln46, %xor_ln46" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 159 'and' 'and_ln46' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (1.26ns)   --->   "br i1 %and_ln46, label %cos_lookup.exit, label %2" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 160 'br' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 1.26>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %select_ln850, i32 6, i32 9)" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 161 'partselect' 'tmp_3' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.08ns)   --->   "%icmp_ln50 = icmp sgt i4 %tmp_3, 0" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 162 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 163 'partselect' 'tmp_5' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.86ns)   --->   "%icmp_ln50_1 = icmp slt i3 %tmp_5, 1" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 164 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.61ns)   --->   "%and_ln50 = and i1 %icmp_ln50, %icmp_ln50_1" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 165 'and' 'and_ln50' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %and_ln50, label %3, label %4" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 166 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 167 'partselect' 'tmp_6' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.86ns)   --->   "%icmp_ln54 = icmp sgt i3 %tmp_6, 0" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 168 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (1.29ns)   --->   "%icmp_ln54_1 = icmp slt i10 %select_ln850, 192" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 169 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.61ns)   --->   "%and_ln54 = and i1 %icmp_ln54, %icmp_ln54_1" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 170 'and' 'and_ln54' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %and_ln54, label %5, label %6" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 171 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %idx_1 to i10" [demodulation_FM.cpp:55->demodulation_FM.cpp:188]   --->   Operation 172 'zext' 'zext_ln55' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & and_ln54)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:57->demodulation_FM.cpp:188]   --->   Operation 173 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & and_ln54)> <Delay = 1.26>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 174 'zext' 'zext_ln51' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.37ns)   --->   "%idx = sub i7 -64, %zext_ln51" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 175 'sub' 'idx' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %idx to i10" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 176 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:53->demodulation_FM.cpp:188]   --->   Operation 177 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 1.26>
ST_2 : Operation 178 [1/1] (1.26ns)   --->   "br i1 %icmp_ln42, label %sin_lookup.exit, label %7" [demodulation_FM.cpp:7->demodulation_FM.cpp:188]   --->   Operation 178 'br' <Predicate = (!icmp_ln176)> <Delay = 1.26>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 179 'bitselect' 'tmp_12' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%xor_ln11 = xor i1 %tmp_12, true" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 180 'xor' 'xor_ln11' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (1.29ns)   --->   "%icmp_ln11 = icmp slt i10 %select_ln850, 65" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 181 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln11 = and i1 %icmp_ln11, %xor_ln11" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 182 'and' 'and_ln11' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.26ns)   --->   "br i1 %and_ln11, label %sin_lookup.exit, label %8" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 183 'br' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 1.26>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %select_ln850, i32 6, i32 9)" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 184 'partselect' 'tmp_70' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.08ns)   --->   "%icmp_ln15 = icmp sgt i4 %tmp_70, 0" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 185 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_71 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 186 'partselect' 'tmp_71' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.86ns)   --->   "%icmp_ln15_1 = icmp slt i3 %tmp_71, 1" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 187 'icmp' 'icmp_ln15_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.61ns)   --->   "%and_ln15 = and i1 %icmp_ln15, %icmp_ln15_1" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 188 'and' 'and_ln15' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %and_ln15, label %9, label %10" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 189 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_72 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 190 'partselect' 'tmp_72' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.86ns)   --->   "%icmp_ln19 = icmp sgt i3 %tmp_72, 0" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 191 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (1.29ns)   --->   "%icmp_ln19_1 = icmp slt i10 %select_ln850, 192" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 192 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.61ns)   --->   "%and_ln19 = and i1 %icmp_ln19, %icmp_ln19_1" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 193 'and' 'and_ln19' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %and_ln19, label %11, label %12" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 194 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %idx_1 to i10" [demodulation_FM.cpp:20->demodulation_FM.cpp:188]   --->   Operation 195 'zext' 'zext_ln20' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & and_ln19)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:22->demodulation_FM.cpp:188]   --->   Operation 196 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & and_ln19)> <Delay = 1.26>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 197 'zext' 'zext_ln16' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.37ns)   --->   "%idx_3 = sub i7 -64, %zext_ln16" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 198 'sub' 'idx_3' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i7 %idx_3 to i10" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 199 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:18->demodulation_FM.cpp:188]   --->   Operation 200 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 1.26>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %hwin_I_V_1_0100_load, i3 0)" [demodulation_FM.cpp:211]   --->   Operation 201 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i21 %shl_ln to i22" [demodulation_FM.cpp:211]   --->   Operation 202 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %hwin_I_V_1_0100_load, i1 false)" [demodulation_FM.cpp:211]   --->   Operation 203 'bitconcatenate' 'shl_ln1118_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i19 %shl_ln1118_1 to i22" [demodulation_FM.cpp:211]   --->   Operation 204 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.58ns)   --->   "%sub_ln1118 = sub i22 %sext_ln1118_4, %sext_ln1118_5" [demodulation_FM.cpp:211]   --->   Operation 205 'sub' 'sub_ln1118' <Predicate = (!icmp_ln176)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %sub_ln1118, i32 14, i32 21)" [demodulation_FM.cpp:211]   --->   Operation 206 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i18 %hwin_I_1_V_load to i23" [demodulation_FM.cpp:211]   --->   Operation 207 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %hwin_I_1_V_load, i4 0)" [demodulation_FM.cpp:211]   --->   Operation 208 'bitconcatenate' 'shl_ln1118_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %shl_ln1118_4 to i23" [demodulation_FM.cpp:211]   --->   Operation 209 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (1.59ns)   --->   "%add_ln1118 = add i23 %sext_ln1118_8, %sext_ln1118_9" [demodulation_FM.cpp:211]   --->   Operation 210 'add' 'add_ln1118' <Predicate = (!icmp_ln176)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i23 %add_ln1118 to i24" [demodulation_FM.cpp:211]   --->   Operation 211 'sext' 'sext_ln728' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_9 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln1, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 212 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i22 %tmp_9 to i24" [demodulation_FM.cpp:211]   --->   Operation 213 'sext' 'sext_ln1192' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (1.61ns)   --->   "%add_ln1192 = add i24 %sext_ln728, %sext_ln1192" [demodulation_FM.cpp:211]   --->   Operation 214 'add' 'add_ln1192' <Predicate = (!icmp_ln176)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %hwin_I_2_V_load, i5 0)" [demodulation_FM.cpp:211]   --->   Operation 215 'bitconcatenate' 'shl_ln1118_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i23 %shl_ln1118_6 to i24" [demodulation_FM.cpp:211]   --->   Operation 216 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %hwin_I_2_V_load, i1 false)" [demodulation_FM.cpp:211]   --->   Operation 217 'bitconcatenate' 'shl_ln1118_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i19 %shl_ln1118_7 to i24" [demodulation_FM.cpp:211]   --->   Operation 218 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (1.61ns)   --->   "%add_ln1118_2 = add i24 %sext_ln1118_12, %sext_ln1118_13" [demodulation_FM.cpp:211]   --->   Operation 219 'add' 'add_ln1118_2' <Predicate = (!icmp_ln176)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i24 %add_ln1118_2 to i32" [demodulation_FM.cpp:211]   --->   Operation 220 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_75 = call i10 @_ssdm_op_PartSelect.i10.i24.i32.i32(i24 %add_ln1192, i32 14, i32 23)" [demodulation_FM.cpp:211]   --->   Operation 221 'partselect' 'tmp_75' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_76 = call i24 @_ssdm_op_BitConcatenate.i24.i10.i14(i10 %tmp_75, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 222 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i24 %tmp_76 to i32" [demodulation_FM.cpp:211]   --->   Operation 223 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (1.63ns)   --->   "%add_ln1192_2 = add i32 %sext_ln1118_14, %sext_ln728_2" [demodulation_FM.cpp:211]   --->   Operation 224 'add' 'add_ln1192_2' <Predicate = (!icmp_ln176)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i18 %hwin_I_3_V_load to i25" [demodulation_FM.cpp:211]   --->   Operation 225 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118 = mul i25 %sext_ln1118_18, 59" [demodulation_FM.cpp:211]   --->   Operation 226 'mul' 'mul_ln1118' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%sext_ln1118_19 = sext i25 %mul_ln1118 to i32" [demodulation_FM.cpp:211]   --->   Operation 227 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_2, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 228 'partselect' 'tmp_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_1, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 229 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i32 %sext_ln1118_19, %shl_ln728_4" [demodulation_FM.cpp:211]   --->   Operation 230 'add' 'add_ln1192_4' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_13 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_4, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 231 'partselect' 'tmp_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.86ns)   --->   "%icmp_ln219 = icmp eq i3 %trunc_ln176, 0" [demodulation_FM.cpp:219]   --->   Operation 232 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln176)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101, label %HConvH_end" [demodulation_FM.cpp:219]   --->   Operation 233 'br' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i17 %phi_urem to i7" [demodulation_FM.cpp:225]   --->   Operation 234 'trunc' 'trunc_ln225' <Predicate = (!icmp_ln176 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (1.18ns)   --->   "%icmp_ln225 = icmp eq i7 %trunc_ln225, 0" [demodulation_FM.cpp:225]   --->   Operation 235 'icmp' 'icmp_ln225' <Predicate = (!icmp_ln176 & icmp_ln219)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41, label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge" [demodulation_FM.cpp:225]   --->   Operation 236 'br' <Predicate = (!icmp_ln176 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (1.50ns)   --->   "%add_ln233 = add i17 %phi_urem, 1" [demodulation_FM.cpp:233]   --->   Operation 237 'add' 'add_ln233' <Predicate = (!icmp_ln176)> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (1.50ns)   --->   "%icmp_ln233 = icmp ult i17 %add_ln233, 80" [demodulation_FM.cpp:233]   --->   Operation 238 'icmp' 'icmp_ln233' <Predicate = (!icmp_ln176)> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.64ns)   --->   "%select_ln233 = select i1 %icmp_ln233, i17 %add_ln233, i17 0" [demodulation_FM.cpp:233]   --->   Operation 239 'select' 'select_ln233' <Predicate = (!icmp_ln176)> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp)" [demodulation_FM.cpp:233]   --->   Operation 240 'specregionend' 'empty_23' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (1.52ns)   --->   "%add_ln176 = add i18 %value_V_4, 4666" [demodulation_FM.cpp:176]   --->   Operation 241 'add' 'add_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "br label %0" [demodulation_FM.cpp:176]   --->   Operation 242 'br' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.74>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%hwin_I_4_V_load = load i18* %hwin_I_4_V" [demodulation_FM.cpp:211]   --->   Operation 243 'load' 'hwin_I_4_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%hwin_I_5_V_load = load i18* %hwin_I_5_V" [demodulation_FM.cpp:211]   --->   Operation 244 'load' 'hwin_I_5_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "store i18 %hwin_I_5_V_load, i18* %hwin_I_4_V" [demodulation_FM.cpp:176]   --->   Operation 245 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "store i18 %hwin_I_4_V_load, i18* %hwin_I_3_V" [demodulation_FM.cpp:176]   --->   Operation 246 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 247 'bitselect' 'tmp_7' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i10 %select_ln850 to i6" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 248 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.35ns)   --->   "%sub_ln59 = sub i6 0, %trunc_ln59" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 249 'sub' 'sub_ln59' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln59)" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 250 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (1.37ns)   --->   "%sub_ln59_1 = sub i7 0, %tmp_11" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 251 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 252 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln59 = select i1 %tmp_7, i7 %sub_ln59_1, i7 %tmp_4" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 253 'select' 'select_ln59' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_2 = sub i7 -64, %select_ln59" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 254 'sub' 'idx_2' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %idx_2 to i10" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 255 'zext' 'zext_ln59' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit"   --->   Operation 256 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.26>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%idx_3_i = phi i10 [ %zext_ln51_1, %3 ], [ %zext_ln55, %5 ], [ %zext_ln59, %6 ], [ 0, %HConvH_begin ], [ %select_ln850, %1 ]" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 257 'phi' 'idx_3_i' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i10 %idx_3_i to i64" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 258 'sext' 'sext_ln1265' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %sext_ln1265" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 259 'getelementptr' 'cos_table_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 260 [2/2] (2.66ns)   --->   "%p_Val2_8 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 260 'load' 'p_Val2_8' <Predicate = (!icmp_ln176)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 261 'bitselect' 'tmp_73' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i10 %select_ln850 to i6" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 262 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (1.35ns)   --->   "%sub_ln24 = sub i6 0, %trunc_ln24" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 263 'sub' 'sub_ln24' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_74 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln24)" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 264 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.37ns)   --->   "%sub_ln24_1 = sub i7 0, %tmp_74" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 265 'sub' 'sub_ln24_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 266 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln24 = select i1 %tmp_73, i7 %sub_ln24_1, i7 %tmp_8" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 267 'select' 'select_ln24' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_4 = sub i7 -64, %select_ln24" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 268 'sub' 'idx_4' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %idx_4 to i10" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 269 'zext' 'zext_ln24' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit"   --->   Operation 270 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.26>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%idx_3_i9 = phi i10 [ %zext_ln16_1, %9 ], [ %zext_ln20, %11 ], [ %zext_ln24, %12 ], [ 0, %cos_lookup.exit ], [ %select_ln850, %7 ]" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 271 'phi' 'idx_3_i9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i10 %idx_3_i9 to i64" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 272 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %sext_ln1265_1" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 273 'getelementptr' 'sin_table_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 274 [2/2] (2.66ns)   --->   "%p_Val2_10 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 274 'load' 'p_Val2_10' <Predicate = (!icmp_ln176)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i18 %hwin_I_4_V_load to i26" [demodulation_FM.cpp:211]   --->   Operation 275 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_2 = mul i26 %sext_ln1118_22, 93" [demodulation_FM.cpp:211]   --->   Operation 276 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%sext_ln1118_23 = sext i26 %mul_ln1118_2 to i32" [demodulation_FM.cpp:211]   --->   Operation 277 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_13, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 278 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i32 %sext_ln1118_23, %shl_ln728_6" [demodulation_FM.cpp:211]   --->   Operation 279 'add' 'add_ln1192_6' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i18 %hwin_I_5_V_load to i27" [demodulation_FM.cpp:211]   --->   Operation 280 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_4 = mul i27 %sext_ln1118_26, 137" [demodulation_FM.cpp:211]   --->   Operation 281 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%sext_ln1118_27 = sext i27 %mul_ln1118_4 to i32" [demodulation_FM.cpp:211]   --->   Operation 282 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_15 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_6, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 283 'partselect' 'tmp_15' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_15, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 284 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i32 %sext_ln1118_27, %shl_ln728_8" [demodulation_FM.cpp:211]   --->   Operation 285 'add' 'add_ln1192_8' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_17 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_8, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 286 'partselect' 'tmp_17' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.74>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%hwin_I_6_V_load = load i18* %hwin_I_6_V" [demodulation_FM.cpp:211]   --->   Operation 287 'load' 'hwin_I_6_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%hwin_I_7_V_load = load i18* %hwin_I_7_V" [demodulation_FM.cpp:211]   --->   Operation 288 'load' 'hwin_I_7_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "store i18 %hwin_I_7_V_load, i18* %hwin_I_6_V" [demodulation_FM.cpp:176]   --->   Operation 289 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "store i18 %hwin_I_6_V_load, i18* %hwin_I_5_V" [demodulation_FM.cpp:176]   --->   Operation 290 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/2] (2.66ns)   --->   "%p_Val2_8 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 291 'load' 'p_Val2_8' <Predicate = (!icmp_ln176)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_4 : Operation 292 [1/2] (2.66ns)   --->   "%p_Val2_10 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 292 'load' 'p_Val2_10' <Predicate = (!icmp_ln176)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i18 %hwin_I_6_V_load to i27" [demodulation_FM.cpp:211]   --->   Operation 293 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_6 = mul i27 %sext_ln1118_30, 190" [demodulation_FM.cpp:211]   --->   Operation 294 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 295 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%sext_ln1118_31 = sext i27 %mul_ln1118_6 to i32" [demodulation_FM.cpp:211]   --->   Operation 295 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_17, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 296 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i32 %sext_ln1118_31, %shl_ln728_s" [demodulation_FM.cpp:211]   --->   Operation 297 'add' 'add_ln1192_10' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i18 %hwin_I_7_V_load to i27" [demodulation_FM.cpp:211]   --->   Operation 298 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_8 = mul i27 %sext_ln1118_34, 251" [demodulation_FM.cpp:211]   --->   Operation 299 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%sext_ln1118_35 = sext i27 %mul_ln1118_8 to i32" [demodulation_FM.cpp:211]   --->   Operation 300 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_19 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_10, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 301 'partselect' 'tmp_19' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_19, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 302 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i32 %sext_ln1118_35, %shl_ln728_2" [demodulation_FM.cpp:211]   --->   Operation 303 'add' 'add_ln1192_12' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_21 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_12, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 304 'partselect' 'tmp_21' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.74>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%hwin_I_8_V_load = load i18* %hwin_I_8_V" [demodulation_FM.cpp:211]   --->   Operation 305 'load' 'hwin_I_8_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%hwin_I_9_V_load = load i18* %hwin_I_9_V" [demodulation_FM.cpp:211]   --->   Operation 306 'load' 'hwin_I_9_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "store i18 %hwin_I_9_V_load, i18* %hwin_I_8_V" [demodulation_FM.cpp:176]   --->   Operation 307 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "store i18 %hwin_I_8_V_load, i18* %hwin_I_7_V" [demodulation_FM.cpp:176]   --->   Operation 308 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [demodulation_FM.cpp:177]   --->   Operation 309 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [demodulation_FM.cpp:178]   --->   Operation 310 'specpipeline' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (2.81ns)   --->   "%tmp_V_1 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %y_I_V_V)" [demodulation_FM.cpp:184]   --->   Operation 311 'read' 'tmp_V_1' <Predicate = (!icmp_ln176)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 0> <FIFO>
ST_5 : Operation 312 [1/1] (2.81ns)   --->   "%tmp_V_2 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %y_Q_V_V)" [demodulation_FM.cpp:185]   --->   Operation 312 'read' 'tmp_V_2' <Predicate = (!icmp_ln176)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 0> <FIFO>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sign_3_i = phi i1 [ true, %3 ], [ true, %5 ], [ false, %6 ], [ false, %HConvH_begin ], [ false, %1 ]"   --->   Operation 313 'phi' 'sign_3_i' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (1.40ns)   --->   "%sub_ln703 = sub i9 0, %p_Val2_8" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 314 'sub' 'sub_ln703' <Predicate = (!icmp_ln176)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %sign_3_i, i9 %sub_ln703, i9 %p_Val2_8" [demodulation_FM.cpp:62->demodulation_FM.cpp:188]   --->   Operation 315 'select' 'p_Val2_9' <Predicate = (!icmp_ln176)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%r_V = sext i9 %p_Val2_9 to i27" [demodulation_FM.cpp:188]   --->   Operation 316 'sext' 'r_V' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %tmp_V_1 to i27" [demodulation_FM.cpp:188]   --->   Operation 317 'sext' 'sext_ln1118' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_12 = mul i27 %sext_ln1118, %r_V" [demodulation_FM.cpp:188]   --->   Operation 318 'mul' 'r_V_12' <Predicate = (!icmp_ln176)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sign_3_i10 = phi i1 [ false, %9 ], [ true, %11 ], [ true, %12 ], [ false, %cos_lookup.exit ], [ false, %7 ]"   --->   Operation 319 'phi' 'sign_3_i10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (1.40ns)   --->   "%sub_ln703_1 = sub i9 0, %p_Val2_10" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 320 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln176)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %sign_3_i10, i9 %sub_ln703_1, i9 %p_Val2_10" [demodulation_FM.cpp:27->demodulation_FM.cpp:188]   --->   Operation 321 'select' 'p_Val2_11' <Predicate = (!icmp_ln176)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%r_V_2 = sext i9 %p_Val2_11 to i27" [demodulation_FM.cpp:188]   --->   Operation 322 'sext' 'r_V_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %tmp_V_2 to i27" [demodulation_FM.cpp:188]   --->   Operation 323 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_14 = mul i27 %r_V, %sext_ln1118_1" [demodulation_FM.cpp:189]   --->   Operation 324 'mul' 'r_V_14' <Predicate = (!icmp_ln176)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 325 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_15 = mul i27 %r_V_2, %sext_ln1118" [demodulation_FM.cpp:189]   --->   Operation 325 'mul' 'r_V_15' <Predicate = (!icmp_ln176)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i18 %hwin_I_8_V_load to i28" [demodulation_FM.cpp:211]   --->   Operation 326 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_10 = mul i28 %sext_ln1118_38, 318" [demodulation_FM.cpp:211]   --->   Operation 327 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_14)   --->   "%sext_ln1118_39 = sext i28 %mul_ln1118_10 to i32" [demodulation_FM.cpp:211]   --->   Operation 328 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_21, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 329 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i32 %sext_ln1118_39, %shl_ln728_10" [demodulation_FM.cpp:211]   --->   Operation 330 'add' 'add_ln1192_14' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i18 %hwin_I_9_V_load to i28" [demodulation_FM.cpp:211]   --->   Operation 331 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_12 = mul i28 %sext_ln1118_42, 388" [demodulation_FM.cpp:211]   --->   Operation 332 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 333 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_16)   --->   "%sext_ln1118_43 = sext i28 %mul_ln1118_12 to i32" [demodulation_FM.cpp:211]   --->   Operation 333 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_23 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_14, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 334 'partselect' 'tmp_23' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_23, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 335 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i32 %sext_ln1118_43, %shl_ln728_12" [demodulation_FM.cpp:211]   --->   Operation 336 'add' 'add_ln1192_16' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_25 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_16, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 337 'partselect' 'tmp_25' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.74>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%hwin_Q_29_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %tmp_i_V_5, %HConvH_end ]"   --->   Operation 338 'phi' 'hwin_Q_29_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%hwin_Q_28_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_29_V, %HConvH_end ]"   --->   Operation 339 'phi' 'hwin_Q_28_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%hwin_Q_27_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_28_V, %HConvH_end ]"   --->   Operation 340 'phi' 'hwin_Q_27_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%hwin_Q_26_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_27_V, %HConvH_end ]"   --->   Operation 341 'phi' 'hwin_Q_26_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%hwin_Q_25_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_26_V, %HConvH_end ]"   --->   Operation 342 'phi' 'hwin_Q_25_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%hwin_Q_24_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_25_V, %HConvH_end ]"   --->   Operation 343 'phi' 'hwin_Q_24_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%hwin_Q_23_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_24_V, %HConvH_end ]"   --->   Operation 344 'phi' 'hwin_Q_23_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%hwin_Q_22_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_23_V, %HConvH_end ]"   --->   Operation 345 'phi' 'hwin_Q_22_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%hwin_Q_21_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_22_V, %HConvH_end ]"   --->   Operation 346 'phi' 'hwin_Q_21_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%hwin_Q_20_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_21_V, %HConvH_end ]"   --->   Operation 347 'phi' 'hwin_Q_20_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%hwin_Q_19_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_20_V, %HConvH_end ]"   --->   Operation 348 'phi' 'hwin_Q_19_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%hwin_Q_18_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_19_V, %HConvH_end ]"   --->   Operation 349 'phi' 'hwin_Q_18_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%hwin_Q_17_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_18_V, %HConvH_end ]"   --->   Operation 350 'phi' 'hwin_Q_17_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%hwin_Q_16_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_17_V, %HConvH_end ]"   --->   Operation 351 'phi' 'hwin_Q_16_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%hwin_Q_15_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_16_V, %HConvH_end ]"   --->   Operation 352 'phi' 'hwin_Q_15_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%hwin_Q_14_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_15_V, %HConvH_end ]"   --->   Operation 353 'phi' 'hwin_Q_14_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%hwin_Q_13_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_14_V, %HConvH_end ]"   --->   Operation 354 'phi' 'hwin_Q_13_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%hwin_Q_12_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_13_V, %HConvH_end ]"   --->   Operation 355 'phi' 'hwin_Q_12_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%hwin_Q_11_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_12_V, %HConvH_end ]"   --->   Operation 356 'phi' 'hwin_Q_11_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%hwin_Q_10_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_11_V, %HConvH_end ]"   --->   Operation 357 'phi' 'hwin_Q_10_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%hwin_Q_9_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_10_V, %HConvH_end ]"   --->   Operation 358 'phi' 'hwin_Q_9_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%hwin_Q_8_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_9_V, %HConvH_end ]"   --->   Operation 359 'phi' 'hwin_Q_8_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%hwin_Q_7_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_8_V, %HConvH_end ]"   --->   Operation 360 'phi' 'hwin_Q_7_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%hwin_Q_6_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_7_V, %HConvH_end ]"   --->   Operation 361 'phi' 'hwin_Q_6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%hwin_Q_5_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_6_V, %HConvH_end ]"   --->   Operation 362 'phi' 'hwin_Q_5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%hwin_Q_4_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_5_V, %HConvH_end ]"   --->   Operation 363 'phi' 'hwin_Q_4_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%hwin_Q_3_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_4_V, %HConvH_end ]"   --->   Operation 364 'phi' 'hwin_Q_3_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%hwin_Q_2_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_3_V, %HConvH_end ]"   --->   Operation 365 'phi' 'hwin_Q_2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%hwin_Q_1_V = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_2_V, %HConvH_end ]"   --->   Operation 366 'phi' 'hwin_Q_1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%hwin_Q_V_1_0 = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %hwin_Q_1_V, %HConvH_end ]"   --->   Operation 367 'phi' 'hwin_Q_V_1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%hwin_I_10_V_load = load i18* %hwin_I_10_V" [demodulation_FM.cpp:211]   --->   Operation 368 'load' 'hwin_I_10_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%hwin_I_11_V_load = load i18* %hwin_I_11_V" [demodulation_FM.cpp:211]   --->   Operation 369 'load' 'hwin_I_11_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%hwin_I_12_V_load = load i18* %hwin_I_12_V" [demodulation_FM.cpp:211]   --->   Operation 370 'load' 'hwin_I_12_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%hwin_I_13_V_load = load i18* %hwin_I_13_V" [demodulation_FM.cpp:211]   --->   Operation 371 'load' 'hwin_I_13_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%hwin_I_14_V_load = load i18* %hwin_I_14_V" [demodulation_FM.cpp:211]   --->   Operation 372 'load' 'hwin_I_14_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%hwin_I_15_V_load = load i18* %hwin_I_15_V" [demodulation_FM.cpp:211]   --->   Operation 373 'load' 'hwin_I_15_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%hwin_I_16_V_load = load i18* %hwin_I_16_V" [demodulation_FM.cpp:211]   --->   Operation 374 'load' 'hwin_I_16_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%hwin_I_17_V_load = load i18* %hwin_I_17_V" [demodulation_FM.cpp:211]   --->   Operation 375 'load' 'hwin_I_17_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%hwin_I_18_V_load = load i18* %hwin_I_18_V" [demodulation_FM.cpp:211]   --->   Operation 376 'load' 'hwin_I_18_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%hwin_I_19_V_load = load i18* %hwin_I_19_V" [demodulation_FM.cpp:211]   --->   Operation 377 'load' 'hwin_I_19_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%hwin_I_20_V_load = load i18* %hwin_I_20_V" [demodulation_FM.cpp:211]   --->   Operation 378 'load' 'hwin_I_20_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%hwin_I_21_V_load = load i18* %hwin_I_21_V" [demodulation_FM.cpp:211]   --->   Operation 379 'load' 'hwin_I_21_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%hwin_I_22_V_load = load i18* %hwin_I_22_V" [demodulation_FM.cpp:211]   --->   Operation 380 'load' 'hwin_I_22_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%hwin_I_23_V_load = load i18* %hwin_I_23_V" [demodulation_FM.cpp:211]   --->   Operation 381 'load' 'hwin_I_23_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%hwin_I_24_V_load = load i18* %hwin_I_24_V" [demodulation_FM.cpp:211]   --->   Operation 382 'load' 'hwin_I_24_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%hwin_I_25_V_load = load i18* %hwin_I_25_V" [demodulation_FM.cpp:211]   --->   Operation 383 'load' 'hwin_I_25_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%hwin_I_26_V_load = load i18* %hwin_I_26_V" [demodulation_FM.cpp:211]   --->   Operation 384 'load' 'hwin_I_26_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%hwin_I_27_V_load = load i18* %hwin_I_27_V" [demodulation_FM.cpp:211]   --->   Operation 385 'load' 'hwin_I_27_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%hwin_I_28_V_load = load i18* %hwin_I_28_V" [demodulation_FM.cpp:211]   --->   Operation 386 'load' 'hwin_I_28_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%hwin_I_29_V_load_1 = load i18* %hwin_I_29_V"   --->   Operation 387 'load' 'hwin_I_29_V_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 388 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "store i18 %hwin_I_29_V_load_1, i18* %hwin_I_28_V" [demodulation_FM.cpp:176]   --->   Operation 389 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "store i18 %hwin_I_28_V_load, i18* %hwin_I_27_V" [demodulation_FM.cpp:176]   --->   Operation 390 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "store i18 %hwin_I_27_V_load, i18* %hwin_I_26_V" [demodulation_FM.cpp:176]   --->   Operation 391 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "store i18 %hwin_I_26_V_load, i18* %hwin_I_25_V" [demodulation_FM.cpp:176]   --->   Operation 392 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "store i18 %hwin_I_25_V_load, i18* %hwin_I_24_V" [demodulation_FM.cpp:176]   --->   Operation 393 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "store i18 %hwin_I_24_V_load, i18* %hwin_I_23_V" [demodulation_FM.cpp:176]   --->   Operation 394 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "store i18 %hwin_I_23_V_load, i18* %hwin_I_22_V" [demodulation_FM.cpp:176]   --->   Operation 395 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "store i18 %hwin_I_22_V_load, i18* %hwin_I_21_V" [demodulation_FM.cpp:176]   --->   Operation 396 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "store i18 %hwin_I_21_V_load, i18* %hwin_I_20_V" [demodulation_FM.cpp:176]   --->   Operation 397 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "store i18 %hwin_I_20_V_load, i18* %hwin_I_19_V" [demodulation_FM.cpp:176]   --->   Operation 398 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "store i18 %hwin_I_19_V_load, i18* %hwin_I_18_V" [demodulation_FM.cpp:176]   --->   Operation 399 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "store i18 %hwin_I_18_V_load, i18* %hwin_I_17_V" [demodulation_FM.cpp:176]   --->   Operation 400 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "store i18 %hwin_I_17_V_load, i18* %hwin_I_16_V" [demodulation_FM.cpp:176]   --->   Operation 401 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "store i18 %hwin_I_16_V_load, i18* %hwin_I_15_V" [demodulation_FM.cpp:176]   --->   Operation 402 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "store i18 %hwin_I_15_V_load, i18* %hwin_I_14_V" [demodulation_FM.cpp:176]   --->   Operation 403 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "store i18 %hwin_I_14_V_load, i18* %hwin_I_13_V" [demodulation_FM.cpp:176]   --->   Operation 404 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "store i18 %hwin_I_13_V_load, i18* %hwin_I_12_V" [demodulation_FM.cpp:176]   --->   Operation 405 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "store i18 %hwin_I_12_V_load, i18* %hwin_I_11_V" [demodulation_FM.cpp:176]   --->   Operation 406 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "store i18 %hwin_I_11_V_load, i18* %hwin_I_10_V" [demodulation_FM.cpp:176]   --->   Operation 407 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "store i18 %hwin_I_10_V_load, i18* %hwin_I_9_V" [demodulation_FM.cpp:176]   --->   Operation 408 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %13, label %HConvH_begin" [demodulation_FM.cpp:176]   --->   Operation 409 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_60)   --->   "%r_V_13 = mul i27 %r_V_2, %sext_ln1118_1" [demodulation_FM.cpp:188]   --->   Operation 410 'mul' 'r_V_13' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 411 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i27 %r_V_13, %r_V_12" [demodulation_FM.cpp:188]   --->   Operation 411 'add' 'add_ln1192_60' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_r_V = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %add_ln1192_60, i32 8, i32 25)" [demodulation_FM.cpp:188]   --->   Operation 412 'partselect' 'tmp_r_V' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i27 %r_V_14 to i28" [demodulation_FM.cpp:189]   --->   Operation 413 'zext' 'zext_ln703' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i27 %r_V_15 to i28" [demodulation_FM.cpp:189]   --->   Operation 414 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (1.69ns)   --->   "%ret_V_5 = sub i28 %zext_ln703, %zext_ln703_1" [demodulation_FM.cpp:189]   --->   Operation 415 'sub' 'ret_V_5' <Predicate = (!icmp_ln176)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_i_V = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %ret_V_5, i32 8, i32 25)" [demodulation_FM.cpp:189]   --->   Operation 416 'partselect' 'tmp_i_V' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (1.29ns)   --->   "%icmp_ln190 = icmp eq i10 %select_ln850, 0" [demodulation_FM.cpp:190]   --->   Operation 417 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln176)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (1.52ns)   --->   "%tmp_i_V_2 = sub i18 0, %tmp_i_V" [demodulation_FM.cpp:193]   --->   Operation 418 'sub' 'tmp_i_V_2' <Predicate = (!icmp_ln176)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (1.29ns)   --->   "%icmp_ln195 = icmp eq i10 %select_ln850, 64" [demodulation_FM.cpp:195]   --->   Operation 419 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln176)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln195)   --->   "%xor_ln190 = xor i1 %icmp_ln190, true" [demodulation_FM.cpp:190]   --->   Operation 420 'xor' 'xor_ln190' <Predicate = (!icmp_ln176)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln195 = and i1 %icmp_ln195, %xor_ln190" [demodulation_FM.cpp:195]   --->   Operation 421 'and' 'and_ln195' <Predicate = (!icmp_ln176)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_V_5)   --->   "%tmp_i_V_3 = select i1 %icmp_ln190, i18 %tmp_i_V_2, i18 %tmp_i_V" [demodulation_FM.cpp:190]   --->   Operation 422 'select' 'tmp_i_V_3' <Predicate = (!icmp_ln176)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_i_V_5 = select i1 %and_ln195, i18 %tmp_i_V_2, i18 %tmp_i_V_3" [demodulation_FM.cpp:195]   --->   Operation 423 'select' 'tmp_i_V_5' <Predicate = (!icmp_ln176)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %hwin_Q_V_1_0, i3 0)" [demodulation_FM.cpp:213]   --->   Operation 424 'bitconcatenate' 'shl_ln1118_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i21 %shl_ln1118_2 to i22" [demodulation_FM.cpp:213]   --->   Operation 425 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %hwin_Q_V_1_0, i1 false)" [demodulation_FM.cpp:213]   --->   Operation 426 'bitconcatenate' 'shl_ln1118_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %shl_ln1118_3 to i22" [demodulation_FM.cpp:213]   --->   Operation 427 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (1.58ns)   --->   "%sub_ln1118_1 = sub i22 %sext_ln1118_6, %sext_ln1118_7" [demodulation_FM.cpp:213]   --->   Operation 428 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln176)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %sub_ln1118_1, i32 14, i32 21)" [demodulation_FM.cpp:213]   --->   Operation 429 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i18 %hwin_Q_1_V to i23" [demodulation_FM.cpp:213]   --->   Operation 430 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %hwin_Q_1_V, i4 0)" [demodulation_FM.cpp:213]   --->   Operation 431 'bitconcatenate' 'shl_ln1118_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %shl_ln1118_5 to i23" [demodulation_FM.cpp:213]   --->   Operation 432 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (1.59ns)   --->   "%add_ln1118_1 = add i23 %sext_ln1118_10, %sext_ln1118_11" [demodulation_FM.cpp:213]   --->   Operation 433 'add' 'add_ln1118_1' <Predicate = (!icmp_ln176)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i23 %add_ln1118_1 to i24" [demodulation_FM.cpp:213]   --->   Operation 434 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_s = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln708_1, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 435 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i22 %tmp_s to i24" [demodulation_FM.cpp:213]   --->   Operation 436 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (1.61ns)   --->   "%add_ln1192_1 = add i24 %sext_ln728_1, %sext_ln1192_1" [demodulation_FM.cpp:213]   --->   Operation 437 'add' 'add_ln1192_1' <Predicate = (!icmp_ln176)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %hwin_Q_2_V, i5 0)" [demodulation_FM.cpp:213]   --->   Operation 438 'bitconcatenate' 'shl_ln1118_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i23 %shl_ln1118_8 to i24" [demodulation_FM.cpp:213]   --->   Operation 439 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %hwin_Q_2_V, i1 false)" [demodulation_FM.cpp:213]   --->   Operation 440 'bitconcatenate' 'shl_ln1118_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i19 %shl_ln1118_9 to i24" [demodulation_FM.cpp:213]   --->   Operation 441 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (1.61ns)   --->   "%add_ln1118_3 = add i24 %sext_ln1118_15, %sext_ln1118_16" [demodulation_FM.cpp:213]   --->   Operation 442 'add' 'add_ln1118_3' <Predicate = (!icmp_ln176)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i24 %add_ln1118_3 to i32" [demodulation_FM.cpp:213]   --->   Operation 443 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_77 = call i10 @_ssdm_op_PartSelect.i10.i24.i32.i32(i24 %add_ln1192_1, i32 14, i32 23)" [demodulation_FM.cpp:213]   --->   Operation 444 'partselect' 'tmp_77' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_78 = call i24 @_ssdm_op_BitConcatenate.i24.i10.i14(i10 %tmp_77, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 445 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i24 %tmp_78 to i32" [demodulation_FM.cpp:213]   --->   Operation 446 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (1.63ns)   --->   "%add_ln1192_3 = add i32 %sext_ln1118_17, %sext_ln728_3" [demodulation_FM.cpp:213]   --->   Operation 447 'add' 'add_ln1192_3' <Predicate = (!icmp_ln176)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i18 %hwin_Q_3_V to i25" [demodulation_FM.cpp:213]   --->   Operation 448 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_1 = mul i25 %sext_ln1118_20, 59" [demodulation_FM.cpp:213]   --->   Operation 449 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 450 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%sext_ln1118_21 = sext i25 %mul_ln1118_1 to i32" [demodulation_FM.cpp:213]   --->   Operation 450 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_10 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_3, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 451 'partselect' 'tmp_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_10, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 452 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i32 %sext_ln1118_21, %shl_ln728_5" [demodulation_FM.cpp:213]   --->   Operation 453 'add' 'add_ln1192_5' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_14 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_5, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 454 'partselect' 'tmp_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i18 %hwin_I_10_V_load to i28" [demodulation_FM.cpp:211]   --->   Operation 455 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_14 = mul i28 %sext_ln1118_46, 457" [demodulation_FM.cpp:211]   --->   Operation 456 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 457 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_18)   --->   "%sext_ln1118_47 = sext i28 %mul_ln1118_14 to i32" [demodulation_FM.cpp:211]   --->   Operation 457 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_25, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 458 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 459 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i32 %sext_ln1118_47, %shl_ln728_14" [demodulation_FM.cpp:211]   --->   Operation 459 'add' 'add_ln1192_18' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i18 %hwin_I_11_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 460 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_16 = mul i29 %sext_ln1118_50, 521" [demodulation_FM.cpp:211]   --->   Operation 461 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 462 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_20)   --->   "%sext_ln1118_51 = sext i29 %mul_ln1118_16 to i32" [demodulation_FM.cpp:211]   --->   Operation 462 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_27 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_18, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 463 'partselect' 'tmp_27' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_27, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 464 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_6 : Operation 465 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i32 %sext_ln1118_51, %shl_ln728_16" [demodulation_FM.cpp:211]   --->   Operation 465 'add' 'add_ln1192_20' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_29 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_20, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 466 'partselect' 'tmp_29' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.74>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%hwin_I_29_V_load = load i18* %hwin_I_29_V" [demodulation_FM.cpp:211]   --->   Operation 467 'load' 'hwin_I_29_V_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (1.52ns)   --->   "%tmp_r_V_2 = sub i18 0, %tmp_r_V" [demodulation_FM.cpp:192]   --->   Operation 468 'sub' 'tmp_r_V_2' <Predicate = (!icmp_ln176)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node tmp_r_V_5)   --->   "%tmp_r_V_3 = select i1 %icmp_ln190, i18 %tmp_r_V_2, i18 %tmp_r_V" [demodulation_FM.cpp:190]   --->   Operation 469 'select' 'tmp_r_V_3' <Predicate = (!icmp_ln176 & !and_ln195)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_r_V_5 = select i1 %and_ln195, i18 %tmp_r_V_2, i18 %tmp_r_V_3" [demodulation_FM.cpp:195]   --->   Operation 470 'select' 'tmp_r_V_5' <Predicate = (!icmp_ln176)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i18 %hwin_Q_4_V to i26" [demodulation_FM.cpp:213]   --->   Operation 471 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_3 = mul i26 %sext_ln1118_24, 93" [demodulation_FM.cpp:213]   --->   Operation 472 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 473 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%sext_ln1118_25 = sext i26 %mul_ln1118_3 to i32" [demodulation_FM.cpp:213]   --->   Operation 473 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_14, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 474 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i32 %sext_ln1118_25, %shl_ln728_7" [demodulation_FM.cpp:213]   --->   Operation 475 'add' 'add_ln1192_7' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i18 %hwin_Q_5_V to i27" [demodulation_FM.cpp:213]   --->   Operation 476 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 477 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_5 = mul i27 %sext_ln1118_28, 137" [demodulation_FM.cpp:213]   --->   Operation 477 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 478 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%sext_ln1118_29 = sext i27 %mul_ln1118_5 to i32" [demodulation_FM.cpp:213]   --->   Operation 478 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_16 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_7, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 479 'partselect' 'tmp_16' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_16, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 480 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i32 %sext_ln1118_29, %shl_ln728_9" [demodulation_FM.cpp:213]   --->   Operation 481 'add' 'add_ln1192_9' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_18 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_9, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 482 'partselect' 'tmp_18' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i18 %hwin_I_12_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 483 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_18 = mul i29 %sext_ln1118_54, 577" [demodulation_FM.cpp:211]   --->   Operation 484 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 485 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_22)   --->   "%sext_ln1118_55 = sext i29 %mul_ln1118_18 to i32" [demodulation_FM.cpp:211]   --->   Operation 485 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_29, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 486 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i32 %sext_ln1118_55, %shl_ln728_18" [demodulation_FM.cpp:211]   --->   Operation 487 'add' 'add_ln1192_22' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i18 %hwin_I_13_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 488 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_20 = mul i29 %sext_ln1118_58, 619" [demodulation_FM.cpp:211]   --->   Operation 489 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_24)   --->   "%sext_ln1118_59 = sext i29 %mul_ln1118_20 to i32" [demodulation_FM.cpp:211]   --->   Operation 490 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_31 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_22, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 491 'partselect' 'tmp_31' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_31, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 492 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i32 %sext_ln1118_59, %shl_ln728_20" [demodulation_FM.cpp:211]   --->   Operation 493 'add' 'add_ln1192_24' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_33 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_24, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 494 'partselect' 'tmp_33' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "store i18 %tmp_r_V_5, i18* %hwin_I_29_V" [demodulation_FM.cpp:219]   --->   Operation 495 'store' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.74>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i18 %hwin_Q_6_V to i27" [demodulation_FM.cpp:213]   --->   Operation 496 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_7 = mul i27 %sext_ln1118_32, 190" [demodulation_FM.cpp:213]   --->   Operation 497 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 498 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%sext_ln1118_33 = sext i27 %mul_ln1118_7 to i32" [demodulation_FM.cpp:213]   --->   Operation 498 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_18, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 499 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 500 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i32 %sext_ln1118_33, %shl_ln728_1" [demodulation_FM.cpp:213]   --->   Operation 500 'add' 'add_ln1192_11' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i18 %hwin_Q_7_V to i27" [demodulation_FM.cpp:213]   --->   Operation 501 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 502 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_9 = mul i27 %sext_ln1118_36, 251" [demodulation_FM.cpp:213]   --->   Operation 502 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 503 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_13)   --->   "%sext_ln1118_37 = sext i27 %mul_ln1118_9 to i32" [demodulation_FM.cpp:213]   --->   Operation 503 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_20 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_11, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 504 'partselect' 'tmp_20' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_20, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 505 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i32 %sext_ln1118_37, %shl_ln728_3" [demodulation_FM.cpp:213]   --->   Operation 506 'add' 'add_ln1192_13' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_22 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_13, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 507 'partselect' 'tmp_22' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i18 %hwin_I_14_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 508 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 509 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_22 = mul i29 %sext_ln1118_62, 646" [demodulation_FM.cpp:211]   --->   Operation 509 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 510 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_26)   --->   "%sext_ln1118_63 = sext i29 %mul_ln1118_22 to i32" [demodulation_FM.cpp:211]   --->   Operation 510 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_33, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 511 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i32 %sext_ln1118_63, %shl_ln728_22" [demodulation_FM.cpp:211]   --->   Operation 512 'add' 'add_ln1192_26' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i18 %hwin_I_15_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 513 'sext' 'sext_ln1118_66' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_24 = mul i29 %sext_ln1118_66, 655" [demodulation_FM.cpp:211]   --->   Operation 514 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 515 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_28)   --->   "%sext_ln1118_67 = sext i29 %mul_ln1118_24 to i32" [demodulation_FM.cpp:211]   --->   Operation 515 'sext' 'sext_ln1118_67' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_35 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_26, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 516 'partselect' 'tmp_35' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_35, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 517 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i32 %sext_ln1118_67, %shl_ln728_24" [demodulation_FM.cpp:211]   --->   Operation 518 'add' 'add_ln1192_28' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_37 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_28, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 519 'partselect' 'tmp_37' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.74>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i18 %hwin_Q_8_V to i28" [demodulation_FM.cpp:213]   --->   Operation 520 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_11 = mul i28 %sext_ln1118_40, 318" [demodulation_FM.cpp:213]   --->   Operation 521 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 522 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_15)   --->   "%sext_ln1118_41 = sext i28 %mul_ln1118_11 to i32" [demodulation_FM.cpp:213]   --->   Operation 522 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_22, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 523 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 524 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i32 %sext_ln1118_41, %shl_ln728_11" [demodulation_FM.cpp:213]   --->   Operation 524 'add' 'add_ln1192_15' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i18 %hwin_Q_9_V to i28" [demodulation_FM.cpp:213]   --->   Operation 525 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 526 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_13 = mul i28 %sext_ln1118_44, 388" [demodulation_FM.cpp:213]   --->   Operation 526 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 527 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_17)   --->   "%sext_ln1118_45 = sext i28 %mul_ln1118_13 to i32" [demodulation_FM.cpp:213]   --->   Operation 527 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_24 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_15, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 528 'partselect' 'tmp_24' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_24, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 529 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 530 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i32 %sext_ln1118_45, %shl_ln728_13" [demodulation_FM.cpp:213]   --->   Operation 530 'add' 'add_ln1192_17' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_26 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_17, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 531 'partselect' 'tmp_26' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i18 %hwin_I_16_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 532 'sext' 'sext_ln1118_70' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 533 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_26 = mul i29 %sext_ln1118_70, 646" [demodulation_FM.cpp:211]   --->   Operation 533 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 534 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_30)   --->   "%sext_ln1118_71 = sext i29 %mul_ln1118_26 to i32" [demodulation_FM.cpp:211]   --->   Operation 534 'sext' 'sext_ln1118_71' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_37, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 535 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 536 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i32 %sext_ln1118_71, %shl_ln728_26" [demodulation_FM.cpp:211]   --->   Operation 536 'add' 'add_ln1192_30' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i18 %hwin_I_17_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 537 'sext' 'sext_ln1118_74' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 538 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_28 = mul i29 %sext_ln1118_74, 619" [demodulation_FM.cpp:211]   --->   Operation 538 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 539 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_32)   --->   "%sext_ln1118_75 = sext i29 %mul_ln1118_28 to i32" [demodulation_FM.cpp:211]   --->   Operation 539 'sext' 'sext_ln1118_75' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_39 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_30, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 540 'partselect' 'tmp_39' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_39, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 541 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_9 : Operation 542 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i32 %sext_ln1118_75, %shl_ln728_28" [demodulation_FM.cpp:211]   --->   Operation 542 'add' 'add_ln1192_32' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_41 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_32, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 543 'partselect' 'tmp_41' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.74>
ST_10 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i18 %hwin_Q_10_V to i28" [demodulation_FM.cpp:213]   --->   Operation 544 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 545 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_15 = mul i28 %sext_ln1118_48, 457" [demodulation_FM.cpp:213]   --->   Operation 545 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 546 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_19)   --->   "%sext_ln1118_49 = sext i28 %mul_ln1118_15 to i32" [demodulation_FM.cpp:213]   --->   Operation 546 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_26, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 547 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i32 %sext_ln1118_49, %shl_ln728_15" [demodulation_FM.cpp:213]   --->   Operation 548 'add' 'add_ln1192_19' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i18 %hwin_Q_11_V to i29" [demodulation_FM.cpp:213]   --->   Operation 549 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_17 = mul i29 %sext_ln1118_52, 521" [demodulation_FM.cpp:213]   --->   Operation 550 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 551 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_21)   --->   "%sext_ln1118_53 = sext i29 %mul_ln1118_17 to i32" [demodulation_FM.cpp:213]   --->   Operation 551 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_28 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_19, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 552 'partselect' 'tmp_28' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_28, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 553 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 554 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i32 %sext_ln1118_53, %shl_ln728_17" [demodulation_FM.cpp:213]   --->   Operation 554 'add' 'add_ln1192_21' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_30 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_21, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 555 'partselect' 'tmp_30' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i18 %hwin_I_18_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 556 'sext' 'sext_ln1118_78' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_30 = mul i29 %sext_ln1118_78, 577" [demodulation_FM.cpp:211]   --->   Operation 557 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 558 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_34)   --->   "%sext_ln1118_79 = sext i29 %mul_ln1118_30 to i32" [demodulation_FM.cpp:211]   --->   Operation 558 'sext' 'sext_ln1118_79' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_41, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 559 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 560 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i32 %sext_ln1118_79, %shl_ln728_30" [demodulation_FM.cpp:211]   --->   Operation 560 'add' 'add_ln1192_34' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i18 %hwin_I_19_V_load to i29" [demodulation_FM.cpp:211]   --->   Operation 561 'sext' 'sext_ln1118_82' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_32 = mul i29 %sext_ln1118_82, 521" [demodulation_FM.cpp:211]   --->   Operation 562 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 563 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_36)   --->   "%sext_ln1118_83 = sext i29 %mul_ln1118_32 to i32" [demodulation_FM.cpp:211]   --->   Operation 563 'sext' 'sext_ln1118_83' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_43 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_34, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 564 'partselect' 'tmp_43' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_43, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 565 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i32 %sext_ln1118_83, %shl_ln728_32" [demodulation_FM.cpp:211]   --->   Operation 566 'add' 'add_ln1192_36' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_45 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_36, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 567 'partselect' 'tmp_45' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.74>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i18 %hwin_Q_12_V to i29" [demodulation_FM.cpp:213]   --->   Operation 568 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_19 = mul i29 %sext_ln1118_56, 577" [demodulation_FM.cpp:213]   --->   Operation 569 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 570 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_23)   --->   "%sext_ln1118_57 = sext i29 %mul_ln1118_19 to i32" [demodulation_FM.cpp:213]   --->   Operation 570 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_30, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 571 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i32 %sext_ln1118_57, %shl_ln728_19" [demodulation_FM.cpp:213]   --->   Operation 572 'add' 'add_ln1192_23' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i18 %hwin_Q_13_V to i29" [demodulation_FM.cpp:213]   --->   Operation 573 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 574 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_21 = mul i29 %sext_ln1118_60, 619" [demodulation_FM.cpp:213]   --->   Operation 574 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 575 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_25)   --->   "%sext_ln1118_61 = sext i29 %mul_ln1118_21 to i32" [demodulation_FM.cpp:213]   --->   Operation 575 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_32 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_23, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 576 'partselect' 'tmp_32' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_32, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 577 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 578 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i32 %sext_ln1118_61, %shl_ln728_21" [demodulation_FM.cpp:213]   --->   Operation 578 'add' 'add_ln1192_25' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_34 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_25, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 579 'partselect' 'tmp_34' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i18 %hwin_I_20_V_load to i28" [demodulation_FM.cpp:211]   --->   Operation 580 'sext' 'sext_ln1118_86' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_34 = mul i28 %sext_ln1118_86, 457" [demodulation_FM.cpp:211]   --->   Operation 581 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 582 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_38)   --->   "%sext_ln1118_87 = sext i28 %mul_ln1118_34 to i32" [demodulation_FM.cpp:211]   --->   Operation 582 'sext' 'sext_ln1118_87' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_45, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 583 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 584 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i32 %sext_ln1118_87, %shl_ln728_34" [demodulation_FM.cpp:211]   --->   Operation 584 'add' 'add_ln1192_38' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i18 %hwin_I_21_V_load to i28" [demodulation_FM.cpp:211]   --->   Operation 585 'sext' 'sext_ln1118_90' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 586 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_36 = mul i28 %sext_ln1118_90, 388" [demodulation_FM.cpp:211]   --->   Operation 586 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 587 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_40)   --->   "%sext_ln1118_91 = sext i28 %mul_ln1118_36 to i32" [demodulation_FM.cpp:211]   --->   Operation 587 'sext' 'sext_ln1118_91' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_47 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_38, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 588 'partselect' 'tmp_47' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_47, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 589 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_11 : Operation 590 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i32 %sext_ln1118_91, %shl_ln728_36" [demodulation_FM.cpp:211]   --->   Operation 590 'add' 'add_ln1192_40' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_49 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_40, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 591 'partselect' 'tmp_49' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.74>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i18 %hwin_Q_14_V to i29" [demodulation_FM.cpp:213]   --->   Operation 592 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_23 = mul i29 %sext_ln1118_64, 646" [demodulation_FM.cpp:213]   --->   Operation 593 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 594 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_27)   --->   "%sext_ln1118_65 = sext i29 %mul_ln1118_23 to i32" [demodulation_FM.cpp:213]   --->   Operation 594 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_34, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 595 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i32 %sext_ln1118_65, %shl_ln728_23" [demodulation_FM.cpp:213]   --->   Operation 596 'add' 'add_ln1192_27' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i18 %hwin_Q_15_V to i29" [demodulation_FM.cpp:213]   --->   Operation 597 'sext' 'sext_ln1118_68' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 598 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_25 = mul i29 %sext_ln1118_68, 655" [demodulation_FM.cpp:213]   --->   Operation 598 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 599 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_29)   --->   "%sext_ln1118_69 = sext i29 %mul_ln1118_25 to i32" [demodulation_FM.cpp:213]   --->   Operation 599 'sext' 'sext_ln1118_69' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_36 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_27, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 600 'partselect' 'tmp_36' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_36, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 601 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i32 %sext_ln1118_69, %shl_ln728_25" [demodulation_FM.cpp:213]   --->   Operation 602 'add' 'add_ln1192_29' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_38 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_29, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 603 'partselect' 'tmp_38' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i18 %hwin_I_22_V_load to i28" [demodulation_FM.cpp:211]   --->   Operation 604 'sext' 'sext_ln1118_94' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_38 = mul i28 %sext_ln1118_94, 318" [demodulation_FM.cpp:211]   --->   Operation 605 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 606 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_42)   --->   "%sext_ln1118_95 = sext i28 %mul_ln1118_38 to i32" [demodulation_FM.cpp:211]   --->   Operation 606 'sext' 'sext_ln1118_95' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_49, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 607 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i32 %sext_ln1118_95, %shl_ln728_38" [demodulation_FM.cpp:211]   --->   Operation 608 'add' 'add_ln1192_42' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i18 %hwin_I_23_V_load to i27" [demodulation_FM.cpp:211]   --->   Operation 609 'sext' 'sext_ln1118_98' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 610 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_40 = mul i27 %sext_ln1118_98, 251" [demodulation_FM.cpp:211]   --->   Operation 610 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 611 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_44)   --->   "%sext_ln1118_99 = sext i27 %mul_ln1118_40 to i32" [demodulation_FM.cpp:211]   --->   Operation 611 'sext' 'sext_ln1118_99' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_51 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_42, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 612 'partselect' 'tmp_51' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_51, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 613 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_12 : Operation 614 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i32 %sext_ln1118_99, %shl_ln728_40" [demodulation_FM.cpp:211]   --->   Operation 614 'add' 'add_ln1192_44' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_53 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_44, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 615 'partselect' 'tmp_53' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.74>
ST_13 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i18 %hwin_Q_16_V to i29" [demodulation_FM.cpp:213]   --->   Operation 616 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 617 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_27 = mul i29 %sext_ln1118_72, 646" [demodulation_FM.cpp:213]   --->   Operation 617 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 618 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_31)   --->   "%sext_ln1118_73 = sext i29 %mul_ln1118_27 to i32" [demodulation_FM.cpp:213]   --->   Operation 618 'sext' 'sext_ln1118_73' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_38, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 619 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 620 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i32 %sext_ln1118_73, %shl_ln728_27" [demodulation_FM.cpp:213]   --->   Operation 620 'add' 'add_ln1192_31' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i18 %hwin_Q_17_V to i29" [demodulation_FM.cpp:213]   --->   Operation 621 'sext' 'sext_ln1118_76' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 622 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_29 = mul i29 %sext_ln1118_76, 619" [demodulation_FM.cpp:213]   --->   Operation 622 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 623 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_33)   --->   "%sext_ln1118_77 = sext i29 %mul_ln1118_29 to i32" [demodulation_FM.cpp:213]   --->   Operation 623 'sext' 'sext_ln1118_77' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_40 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_31, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 624 'partselect' 'tmp_40' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 625 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_40, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 625 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 626 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i32 %sext_ln1118_77, %shl_ln728_29" [demodulation_FM.cpp:213]   --->   Operation 626 'add' 'add_ln1192_33' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_42 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_33, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 627 'partselect' 'tmp_42' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i18 %hwin_I_24_V_load to i27" [demodulation_FM.cpp:211]   --->   Operation 628 'sext' 'sext_ln1118_102' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 629 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_42 = mul i27 %sext_ln1118_102, 190" [demodulation_FM.cpp:211]   --->   Operation 629 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 630 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_46)   --->   "%sext_ln1118_103 = sext i27 %mul_ln1118_42 to i32" [demodulation_FM.cpp:211]   --->   Operation 630 'sext' 'sext_ln1118_103' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_53, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 631 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 632 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i32 %sext_ln1118_103, %shl_ln728_42" [demodulation_FM.cpp:211]   --->   Operation 632 'add' 'add_ln1192_46' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i18 %hwin_I_25_V_load to i27" [demodulation_FM.cpp:211]   --->   Operation 633 'sext' 'sext_ln1118_106' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 634 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_44 = mul i27 %sext_ln1118_106, 137" [demodulation_FM.cpp:211]   --->   Operation 634 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 635 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_48)   --->   "%sext_ln1118_107 = sext i27 %mul_ln1118_44 to i32" [demodulation_FM.cpp:211]   --->   Operation 635 'sext' 'sext_ln1118_107' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_55 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_46, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 636 'partselect' 'tmp_55' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_55, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 637 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_13 : Operation 638 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i32 %sext_ln1118_107, %shl_ln728_44" [demodulation_FM.cpp:211]   --->   Operation 638 'add' 'add_ln1192_48' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_57 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_48, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 639 'partselect' 'tmp_57' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i18 %hwin_Q_18_V to i29" [demodulation_FM.cpp:213]   --->   Operation 640 'sext' 'sext_ln1118_80' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 641 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_31 = mul i29 %sext_ln1118_80, 577" [demodulation_FM.cpp:213]   --->   Operation 641 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 642 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_35)   --->   "%sext_ln1118_81 = sext i29 %mul_ln1118_31 to i32" [demodulation_FM.cpp:213]   --->   Operation 642 'sext' 'sext_ln1118_81' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 643 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_42, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 643 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 644 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i32 %sext_ln1118_81, %shl_ln728_31" [demodulation_FM.cpp:213]   --->   Operation 644 'add' 'add_ln1192_35' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i18 %hwin_Q_19_V to i29" [demodulation_FM.cpp:213]   --->   Operation 645 'sext' 'sext_ln1118_84' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 646 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_33 = mul i29 %sext_ln1118_84, 521" [demodulation_FM.cpp:213]   --->   Operation 646 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 647 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_37)   --->   "%sext_ln1118_85 = sext i29 %mul_ln1118_33 to i32" [demodulation_FM.cpp:213]   --->   Operation 647 'sext' 'sext_ln1118_85' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_44 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_35, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 648 'partselect' 'tmp_44' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_44, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 649 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 650 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i32 %sext_ln1118_85, %shl_ln728_33" [demodulation_FM.cpp:213]   --->   Operation 650 'add' 'add_ln1192_37' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_37, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 651 'partselect' 'tmp_46' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i18 %hwin_I_26_V_load to i26" [demodulation_FM.cpp:211]   --->   Operation 652 'sext' 'sext_ln1118_110' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 653 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_46 = mul i26 %sext_ln1118_110, 93" [demodulation_FM.cpp:211]   --->   Operation 653 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 654 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_50)   --->   "%sext_ln1118_111 = sext i26 %mul_ln1118_46 to i32" [demodulation_FM.cpp:211]   --->   Operation 654 'sext' 'sext_ln1118_111' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 655 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_57, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 655 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 656 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i32 %sext_ln1118_111, %shl_ln728_46" [demodulation_FM.cpp:211]   --->   Operation 656 'add' 'add_ln1192_50' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i18 %hwin_I_27_V_load to i25" [demodulation_FM.cpp:211]   --->   Operation 657 'sext' 'sext_ln1118_114' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 658 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_48 = mul i25 %sext_ln1118_114, 59" [demodulation_FM.cpp:211]   --->   Operation 658 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 659 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_52)   --->   "%sext_ln1118_115 = sext i25 %mul_ln1118_48 to i32" [demodulation_FM.cpp:211]   --->   Operation 659 'sext' 'sext_ln1118_115' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_59 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_50, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 660 'partselect' 'tmp_59' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 661 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_59, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 661 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 662 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i32 %sext_ln1118_115, %shl_ln728_48" [demodulation_FM.cpp:211]   --->   Operation 662 'add' 'add_ln1192_52' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %hwin_I_28_V_load, i5 0)" [demodulation_FM.cpp:211]   --->   Operation 663 'bitconcatenate' 'shl_ln1118_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i23 %shl_ln1118_s to i24" [demodulation_FM.cpp:211]   --->   Operation 664 'sext' 'sext_ln1118_118' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %hwin_I_28_V_load, i1 false)" [demodulation_FM.cpp:211]   --->   Operation 665 'bitconcatenate' 'shl_ln1118_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i19 %shl_ln1118_10 to i24" [demodulation_FM.cpp:211]   --->   Operation 666 'sext' 'sext_ln1118_119' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 667 [1/1] (1.61ns)   --->   "%add_ln1118_4 = add i24 %sext_ln1118_118, %sext_ln1118_119" [demodulation_FM.cpp:211]   --->   Operation 667 'add' 'add_ln1118_4' <Predicate = (!icmp_ln176)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i24 %add_ln1118_4 to i32" [demodulation_FM.cpp:211]   --->   Operation 668 'sext' 'sext_ln1118_120' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_61 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_52, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 669 'partselect' 'tmp_61' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_61, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 670 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_14 : Operation 671 [1/1] (1.78ns)   --->   "%add_ln1192_54 = add i32 %sext_ln1118_120, %shl_ln728_50" [demodulation_FM.cpp:211]   --->   Operation 671 'add' 'add_ln1192_54' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_63 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_54, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 672 'partselect' 'tmp_63' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.74>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i18 %hwin_Q_20_V to i28" [demodulation_FM.cpp:213]   --->   Operation 673 'sext' 'sext_ln1118_88' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 674 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_35 = mul i28 %sext_ln1118_88, 457" [demodulation_FM.cpp:213]   --->   Operation 674 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 675 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_39)   --->   "%sext_ln1118_89 = sext i28 %mul_ln1118_35 to i32" [demodulation_FM.cpp:213]   --->   Operation 675 'sext' 'sext_ln1118_89' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_46, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 676 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 677 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i32 %sext_ln1118_89, %shl_ln728_35" [demodulation_FM.cpp:213]   --->   Operation 677 'add' 'add_ln1192_39' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i18 %hwin_Q_21_V to i28" [demodulation_FM.cpp:213]   --->   Operation 678 'sext' 'sext_ln1118_92' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 679 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_37 = mul i28 %sext_ln1118_92, 388" [demodulation_FM.cpp:213]   --->   Operation 679 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 680 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_41)   --->   "%sext_ln1118_93 = sext i28 %mul_ln1118_37 to i32" [demodulation_FM.cpp:213]   --->   Operation 680 'sext' 'sext_ln1118_93' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_48 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_39, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 681 'partselect' 'tmp_48' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_48, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 682 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 683 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i32 %sext_ln1118_93, %shl_ln728_37" [demodulation_FM.cpp:213]   --->   Operation 683 'add' 'add_ln1192_41' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_50 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_41, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 684 'partselect' 'tmp_50' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i18 %hwin_I_29_V_load to i23" [demodulation_FM.cpp:211]   --->   Operation 685 'sext' 'sext_ln1118_124' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %hwin_I_29_V_load, i4 0)" [demodulation_FM.cpp:211]   --->   Operation 686 'bitconcatenate' 'shl_ln1118_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i22 %shl_ln1118_13 to i23" [demodulation_FM.cpp:211]   --->   Operation 687 'sext' 'sext_ln1118_125' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 688 [1/1] (1.59ns)   --->   "%add_ln1118_6 = add i23 %sext_ln1118_124, %sext_ln1118_125" [demodulation_FM.cpp:211]   --->   Operation 688 'add' 'add_ln1118_6' <Predicate = (!icmp_ln176)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i23 %add_ln1118_6 to i32" [demodulation_FM.cpp:211]   --->   Operation 689 'sext' 'sext_ln1118_126' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 690 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_63, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 690 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 691 [1/1] (1.78ns)   --->   "%add_ln1192_56 = add i32 %sext_ln1118_126, %shl_ln728_52" [demodulation_FM.cpp:211]   --->   Operation 691 'add' 'add_ln1192_56' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %tmp_r_V_5, i3 0)" [demodulation_FM.cpp:211]   --->   Operation 692 'bitconcatenate' 'shl_ln1118_15' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i21 %shl_ln1118_15 to i22" [demodulation_FM.cpp:211]   --->   Operation 693 'sext' 'sext_ln1118_130' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %tmp_r_V_5, i1 false)" [demodulation_FM.cpp:211]   --->   Operation 694 'bitconcatenate' 'shl_ln1118_16' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i19 %shl_ln1118_16 to i22" [demodulation_FM.cpp:211]   --->   Operation 695 'sext' 'sext_ln1118_131' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 696 [1/1] (1.58ns)   --->   "%sub_ln1118_2 = sub i22 %sext_ln1118_130, %sext_ln1118_131" [demodulation_FM.cpp:211]   --->   Operation 696 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln176)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i22 %sub_ln1118_2 to i32" [demodulation_FM.cpp:211]   --->   Operation 697 'sext' 'sext_ln1118_132' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_65 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_56, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 698 'partselect' 'tmp_65' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 699 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_65, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 699 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_15 : Operation 700 [1/1] (1.78ns)   --->   "%add_ln1192_58 = add i32 %sext_ln1118_132, %shl_ln728_54" [demodulation_FM.cpp:211]   --->   Operation 700 'add' 'add_ln1192_58' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_58, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 701 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.74>
ST_16 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i18 %hwin_Q_22_V to i28" [demodulation_FM.cpp:213]   --->   Operation 702 'sext' 'sext_ln1118_96' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_16 : Operation 703 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_39 = mul i28 %sext_ln1118_96, 318" [demodulation_FM.cpp:213]   --->   Operation 703 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 704 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_43)   --->   "%sext_ln1118_97 = sext i28 %mul_ln1118_39 to i32" [demodulation_FM.cpp:213]   --->   Operation 704 'sext' 'sext_ln1118_97' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_50, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 705 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_16 : Operation 706 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i32 %sext_ln1118_97, %shl_ln728_39" [demodulation_FM.cpp:213]   --->   Operation 706 'add' 'add_ln1192_43' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i18 %hwin_Q_23_V to i27" [demodulation_FM.cpp:213]   --->   Operation 707 'sext' 'sext_ln1118_100' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_16 : Operation 708 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_41 = mul i27 %sext_ln1118_100, 251" [demodulation_FM.cpp:213]   --->   Operation 708 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 709 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_45)   --->   "%sext_ln1118_101 = sext i27 %mul_ln1118_41 to i32" [demodulation_FM.cpp:213]   --->   Operation 709 'sext' 'sext_ln1118_101' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_52 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_43, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 710 'partselect' 'tmp_52' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_16 : Operation 711 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_52, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 711 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_16 : Operation 712 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i32 %sext_ln1118_101, %shl_ln728_41" [demodulation_FM.cpp:213]   --->   Operation 712 'add' 'add_ln1192_45' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_54 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_45, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 713 'partselect' 'tmp_54' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.74>
ST_17 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i18 %hwin_Q_24_V to i27" [demodulation_FM.cpp:213]   --->   Operation 714 'sext' 'sext_ln1118_104' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 715 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_43 = mul i27 %sext_ln1118_104, 190" [demodulation_FM.cpp:213]   --->   Operation 715 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 716 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_47)   --->   "%sext_ln1118_105 = sext i27 %mul_ln1118_43 to i32" [demodulation_FM.cpp:213]   --->   Operation 716 'sext' 'sext_ln1118_105' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 717 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_54, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 717 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 718 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i32 %sext_ln1118_105, %shl_ln728_43" [demodulation_FM.cpp:213]   --->   Operation 718 'add' 'add_ln1192_47' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i18 %hwin_Q_25_V to i27" [demodulation_FM.cpp:213]   --->   Operation 719 'sext' 'sext_ln1118_108' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 720 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_45 = mul i27 %sext_ln1118_108, 137" [demodulation_FM.cpp:213]   --->   Operation 720 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 721 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_49)   --->   "%sext_ln1118_109 = sext i27 %mul_ln1118_45 to i32" [demodulation_FM.cpp:213]   --->   Operation 721 'sext' 'sext_ln1118_109' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_56 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_47, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 722 'partselect' 'tmp_56' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_56, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 723 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 724 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i32 %sext_ln1118_109, %shl_ln728_45" [demodulation_FM.cpp:213]   --->   Operation 724 'add' 'add_ln1192_49' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_58 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_49, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 725 'partselect' 'tmp_58' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.74>
ST_18 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i18 %hwin_Q_26_V to i26" [demodulation_FM.cpp:213]   --->   Operation 726 'sext' 'sext_ln1118_112' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_18 : Operation 727 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_47 = mul i26 %sext_ln1118_112, 93" [demodulation_FM.cpp:213]   --->   Operation 727 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 728 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_51)   --->   "%sext_ln1118_113 = sext i26 %mul_ln1118_47 to i32" [demodulation_FM.cpp:213]   --->   Operation 728 'sext' 'sext_ln1118_113' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_18 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_58, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 729 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_18 : Operation 730 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i32 %sext_ln1118_113, %shl_ln728_47" [demodulation_FM.cpp:213]   --->   Operation 730 'add' 'add_ln1192_51' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i18 %hwin_Q_27_V to i25" [demodulation_FM.cpp:213]   --->   Operation 731 'sext' 'sext_ln1118_116' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_18 : Operation 732 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_49 = mul i25 %sext_ln1118_116, 59" [demodulation_FM.cpp:213]   --->   Operation 732 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln176)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 733 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_53)   --->   "%sext_ln1118_117 = sext i25 %mul_ln1118_49 to i32" [demodulation_FM.cpp:213]   --->   Operation 733 'sext' 'sext_ln1118_117' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_18 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_60 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_51, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 734 'partselect' 'tmp_60' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_18 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_60, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 735 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_18 : Operation 736 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i32 %sext_ln1118_117, %shl_ln728_49" [demodulation_FM.cpp:213]   --->   Operation 736 'add' 'add_ln1192_53' <Predicate = (!icmp_ln176)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_62 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_53, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 737 'partselect' 'tmp_62' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %hwin_Q_28_V, i5 0)" [demodulation_FM.cpp:213]   --->   Operation 738 'bitconcatenate' 'shl_ln1118_11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i23 %shl_ln1118_11 to i24" [demodulation_FM.cpp:213]   --->   Operation 739 'sext' 'sext_ln1118_121' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 740 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %hwin_Q_28_V, i1 false)" [demodulation_FM.cpp:213]   --->   Operation 740 'bitconcatenate' 'shl_ln1118_12' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i19 %shl_ln1118_12 to i24" [demodulation_FM.cpp:213]   --->   Operation 741 'sext' 'sext_ln1118_122' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 742 [1/1] (1.61ns)   --->   "%add_ln1118_5 = add i24 %sext_ln1118_121, %sext_ln1118_122" [demodulation_FM.cpp:213]   --->   Operation 742 'add' 'add_ln1118_5' <Predicate = (!icmp_ln176)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i24 %add_ln1118_5 to i32" [demodulation_FM.cpp:213]   --->   Operation 743 'sext' 'sext_ln1118_123' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_62, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 744 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 745 [1/1] (1.78ns)   --->   "%add_ln1192_55 = add i32 %sext_ln1118_123, %shl_ln728_51" [demodulation_FM.cpp:213]   --->   Operation 745 'add' 'add_ln1192_55' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i18 %hwin_Q_29_V to i23" [demodulation_FM.cpp:213]   --->   Operation 746 'sext' 'sext_ln1118_127' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %hwin_Q_29_V, i4 0)" [demodulation_FM.cpp:213]   --->   Operation 747 'bitconcatenate' 'shl_ln1118_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i22 %shl_ln1118_14 to i23" [demodulation_FM.cpp:213]   --->   Operation 748 'sext' 'sext_ln1118_128' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 749 [1/1] (1.59ns)   --->   "%add_ln1118_7 = add i23 %sext_ln1118_127, %sext_ln1118_128" [demodulation_FM.cpp:213]   --->   Operation 749 'add' 'add_ln1118_7' <Predicate = (!icmp_ln176)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i23 %add_ln1118_7 to i32" [demodulation_FM.cpp:213]   --->   Operation 750 'sext' 'sext_ln1118_129' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_64 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_55, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 751 'partselect' 'tmp_64' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_64, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 752 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 753 [1/1] (1.78ns)   --->   "%add_ln1192_57 = add i32 %sext_ln1118_129, %shl_ln728_53" [demodulation_FM.cpp:213]   --->   Operation 753 'add' 'add_ln1192_57' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %tmp_i_V_5, i3 0)" [demodulation_FM.cpp:213]   --->   Operation 754 'bitconcatenate' 'shl_ln1118_17' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i21 %shl_ln1118_17 to i22" [demodulation_FM.cpp:213]   --->   Operation 755 'sext' 'sext_ln1118_133' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %tmp_i_V_5, i1 false)" [demodulation_FM.cpp:213]   --->   Operation 756 'bitconcatenate' 'shl_ln1118_18' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i19 %shl_ln1118_18 to i22" [demodulation_FM.cpp:213]   --->   Operation 757 'sext' 'sext_ln1118_134' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 758 [1/1] (1.58ns)   --->   "%sub_ln1118_3 = sub i22 %sext_ln1118_133, %sext_ln1118_134" [demodulation_FM.cpp:213]   --->   Operation 758 'sub' 'sub_ln1118_3' <Predicate = (!icmp_ln176)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i22 %sub_ln1118_3 to i32" [demodulation_FM.cpp:213]   --->   Operation 759 'sext' 'sext_ln1118_135' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_66 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_57, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 760 'partselect' 'tmp_66' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_66, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 761 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 762 [1/1] (1.78ns)   --->   "%add_ln1192_59 = add i32 %sext_ln1118_135, %shl_ln728_55" [demodulation_FM.cpp:213]   --->   Operation 762 'add' 'add_ln1192_59' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln1192_59, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 763 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.31>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "%p_Val2_load = load i18* %p_Val2_s" [demodulation_FM.cpp:223]   --->   Operation 764 'load' 'p_Val2_load' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i18* %p_Val2_1" [demodulation_FM.cpp:224]   --->   Operation 765 'load' 'p_Val2_1_load' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (1.52ns)   --->   "%dii_V = sub i18 %trunc_ln708_s, %p_Val2_load" [demodulation_FM.cpp:223]   --->   Operation 766 'sub' 'dii_V' <Predicate = (icmp_ln219)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 767 [1/1] (1.52ns)   --->   "%dqq_V = sub i18 %trunc_ln708_2, %p_Val2_1_load" [demodulation_FM.cpp:224]   --->   Operation 767 'sub' 'dqq_V' <Predicate = (icmp_ln219)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 768 [1/1] (0.00ns)   --->   "%r_V_6 = sext i18 %trunc_ln708_s to i36" [demodulation_FM.cpp:228]   --->   Operation 768 'sext' 'r_V_6' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_20 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %dqq_V to i36" [demodulation_FM.cpp:228]   --->   Operation 769 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_20 : Operation 770 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_16 = mul nsw i36 %r_V_6, %sext_ln1118_2" [demodulation_FM.cpp:228]   --->   Operation 770 'mul' 'r_V_16' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 771 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_18 = mul nsw i36 %r_V_6, %r_V_6" [demodulation_FM.cpp:228]   --->   Operation 771 'mul' 'r_V_18' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 772 [1/1] (1.06ns)   --->   "store i18 %trunc_ln708_2, i18* %p_Val2_1" [demodulation_FM.cpp:232]   --->   Operation 772 'store' <Predicate = (icmp_ln219)> <Delay = 1.06>
ST_20 : Operation 773 [1/1] (1.06ns)   --->   "store i18 %trunc_ln708_s, i18* %p_Val2_s" [demodulation_FM.cpp:232]   --->   Operation 773 'store' <Predicate = (icmp_ln219)> <Delay = 1.06>
ST_20 : Operation 774 [1/1] (0.00ns)   --->   "br label %HConvH_end" [demodulation_FM.cpp:232]   --->   Operation 774 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.79>
ST_21 : Operation 775 [1/1] (0.00ns)   --->   "%r_V_8 = sext i18 %trunc_ln708_2 to i36" [demodulation_FM.cpp:228]   --->   Operation 775 'sext' 'r_V_8' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_21 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %dii_V to i36" [demodulation_FM.cpp:228]   --->   Operation 776 'sext' 'sext_ln1118_3' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_21 : Operation 777 [1/1] (2.84ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_17 = mul nsw i36 %r_V_8, %sext_ln1118_3" [demodulation_FM.cpp:228]   --->   Operation 777 'mul' 'r_V_17' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 778 [1/1] (2.95ns) (root node of the DSP)   --->   "%ret_V_6 = sub i36 %r_V_16, %r_V_17" [demodulation_FM.cpp:228]   --->   Operation 778 'sub' 'ret_V_6' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 779 [1/1] (2.84ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_19 = mul nsw i36 %r_V_8, %r_V_8" [demodulation_FM.cpp:228]   --->   Operation 779 'mul' 'r_V_19' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 780 [1/1] (0.00ns)   --->   "%lhs_V = sext i36 %r_V_18 to i37" [demodulation_FM.cpp:228]   --->   Operation 780 'sext' 'lhs_V' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_21 : Operation 781 [1/1] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%rhs_V = sext i36 %r_V_19 to i37" [demodulation_FM.cpp:228]   --->   Operation 781 'sext' 'rhs_V' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_21 : Operation 782 [1/1] (2.95ns) (root node of the DSP)   --->   "%ret_V_4 = add nsw i37 %lhs_V, %rhs_V" [demodulation_FM.cpp:228]   --->   Operation 782 'add' 'ret_V_4' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_67 = call i60 @_ssdm_op_BitConcatenate.i60.i36.i24(i36 %ret_V_6, i24 0)" [demodulation_FM.cpp:228]   --->   Operation 783 'bitconcatenate' 'tmp_67' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_21 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i37 %ret_V_4 to i60" [demodulation_FM.cpp:228]   --->   Operation 784 'sext' 'sext_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_21 : Operation 785 [64/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 785 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.00>
ST_22 : Operation 786 [63/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 786 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.00>
ST_23 : Operation 787 [62/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 787 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.00>
ST_24 : Operation 788 [61/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 788 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.00>
ST_25 : Operation 789 [60/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 789 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.00>
ST_26 : Operation 790 [59/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 790 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.00>
ST_27 : Operation 791 [58/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 791 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.00>
ST_28 : Operation 792 [57/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 792 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.00>
ST_29 : Operation 793 [56/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 793 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.00>
ST_30 : Operation 794 [55/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 794 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.00>
ST_31 : Operation 795 [54/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 795 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.00>
ST_32 : Operation 796 [53/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 796 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.00>
ST_33 : Operation 797 [52/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 797 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.00>
ST_34 : Operation 798 [51/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 798 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.00>
ST_35 : Operation 799 [50/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 799 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.00>
ST_36 : Operation 800 [49/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 800 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.00>
ST_37 : Operation 801 [48/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 801 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.00>
ST_38 : Operation 802 [47/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 802 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.00>
ST_39 : Operation 803 [46/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 803 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.00>
ST_40 : Operation 804 [45/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 804 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.00>
ST_41 : Operation 805 [44/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 805 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.00>
ST_42 : Operation 806 [43/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 806 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.00>
ST_43 : Operation 807 [42/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 807 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.00>
ST_44 : Operation 808 [41/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 808 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.00>
ST_45 : Operation 809 [40/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 809 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.00>
ST_46 : Operation 810 [39/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 810 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.00>
ST_47 : Operation 811 [38/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 811 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.00>
ST_48 : Operation 812 [37/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 812 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.00>
ST_49 : Operation 813 [36/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 813 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.00>
ST_50 : Operation 814 [35/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 814 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.00>
ST_51 : Operation 815 [34/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 815 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.00>
ST_52 : Operation 816 [33/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 816 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.00>
ST_53 : Operation 817 [32/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 817 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.00>
ST_54 : Operation 818 [31/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 818 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.00>
ST_55 : Operation 819 [30/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 819 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.00>
ST_56 : Operation 820 [29/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 820 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.00>
ST_57 : Operation 821 [28/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 821 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.00>
ST_58 : Operation 822 [27/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 822 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.00>
ST_59 : Operation 823 [26/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 823 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.00>
ST_60 : Operation 824 [25/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 824 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.00>
ST_61 : Operation 825 [24/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 825 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.00>
ST_62 : Operation 826 [23/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 826 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.00>
ST_63 : Operation 827 [22/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 827 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.00>
ST_64 : Operation 828 [21/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 828 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.00>
ST_65 : Operation 829 [20/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 829 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.00>
ST_66 : Operation 830 [19/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 830 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.00>
ST_67 : Operation 831 [18/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 831 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.00>
ST_68 : Operation 832 [17/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 832 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.00>
ST_69 : Operation 833 [16/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 833 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.00>
ST_70 : Operation 834 [15/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 834 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.00>
ST_71 : Operation 835 [14/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 835 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.00>
ST_72 : Operation 836 [13/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 836 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.00>
ST_73 : Operation 837 [12/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 837 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.00>
ST_74 : Operation 838 [11/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 838 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.00>
ST_75 : Operation 839 [10/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 839 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.00>
ST_76 : Operation 840 [9/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 840 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.00>
ST_77 : Operation 841 [8/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 841 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.00>
ST_78 : Operation 842 [7/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 842 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.00>
ST_79 : Operation 843 [6/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 843 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.00>
ST_80 : Operation 844 [5/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 844 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.00>
ST_81 : Operation 845 [4/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 845 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.00>
ST_82 : Operation 846 [3/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 846 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.00>
ST_83 : Operation 847 [2/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 847 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.82>
ST_84 : Operation 848 [1/64] (3.00ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_67, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 848 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 3.00> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 63> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_V = call i18 @_ssdm_op_PartSelect.i18.i60.i32.i32(i60 %sdiv_ln1148, i32 12, i32 29)" [demodulation_FM.cpp:228]   --->   Operation 849 'partselect' 'tmp_V' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_84 : Operation 850 [1/1] (2.81ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %y_demod_d_V_V, i18 %tmp_V)" [demodulation_FM.cpp:228]   --->   Operation 850 'write' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 0> <FIFO>
ST_84 : Operation 851 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge" [demodulation_FM.cpp:229]   --->   Operation 851 'br' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>

State 85 <SV = 6> <Delay = 0.00>
ST_85 : Operation 852 [1/1] (0.00ns)   --->   "ret i32 0" [demodulation_FM.cpp:234]   --->   Operation 852 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [38]  (0 ns)
	'store' operation ('store_ln176', demodulation_FM.cpp:176) of constant 0 on local variable '__Val2__' [49]  (1.06 ns)

 <State 2>: 7.8ns
The critical path consists of the following:
	'load' operation ('hwin_I_1_V_load', demodulation_FM.cpp:211) on local variable 'hwin_I[1].V' [86]  (0 ns)
	'add' operation ('add_ln1118', demodulation_FM.cpp:211) [301]  (1.6 ns)
	'add' operation ('add_ln1192', demodulation_FM.cpp:211) [305]  (1.62 ns)
	'add' operation ('add_ln1192_2', demodulation_FM.cpp:211) [323]  (1.64 ns)
	'add' operation of DSP[339] ('add_ln1192_4', demodulation_FM.cpp:211) [339]  (2.95 ns)

 <State 3>: 8.74ns
The critical path consists of the following:
	'load' operation ('hwin_I_4_V_load', demodulation_FM.cpp:211) on local variable 'hwin_I[4].V' [89]  (0 ns)
	'mul' operation of DSP[351] ('mul_ln1118_2', demodulation_FM.cpp:211) [347]  (2.84 ns)
	'add' operation of DSP[351] ('add_ln1192_6', demodulation_FM.cpp:211) [351]  (2.95 ns)
	'add' operation of DSP[363] ('add_ln1192_8', demodulation_FM.cpp:211) [363]  (2.95 ns)

 <State 4>: 8.74ns
The critical path consists of the following:
	'load' operation ('hwin_I_6_V_load', demodulation_FM.cpp:211) on local variable 'hwin_I[6].V' [91]  (0 ns)
	'mul' operation of DSP[375] ('mul_ln1118_6', demodulation_FM.cpp:211) [371]  (2.84 ns)
	'add' operation of DSP[375] ('add_ln1192_10', demodulation_FM.cpp:211) [375]  (2.95 ns)
	'add' operation of DSP[387] ('add_ln1192_12', demodulation_FM.cpp:211) [387]  (2.95 ns)

 <State 5>: 8.74ns
The critical path consists of the following:
	'load' operation ('hwin_I_8_V_load', demodulation_FM.cpp:211) on local variable 'hwin_I[8].V' [93]  (0 ns)
	'mul' operation of DSP[399] ('mul_ln1118_10', demodulation_FM.cpp:211) [395]  (2.84 ns)
	'add' operation of DSP[399] ('add_ln1192_14', demodulation_FM.cpp:211) [399]  (2.95 ns)
	'add' operation of DSP[411] ('add_ln1192_16', demodulation_FM.cpp:211) [411]  (2.95 ns)

 <State 6>: 8.74ns
The critical path consists of the following:
	'load' operation ('hwin_I_10_V_load', demodulation_FM.cpp:211) on local variable 'hwin_I[10].V' [95]  (0 ns)
	'mul' operation of DSP[423] ('mul_ln1118_14', demodulation_FM.cpp:211) [419]  (2.84 ns)
	'add' operation of DSP[423] ('add_ln1192_18', demodulation_FM.cpp:211) [423]  (2.95 ns)
	'add' operation of DSP[435] ('add_ln1192_20', demodulation_FM.cpp:211) [435]  (2.95 ns)

 <State 7>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[357] ('mul_ln1118_3', demodulation_FM.cpp:213) [353]  (2.84 ns)
	'add' operation of DSP[357] ('add_ln1192_7', demodulation_FM.cpp:213) [357]  (2.95 ns)
	'add' operation of DSP[369] ('add_ln1192_9', demodulation_FM.cpp:213) [369]  (2.95 ns)

 <State 8>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[381] ('mul_ln1118_7', demodulation_FM.cpp:213) [377]  (2.84 ns)
	'add' operation of DSP[381] ('add_ln1192_11', demodulation_FM.cpp:213) [381]  (2.95 ns)
	'add' operation of DSP[393] ('add_ln1192_13', demodulation_FM.cpp:213) [393]  (2.95 ns)

 <State 9>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[405] ('mul_ln1118_11', demodulation_FM.cpp:213) [401]  (2.84 ns)
	'add' operation of DSP[405] ('add_ln1192_15', demodulation_FM.cpp:213) [405]  (2.95 ns)
	'add' operation of DSP[417] ('add_ln1192_17', demodulation_FM.cpp:213) [417]  (2.95 ns)

 <State 10>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[429] ('mul_ln1118_15', demodulation_FM.cpp:213) [425]  (2.84 ns)
	'add' operation of DSP[429] ('add_ln1192_19', demodulation_FM.cpp:213) [429]  (2.95 ns)
	'add' operation of DSP[441] ('add_ln1192_21', demodulation_FM.cpp:213) [441]  (2.95 ns)

 <State 11>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[453] ('mul_ln1118_19', demodulation_FM.cpp:213) [449]  (2.84 ns)
	'add' operation of DSP[453] ('add_ln1192_23', demodulation_FM.cpp:213) [453]  (2.95 ns)
	'add' operation of DSP[465] ('add_ln1192_25', demodulation_FM.cpp:213) [465]  (2.95 ns)

 <State 12>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[477] ('mul_ln1118_23', demodulation_FM.cpp:213) [473]  (2.84 ns)
	'add' operation of DSP[477] ('add_ln1192_27', demodulation_FM.cpp:213) [477]  (2.95 ns)
	'add' operation of DSP[489] ('add_ln1192_29', demodulation_FM.cpp:213) [489]  (2.95 ns)

 <State 13>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[501] ('mul_ln1118_27', demodulation_FM.cpp:213) [497]  (2.84 ns)
	'add' operation of DSP[501] ('add_ln1192_31', demodulation_FM.cpp:213) [501]  (2.95 ns)
	'add' operation of DSP[513] ('add_ln1192_33', demodulation_FM.cpp:213) [513]  (2.95 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)

 <State 15>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[549] ('mul_ln1118_35', demodulation_FM.cpp:213) [545]  (2.84 ns)
	'add' operation of DSP[549] ('add_ln1192_39', demodulation_FM.cpp:213) [549]  (2.95 ns)
	'add' operation of DSP[561] ('add_ln1192_41', demodulation_FM.cpp:213) [561]  (2.95 ns)

 <State 16>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[573] ('mul_ln1118_39', demodulation_FM.cpp:213) [569]  (2.84 ns)
	'add' operation of DSP[573] ('add_ln1192_43', demodulation_FM.cpp:213) [573]  (2.95 ns)
	'add' operation of DSP[585] ('add_ln1192_45', demodulation_FM.cpp:213) [585]  (2.95 ns)

 <State 17>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[597] ('mul_ln1118_43', demodulation_FM.cpp:213) [593]  (2.84 ns)
	'add' operation of DSP[597] ('add_ln1192_47', demodulation_FM.cpp:213) [597]  (2.95 ns)
	'add' operation of DSP[609] ('add_ln1192_49', demodulation_FM.cpp:213) [609]  (2.95 ns)

 <State 18>: 8.74ns
The critical path consists of the following:
	'mul' operation of DSP[621] ('mul_ln1118_47', demodulation_FM.cpp:213) [617]  (2.84 ns)
	'add' operation of DSP[621] ('add_ln1192_51', demodulation_FM.cpp:213) [621]  (2.95 ns)
	'add' operation of DSP[633] ('add_ln1192_53', demodulation_FM.cpp:213) [633]  (2.95 ns)

 <State 19>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1118_5', demodulation_FM.cpp:213) [647]  (1.62 ns)
	'add' operation ('add_ln1192_55', demodulation_FM.cpp:213) [651]  (1.78 ns)
	'add' operation ('add_ln1192_57', demodulation_FM.cpp:213) [667]  (1.78 ns)
	'add' operation ('add_ln1192_59', demodulation_FM.cpp:213) [686]  (1.78 ns)

 <State 20>: 7.32ns
The critical path consists of the following:
	'load' operation ('p_Val2_1_load', demodulation_FM.cpp:224) on local variable '__Val2__' [693]  (0 ns)
	'sub' operation ('dqq.V', demodulation_FM.cpp:224) [695]  (1.53 ns)
	'mul' operation of DSP[702] ('r.V', demodulation_FM.cpp:228) [702]  (5.79 ns)

 <State 21>: 8.8ns
The critical path consists of the following:
	'mul' operation of DSP[706] ('r.V', demodulation_FM.cpp:228) [705]  (2.84 ns)
	'sub' operation of DSP[706] ('ret.V', demodulation_FM.cpp:228) [706]  (2.95 ns)
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 22>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 23>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 24>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 25>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 26>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 27>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 28>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 29>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 30>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 31>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 32>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 33>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 34>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 35>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 36>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 37>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 38>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 39>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 40>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 41>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 42>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 43>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 44>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 45>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 46>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 47>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 48>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 49>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 50>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 51>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 52>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 53>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 54>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 55>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 56>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 57>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 58>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 59>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 60>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 61>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 62>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 63>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 64>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 65>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 66>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 67>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 68>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 69>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 70>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 71>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 72>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 73>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 74>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 75>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 76>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 77>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 78>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 79>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 80>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 81>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 82>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 83>: 3.01ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)

 <State 84>: 5.82ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [714]  (3.01 ns)
	fifo write on port 'y_demod_d_V_V' (demodulation_FM.cpp:228) [716]  (2.82 ns)

 <State 85>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
