<profile>

<section name = "Vitis HLS Report for 'prepend_ibh_header_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:18 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 7.621 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 7.621 ns, 7.621 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2316, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 122, -</column>
<column name="Register">-, -, 386, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln76_1_fu_240_p2">+, 0, 0, 30, 23, 7</column>
<column name="add_ln76_fu_392_p2">+, 0, 0, 30, 23, 7</column>
<column name="grp_fu_198_p2">+, 0, 0, 23, 16, 1</column>
<column name="sub_ln80_1_fu_524_p2">-, 0, 0, 18, 1, 11</column>
<column name="sub_ln80_2_fu_540_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln80_fu_506_p2">-, 0, 0, 30, 7, 23</column>
<column name="ap_condition_152">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_165">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_170">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_182">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_210">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_222">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_246">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op111_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op122_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op130_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op22_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_118_p3">and, 0, 0, 2, 1, 0</column>
<column name="p_Result_13_fu_286_p2">and, 0, 0, 96, 96, 96</column>
<column name="p_Result_s_fu_438_p2">and, 0, 0, 96, 96, 96</column>
<column name="tmp_i_nbreadreq_fu_132_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln76_1_fu_246_p2">icmp, 0, 0, 15, 23, 7</column>
<column name="icmp_ln76_fu_398_p2">icmp, 0, 0, 15, 23, 7</column>
<column name="icmp_ln80_fu_574_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="icmp_ln82_1_fu_252_p2">icmp, 0, 0, 14, 22, 7</column>
<column name="icmp_ln82_fu_404_p2">icmp, 0, 0, 14, 22, 7</column>
<column name="lshr_ln628_1_fu_426_p2">lshr, 0, 0, 311, 96, 96</column>
<column name="lshr_ln628_2_fu_432_p2">lshr, 0, 0, 311, 2, 96</column>
<column name="lshr_ln628_3_fu_326_p2">lshr, 0, 0, 311, 96, 96</column>
<column name="lshr_ln628_4_fu_274_p2">lshr, 0, 0, 311, 96, 96</column>
<column name="lshr_ln628_5_fu_280_p2">lshr, 0, 0, 311, 2, 96</column>
<column name="lshr_ln628_fu_478_p2">lshr, 0, 0, 311, 96, 96</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1588_cast_i_fu_358_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln80_fu_566_p3">select, 0, 0, 5, 1, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1588_fu_352_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_phi_ln1027_phi_fu_156_p6">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177">13, 3, 64, 192</column>
<column name="ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166">17, 4, 64, 256</column>
<column name="header_idx_1">9, 2, 16, 32</column>
<column name="state_2">17, 4, 2, 8</column>
<column name="tx_ib2udpFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_ib2udpFifo_din">17, 4, 128, 512</column>
<column name="tx_ibhHeaderFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_shift2ibhFifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166">64, 0, 64, 0</column>
<column name="header_header_V_1">96, 0, 96, 0</column>
<column name="header_idx_1">16, 0, 16, 0</column>
<column name="state_2">2, 0, 2, 0</column>
<column name="state_2_load_reg_660">2, 0, 2, 0</column>
<column name="tmp_128_i_reg_710">1, 0, 1, 0</column>
<column name="tmp_i_251_reg_664">1, 0, 1, 0</column>
<column name="tmp_reg_689">9, 0, 9, 0</column>
<column name="tx_shift2ibhFifo_read_reg_714">128, 0, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, prepend_ibh_header&lt;64&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, prepend_ibh_header&lt;64&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, prepend_ibh_header&lt;64&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, prepend_ibh_header&lt;64&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, prepend_ibh_header&lt;64&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, prepend_ibh_header&lt;64&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, prepend_ibh_header&lt;64&gt;, return value</column>
<column name="tx_shift2ibhFifo_dout">in, 128, ap_fifo, tx_shift2ibhFifo, pointer</column>
<column name="tx_shift2ibhFifo_num_data_valid">in, 4, ap_fifo, tx_shift2ibhFifo, pointer</column>
<column name="tx_shift2ibhFifo_fifo_cap">in, 4, ap_fifo, tx_shift2ibhFifo, pointer</column>
<column name="tx_shift2ibhFifo_empty_n">in, 1, ap_fifo, tx_shift2ibhFifo, pointer</column>
<column name="tx_shift2ibhFifo_read">out, 1, ap_fifo, tx_shift2ibhFifo, pointer</column>
<column name="tx_ibhHeaderFifo_dout">in, 113, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_num_data_valid">in, 2, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_fifo_cap">in, 2, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_empty_n">in, 1, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_read">out, 1, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ib2udpFifo_din">out, 128, ap_fifo, tx_ib2udpFifo, pointer</column>
<column name="tx_ib2udpFifo_num_data_valid">in, 2, ap_fifo, tx_ib2udpFifo, pointer</column>
<column name="tx_ib2udpFifo_fifo_cap">in, 2, ap_fifo, tx_ib2udpFifo, pointer</column>
<column name="tx_ib2udpFifo_full_n">in, 1, ap_fifo, tx_ib2udpFifo, pointer</column>
<column name="tx_ib2udpFifo_write">out, 1, ap_fifo, tx_ib2udpFifo, pointer</column>
</table>
</item>
</section>
</profile>
