$date
	Thu Sep 11 14:47:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 3 ! out_tb [2:0] $end
$var reg 1 " enable_tb $end
$var reg 8 # in_tb [7:0] $end
$var integer 32 $ i [31:0] $end
$scope module DUT $end
$var wire 1 " enable $end
$var wire 8 % in [7:0] $end
$var reg 3 & out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
bx $
b1 #
0"
b0 !
$end
#10
b10 #
b10 %
b0 $
#20
b100 #
b100 %
b1 $
#30
b1000 #
b1000 %
b10 $
#40
b10000 #
b10000 %
b11 $
#50
b100000 #
b100000 %
b100 $
#60
b1000000 #
b1000000 %
b101 $
#70
b10000000 #
b10000000 %
b110 $
#80
b0 #
b0 %
b111 $
#90
1"
b1 #
b1 %
b1000 $
#100
b1 !
b1 &
b10 #
b10 %
b0 $
#110
b10 !
b10 &
b100 #
b100 %
b1 $
#120
b11 !
b11 &
b1000 #
b1000 %
b10 $
#130
b100 !
b100 &
b10000 #
b10000 %
b11 $
#140
b101 !
b101 &
b100000 #
b100000 %
b100 $
#150
b110 !
b110 &
b1000000 #
b1000000 %
b101 $
#160
b111 !
b111 &
b10000000 #
b10000000 %
b110 $
#170
b0 !
b0 &
b0 #
b0 %
b111 $
#180
b1000 $
