# Reading pref.tcl
# do LCD1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {LCD1_8_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:21 on Nov 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." LCD1_8_1200mv_85c_slow.vo 
# -- Compiling module LCD1
# 
# Top level modules:
# 	LCD1
# End time: 21:50:22 on Nov 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript cycloneiv.cycloneiv_and1
# vsim -gui -l msim_transcript cycloneiv.cycloneiv_and1 
# Start time: 21:51:36 on Nov 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_and1(altvital)
# End time: 21:52:37 on Nov 29,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
