library ieee;
use ieee.std_logic_1164.all;

entity jkflipflop is
port(
J,K,Clk: in std_logic;
Q,Qbar: out std_logic);
end entity;

architecture bev of jkflipflop is
begin
process(Clk)
variable tmp: std_logic;
begin
if(Clk='1' and clk'Event) then
	if(J='0' and K='0') then
		tmp:=tmp;
	elsif(J='0' and K='1') then
		tmp:='0';
	elsif(J='1' and K='0') then
		tmp:='1';
	else
		tmp:=not tmp;
	end if;
end if;
Q<=tmp;
Qbar<=not tmp;
end process;
end bev;
	