
**** 11/24/20 19:30:50 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 ** Profile: "MAIN-test1"  [ C:\Users\Karan\Documents\PSpice\VLSI\vlsi-main-test1.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "vlsi-main-test1.sim.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Program Files\Orcad 9.1\PSpice\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 100ms 0 
.PROBE V(*) I(*) W(*) D(*) NOISE(*) 
.INC ".\vlsi-MAIN.net" 



**** INCLUDING vlsi-MAIN.net ****
* source VLSI
X_U4_1         N09682 N10035 $G_DPWR $G_DGND BUF
X_U4_2         N09689 N10335 $G_DPWR $G_DGND BUF
M_VEDIC_2x2_AND_1_M5         $D_HI 0 VEDIC_2x2_AND_1_N06579 $D_HI MbreakP      
+      
M_VEDIC_2x2_AND_1_M2         VEDIC_2x2_AND_1_N06008 0 0 0 MbreakN           
M_VEDIC_2x2_AND_1_M4         $D_HI $D_HI VEDIC_2x2_AND_1_N06579 $D_HI MbreakP  
+          
M_VEDIC_2x2_AND_1_M1         VEDIC_2x2_AND_1_N06579 $D_HI
+  VEDIC_2x2_AND_1_N06008 0 MbreakN           
M_VEDIC_2x2_AND_1_M6         $D_HI VEDIC_2x2_AND_1_N06579 N09682 $D_HI MbreakP 
+           
M_VEDIC_2x2_AND_1_M3         N09682 VEDIC_2x2_AND_1_N06579 0 0 MbreakN         
+   
M_VEDIC_2x2_HA_1_M11         VEDIC_2x2_HA_1_N09191 VEDIC_2x2_N00381 0 0 MbreakN
+            
M_VEDIC_2x2_HA_1_M5         $D_HI VEDIC_2x2_N00381 VEDIC_2x2_HA_1_N06579 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_1_M2         VEDIC_2x2_HA_1_N06008 VEDIC_2x2_N00381 0 0 MbreakN 
+           
M_VEDIC_2x2_HA_1_M4         $D_HI VEDIC_2x2_N00370 VEDIC_2x2_HA_1_N06579 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_1_M12         VEDIC_2x2_HA_1_N09404 VEDIC_2x2_N00370 N09689
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_1_M1         VEDIC_2x2_HA_1_N06579 VEDIC_2x2_N00370
+  VEDIC_2x2_HA_1_N06008 0 MbreakN           
M_VEDIC_2x2_HA_1_M6         $D_HI VEDIC_2x2_HA_1_N06579 VEDIC_2x2_N00445 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_1_M13         VEDIC_2x2_HA_1_N09404 VEDIC_2x2_N00381 N09689
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_1_M3         VEDIC_2x2_N00445 VEDIC_2x2_HA_1_N06579 0 0 MbreakN 
+           
M_VEDIC_2x2_HA_1_M16         $D_HI VEDIC_2x2_N00370 VEDIC_2x2_HA_1_N11593 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_1_M8         VEDIC_2x2_HA_1_N09076 VEDIC_2x2_HA_1_N11628 0 0
+  MbreakN           
M_VEDIC_2x2_HA_1_M14         $D_HI VEDIC_2x2_HA_1_N11593 VEDIC_2x2_HA_1_N09404
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_1_M17         $D_HI VEDIC_2x2_N00381 VEDIC_2x2_HA_1_N11628 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_1_M9         N09689 VEDIC_2x2_N00370 VEDIC_2x2_HA_1_N09191 0
+  MbreakN           
M_VEDIC_2x2_HA_1_M15         $D_HI VEDIC_2x2_HA_1_N11628 VEDIC_2x2_HA_1_N09404
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_1_M18         VEDIC_2x2_HA_1_N11593 VEDIC_2x2_N00370 0 0 MbreakN
+            
M_VEDIC_2x2_HA_1_M10         N09689 VEDIC_2x2_HA_1_N11593 VEDIC_2x2_HA_1_N09076
+  0 MbreakN           
M_VEDIC_2x2_HA_1_M19         VEDIC_2x2_HA_1_N11628 VEDIC_2x2_N00381 0 0 MbreakN
+            
M_VEDIC_2x2_AND_2_M5         $D_HI 0 VEDIC_2x2_AND_2_N06579 $D_HI MbreakP      
+      
M_VEDIC_2x2_AND_2_M2         VEDIC_2x2_AND_2_N06008 0 0 0 MbreakN           
M_VEDIC_2x2_AND_2_M4         $D_HI $D_HI VEDIC_2x2_AND_2_N06579 $D_HI MbreakP  
+          
M_VEDIC_2x2_AND_2_M1         VEDIC_2x2_AND_2_N06579 $D_HI
+  VEDIC_2x2_AND_2_N06008 0 MbreakN           
M_VEDIC_2x2_AND_2_M6         $D_HI VEDIC_2x2_AND_2_N06579 VEDIC_2x2_N00370
+  $D_HI MbreakP           
M_VEDIC_2x2_AND_2_M3         VEDIC_2x2_N00370 VEDIC_2x2_AND_2_N06579 0 0
+  MbreakN           
M_VEDIC_2x2_AND_3_M5         $D_HI $D_HI VEDIC_2x2_AND_3_N06579 $D_HI MbreakP  
+          
M_VEDIC_2x2_AND_3_M2         VEDIC_2x2_AND_3_N06008 $D_HI 0 0 MbreakN          
+  
M_VEDIC_2x2_AND_3_M4         $D_HI $D_HI VEDIC_2x2_AND_3_N06579 $D_HI MbreakP  
+          
M_VEDIC_2x2_AND_3_M1         VEDIC_2x2_AND_3_N06579 $D_HI
+  VEDIC_2x2_AND_3_N06008 0 MbreakN           
M_VEDIC_2x2_AND_3_M6         $D_HI VEDIC_2x2_AND_3_N06579 VEDIC_2x2_N00381
+  $D_HI MbreakP           
M_VEDIC_2x2_AND_3_M3         VEDIC_2x2_N00381 VEDIC_2x2_AND_3_N06579 0 0
+  MbreakN           
M_VEDIC_2x2_HA_2_M11         VEDIC_2x2_HA_2_N09191 VEDIC_2x2_N00417 0 0 MbreakN
+            
M_VEDIC_2x2_HA_2_M5         $D_HI VEDIC_2x2_N00417 VEDIC_2x2_HA_2_N06579 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_2_M2         VEDIC_2x2_HA_2_N06008 VEDIC_2x2_N00417 0 0 MbreakN 
+           
M_VEDIC_2x2_HA_2_M4         $D_HI VEDIC_2x2_N00445 VEDIC_2x2_HA_2_N06579 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_2_M12         VEDIC_2x2_HA_2_N09404 VEDIC_2x2_N00445 N09696
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_2_M1         VEDIC_2x2_HA_2_N06579 VEDIC_2x2_N00445
+  VEDIC_2x2_HA_2_N06008 0 MbreakN           
M_VEDIC_2x2_HA_2_M6         $D_HI VEDIC_2x2_HA_2_N06579 N09703 $D_HI MbreakP   
+         
M_VEDIC_2x2_HA_2_M13         VEDIC_2x2_HA_2_N09404 VEDIC_2x2_N00417 N09696
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_2_M3         N09703 VEDIC_2x2_HA_2_N06579 0 0 MbreakN           
M_VEDIC_2x2_HA_2_M16         $D_HI VEDIC_2x2_N00445 VEDIC_2x2_HA_2_N11593 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_2_M8         VEDIC_2x2_HA_2_N09076 VEDIC_2x2_HA_2_N11628 0 0
+  MbreakN           
M_VEDIC_2x2_HA_2_M14         $D_HI VEDIC_2x2_HA_2_N11593 VEDIC_2x2_HA_2_N09404
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_2_M17         $D_HI VEDIC_2x2_N00417 VEDIC_2x2_HA_2_N11628 $D_HI
+  MbreakP           
M_VEDIC_2x2_HA_2_M9         N09696 VEDIC_2x2_N00445 VEDIC_2x2_HA_2_N09191 0
+  MbreakN           
M_VEDIC_2x2_HA_2_M15         $D_HI VEDIC_2x2_HA_2_N11628 VEDIC_2x2_HA_2_N09404
+  $D_HI MbreakP           
M_VEDIC_2x2_HA_2_M18         VEDIC_2x2_HA_2_N11593 VEDIC_2x2_N00445 0 0 MbreakN
+            
M_VEDIC_2x2_HA_2_M10         N09696 VEDIC_2x2_HA_2_N11593 VEDIC_2x2_HA_2_N09076
+  0 MbreakN           
M_VEDIC_2x2_HA_2_M19         VEDIC_2x2_HA_2_N11628 VEDIC_2x2_N00417 0 0 MbreakN
+            
M_VEDIC_2x2_AND_4_M5         $D_HI $D_HI VEDIC_2x2_AND_4_N06579 $D_HI MbreakP  
+          
M_VEDIC_2x2_AND_4_M2         VEDIC_2x2_AND_4_N06008 $D_HI 0 0 MbreakN          
+  
M_VEDIC_2x2_AND_4_M4         $D_HI $D_HI VEDIC_2x2_AND_4_N06579 $D_HI MbreakP  
+          
M_VEDIC_2x2_AND_4_M1         VEDIC_2x2_AND_4_N06579 $D_HI
+  VEDIC_2x2_AND_4_N06008 0 MbreakN           
M_VEDIC_2x2_AND_4_M6         $D_HI VEDIC_2x2_AND_4_N06579 VEDIC_2x2_N00417
+  $D_HI MbreakP           
M_VEDIC_2x2_AND_4_M3         VEDIC_2x2_N00417 VEDIC_2x2_AND_4_N06579 0 0
+  MbreakN           
X_U4_3         M_UN0001 M_UN0002 $G_DPWR $G_DGND BUF
V_V3         $D_HI 0 5Vdc

**** RESUMING vlsi-main-test1.sim.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node N09682
*
* Moving X_U4_1.U1:IN1 from analog node N09682 to new digital node N09682$AtoD
X$N09682_AtoD1
+ N09682
+ N09682$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N09689
*
* Moving X_U4_2.U1:IN1 from analog node N09689 to new digital node N09689$AtoD
X$N09689_AtoD1
+ N09689
+ N09689$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*

X$DIGIFPWR 0 DIGIFPWR

**** 11/24/20 19:30:50 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 ** Profile: "MAIN-test1"  [ C:\Users\Karan\Documents\PSpice\VLSI\vlsi-main-test1.sim ] 


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               MbreakP         MbreakN         
               PMOS            NMOS            
       LEVEL    1               1            
           L  100.000000E-06  100.000000E-06 
           W  100.000000E-06  100.000000E-06 
         VTO    0               0            
          KP   20.000000E-06   20.000000E-06 
       GAMMA    0               0            
         PHI     .6              .6          
      LAMBDA    0               0            
          IS   10.000000E-15   10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    0               0            
        CJSW    0               0            
        CGSO    0               0            
        CGDO    0               0            
        CGBO    0               0            
         TOX    0               0            
          XJ    0               0            
       UCRIT   10.000000E+03   10.000000E+03 
      DIOMOD    1               1            
         VFB    0               0            
        LETA    0               0            
        WETA    0               0            
          U0    0               0            
        TEMP    0               0            
         VDD    0               0            
       XPART    0               0            


**** 11/24/20 19:30:50 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 ** Profile: "MAIN-test1"  [ C:\Users\Karan\Documents\PSpice\VLSI\vlsi-main-test1.sim ] 


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74            
        FILE DSO_ATOD        
      FORMAT    6            
     CHGONLY    1            
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI    2            
       S0VLO     .8          
      S1NAME 0               
       S1VHI     .8          
       S1VLO   -1.5          
      S2NAME R               
       S2VHI    1.4          
       S2VLO     .8          
      S3NAME R               
       S3VHI    2            
       S3VLO    1.3          
      S4NAME X               
       S4VHI    2            
       S4VLO     .8          
      S5NAME 1               
       S5VHI    7            
       S5VLO    2            
      S6NAME F               
       S6VHI    2            
       S6VLO    1.3          
      S7NAME F               
       S7VHI    1.4          
       S7VLO     .8          


**** 11/24/20 19:30:50 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 ** Profile: "MAIN-test1"  [ C:\Users\Karan\Documents\PSpice\VLSI\vlsi-main-test1.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_PLD_GATE      
      TPLHMN    0            
      TPLHTY    0            
      TPLHMX    0            
      TPHLMN    0            
      TPHLTY    0            
      TPHLMX    0            


**** 11/24/20 19:30:50 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 ** Profile: "MAIN-test1"  [ C:\Users\Karan\Documents\PSpice\VLSI\vlsi-main-test1.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_PLD          IO_DFT          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1                 DtoA_STD        
       DtoA2                 DtoA_STD        
       DtoA3                 DtoA_STD        
       DtoA4                 DtoA_STD        
       TPWRT  100.000000E+03  100.000000E+03 


**** 11/24/20 19:30:50 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 ** Profile: "MAIN-test1"  [ C:\Users\Karan\Documents\PSpice\VLSI\vlsi-main-test1.sim ] 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


($D_HI)    5.0000  (N09682) 50.10E-09 (N09689)    5.0000 (N09696)    5.0000     

(N09703) 50.10E-09 ($G_DGND)    0.0000                   ($G_DPWR)    5.0000    

(VEDIC_2x2_N00370) 50.10E-09          (VEDIC_2x2_N00381)    5.0000              

(VEDIC_2x2_N00417)    5.0000          (VEDIC_2x2_N00445) 50.10E-09              

(VEDIC_2x2_HA_1_N06008)-5.305E-15     (VEDIC_2x2_HA_1_N06579)    5.0000         

(VEDIC_2x2_HA_1_N09076)    4.9990     (VEDIC_2x2_HA_1_N09191) 251.0E-18         

(VEDIC_2x2_HA_1_N09404)    5.0000     (VEDIC_2x2_HA_1_N11593)    5.0000         

(VEDIC_2x2_HA_1_N11628) 50.10E-09     (VEDIC_2x2_HA_2_N06008)-6.885E-15         

(VEDIC_2x2_HA_2_N06579)    5.0000     (VEDIC_2x2_HA_2_N09076)    4.9990         

(VEDIC_2x2_HA_2_N09191) 242.7E-18     (VEDIC_2x2_HA_2_N09404)    5.0000         

(VEDIC_2x2_HA_2_N11593)    5.0000     (VEDIC_2x2_HA_2_N11628) 50.10E-09         

(VEDIC_2x2_AND_1_N06008)    4.9990    (VEDIC_2x2_AND_1_N06579)    5.0000        

(VEDIC_2x2_AND_2_N06008)    4.9990    (VEDIC_2x2_AND_2_N06579)    5.0000        

(VEDIC_2x2_AND_3_N06008) 100.2E-09    (VEDIC_2x2_AND_3_N06579) 200.4E-09        

(VEDIC_2x2_AND_4_N06008) 100.2E-09    (VEDIC_2x2_AND_4_N06579) 200.4E-09    



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(N09689$AtoD) : 1  (N09682$AtoD) : 0  (M_UN0001) : Z     (  N10035) : 0         

(M_UN0002) : X     (  N10335) : 1     




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V3        -1.553E-10
    X$DIGIFPWR.VDPWR  -5.000E-06
    X$DIGIFPWR.VDGND  -5.000E-06

    TOTAL POWER DISSIPATION   2.50E-05  WATTS



          JOB CONCLUDED

          TOTAL JOB TIME             .28
