#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 29 15:44:22 2024
# Process ID: 57484
# Current directory: /home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1
# Command line: vivado -log printeo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source printeo.tcl -notrace
# Log file: /home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo.vdi
# Journal file: /home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/vivado.jou
# Running On        :Lolo
# Platform          :Debian
# Operating System  :Debian GNU/Linux 12 (bookworm)
# Processor Detail  :AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency     :1933.884 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :14508 MB
# Swap memory       :1024 MB
# Total Virtual     :15532 MB
# Available Virtual :8444 MB
#-----------------------------------------------------------
source printeo.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.133 ; gain = 0.023 ; free physical = 1286 ; free virtual = 7686
Command: link_design -top printeo -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.070 ; gain = 0.000 ; free physical = 967 ; free virtual = 7367
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100MHz'. [/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_100MHz]'. [/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.723 ; gain = 0.000 ; free physical = 881 ; free virtual = 7281
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2010.855 ; gain = 93.164 ; free physical = 836 ; free virtual = 7236

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e45f757a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2367.613 ; gain = 356.758 ; free physical = 496 ; free virtual = 6903

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e45f757a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 199 ; free virtual = 6606

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e45f757a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 199 ; free virtual = 6606
Phase 1 Initialization | Checksum: 1e45f757a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 199 ; free virtual = 6606

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e45f757a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 199 ; free virtual = 6606

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e45f757a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e45f757a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e45f757a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Retarget | Checksum: 1e45f757a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e45f757a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Constant propagation | Checksum: 1e45f757a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2550cd386

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Sweep | Checksum: 2550cd386
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2550cd386

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
BUFG optimization | Checksum: 2550cd386
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2550cd386

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Shift Register Optimization | Checksum: 2550cd386
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2550cd386

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Post Processing Netlist | Checksum: 2550cd386
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2020eb275

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2020eb275

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 195 ; free virtual = 6602
Phase 9 Finalization | Checksum: 2020eb275

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 194 ; free virtual = 6601
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2020eb275

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 194 ; free virtual = 6601

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2020eb275

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 197 ; free virtual = 6602

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2020eb275

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 197 ; free virtual = 6602

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 197 ; free virtual = 6602
Ending Netlist Obfuscation Task | Checksum: 2020eb275

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.418 ; gain = 0.000 ; free physical = 197 ; free virtual = 6602
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2690.418 ; gain = 772.727 ; free physical = 197 ; free virtual = 6602
INFO: [Vivado 12-24828] Executing command : report_drc -file printeo_drc_opted.rpt -pb printeo_drc_opted.pb -rpx printeo_drc_opted.rpx
Command: report_drc -file printeo_drc_opted.rpt -pb printeo_drc_opted.pb -rpx printeo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 189 ; free virtual = 6591
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 189 ; free virtual = 6591
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 189 ; free virtual = 6591
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 188 ; free virtual = 6590
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 188 ; free virtual = 6590
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 188 ; free virtual = 6590
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 188 ; free virtual = 6590
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 181 ; free virtual = 6583
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d06de2cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 181 ; free virtual = 6583
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 181 ; free virtual = 6583

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c8f22614

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 168 ; free virtual = 6573

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 208782327

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 167 ; free virtual = 6572

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 208782327

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 167 ; free virtual = 6572
Phase 1 Placer Initialization | Checksum: 208782327

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 167 ; free virtual = 6572

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 208782327

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 167 ; free virtual = 6572

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 208782327

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 166 ; free virtual = 6571

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 208782327

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 166 ; free virtual = 6571

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 24163f472

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 173 ; free virtual = 6574
Phase 2 Global Placement | Checksum: 24163f472

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 173 ; free virtual = 6574

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24163f472

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 173 ; free virtual = 6574

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d5c40cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 172 ; free virtual = 6574

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 173489bf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 173 ; free virtual = 6574

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 173489bf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 173 ; free virtual = 6574

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584
Phase 3 Detail Placement | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584
Phase 4.3 Placer Reporting | Checksum: 2d1b752a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e9256bd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584
Ending Placer Task | Checksum: 218482cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 182 ; free virtual = 6584
45 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file printeo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 181 ; free virtual = 6583
INFO: [Vivado 12-24828] Executing command : report_utilization -file printeo_utilization_placed.rpt -pb printeo_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file printeo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 178 ; free virtual = 6580
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 178 ; free virtual = 6580
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 177 ; free virtual = 6579
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 177 ; free virtual = 6579
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 177 ; free virtual = 6579
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 177 ; free virtual = 6579
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 177 ; free virtual = 6579
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 177 ; free virtual = 6579
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 152 ; free virtual = 6555
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 147 ; free virtual = 6550
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 143 ; free virtual = 6546
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 143 ; free virtual = 6546
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 143 ; free virtual = 6545
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 143 ; free virtual = 6545
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 142 ; free virtual = 6545
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.457 ; gain = 0.000 ; free physical = 142 ; free virtual = 6545
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c478dc20 ConstDB: 0 ShapeSum: a93e1da1 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 805e9d35 | NumContArr: c17b423d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c72bd4ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.945 ; gain = 17.945 ; free physical = 151 ; free virtual = 6507

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c72bd4ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.945 ; gain = 48.945 ; free physical = 139 ; free virtual = 6489

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c72bd4ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.945 ; gain = 48.945 ; free physical = 140 ; free virtual = 6489
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 57
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1976acce6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1976acce6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2e969b407

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502
Phase 4 Initial Routing | Checksum: 2e969b407

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2d04050bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502
Phase 5 Rip-up And Reroute | Checksum: 2d04050bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2d04050bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2d04050bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502
Phase 7 Post Hold Fix | Checksum: 2d04050bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0224029 %
  Global Horizontal Routing Utilization  = 0.00637689 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2d04050bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d04050bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 254099185

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 254099185

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502
Total Elapsed time in route_design: 11.01 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1bcfc74bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bcfc74bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 67.945 ; free physical = 178 ; free virtual = 6502

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.945 ; gain = 69.488 ; free physical = 178 ; free virtual = 6502
INFO: [Vivado 12-24828] Executing command : report_drc -file printeo_drc_routed.rpt -pb printeo_drc_routed.pb -rpx printeo_drc_routed.rpx
Command: report_drc -file printeo_drc_routed.rpt -pb printeo_drc_routed.pb -rpx printeo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file printeo_methodology_drc_routed.rpt -pb printeo_methodology_drc_routed.pb -rpx printeo_methodology_drc_routed.rpx
Command: report_methodology -file printeo_methodology_drc_routed.rpt -pb printeo_methodology_drc_routed.pb -rpx printeo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file printeo_timing_summary_routed.rpt -pb printeo_timing_summary_routed.pb -rpx printeo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file printeo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file printeo_route_status.rpt -pb printeo_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file printeo_bus_skew_routed.rpt -pb printeo_bus_skew_routed.pb -rpx printeo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file printeo_power_routed.rpt -pb printeo_power_summary_routed.pb -rpx printeo_power_routed.rpx
Command: report_power -file printeo_power_routed.rpt -pb printeo_power_summary_routed.pb -rpx printeo_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file printeo_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.184 ; gain = 0.000 ; free physical = 165 ; free virtual = 6468
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.184 ; gain = 0.000 ; free physical = 165 ; free virtual = 6468
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.184 ; gain = 0.000 ; free physical = 165 ; free virtual = 6468
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2953.184 ; gain = 0.000 ; free physical = 167 ; free virtual = 6471
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.184 ; gain = 0.000 ; free physical = 167 ; free virtual = 6471
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.184 ; gain = 0.000 ; free physical = 167 ; free virtual = 6471
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2953.184 ; gain = 0.000 ; free physical = 167 ; free virtual = 6471
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Desktop/Labo_3/codigo/contador_universal/contador_universal.runs/impl_1/printeo_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 15:45:00 2024...
