# ğŸ•’ Clock Divider by 4

A digital design project that implements a **Clock Divider by 4** using Verilog HDL.  
This project demonstrates how a high-frequency clock signal can be divided into a lower-frequency output clock.

## ğŸ¯ Project Objective

- Design and implement a Clock Divider by 4 circuit.
- Understand frequency division using sequential logic.
- Simulate and verify the output waveform.
- Gain practical knowledge in Verilog and digital circuit design.

## âš™ï¸ Working Principle

A Clock Divider by 4 reduces the input clock frequency to one-fourth of its original value.
If input clock frequency = **F**  
Output clock frequency = **F / 4**

This is implemented using:
  - Flip-flops or counter-based logic.
  - Sequential circuit design.
  - Edge-triggered clock mechanism.

## ğŸ› ï¸ Tools Used

- Verilog HDL
- EDAPlayground (Online Simulator)
- Waveform Viewer (Icarus Verilog 12.0)


## ğŸ“Š Expected Output

- The output clock toggles once for every four input clock cycles.
- Verified using waveform simulation.

## ğŸ“Œ Live Demo

ğŸ”— **EDAPlayground Simulation Link:**  
https://www.edaplayground.com/x/dbd_

You can open the above link to view and run the simulation online.

## ğŸš€ How to Run the Project

1. Click the Live Demo link above.
2. Press **Run** in EDAPlayground.
3. Observe the waveform.
4. Verify that output frequency = Input frequency / 4.

## ğŸ“š Learning Outcomes

- Understanding of sequential circuits.
- Practical implementation of clock division.
- Simulation and waveform analysis.

## ğŸ‘©â€ğŸ’» Designed and Developed by 

**Gajalakshmi T**


