"cpu" "MCELL_CON_6400910" "layout"
"cpu" "$$FVIA12_960_960_5_10" "layout"
"cpu" "$$FVIA12_960_960_10_10" "layout"
"cpu" "$$VIA23_960_960_4_2" "layout"
"cpu" "$$VIA23_960_960_5_2" "layout"
"cpu" "$$VIA12_960_960_5_2" "layout"
"cpu" "$$VIA23_960_960_1_2" "layout"
"cpu" "$$VIA12_960_960_1_2" "layout"
"cpu" "$$FVIA12_960_960_10_2" "layout"
"cpu" "$$VIA12" "layout"
"cpu" "$$VIA23" "layout"
"cpu" "NR8D1" "layout"
"cpu" "NR3D0" "layout"
"cpu" "OAI31D1" "layout"
"cpu" "FA1D1" "layout"
"cpu" "NR6D1" "layout"
"cpu" "INR2D0" "layout"
"cpu" "ND3D0" "layout"
"cpu" "MUX2D1" "layout"
"cpu" "AN7D1" "layout"
"cpu" "CK1D1" "layout"
"cpu" "XNR2D1" "layout"
"cpu" "NR2D0" "layout"
"cpu" "AOI21D0" "layout"
"cpu" "OAI21D0" "layout"
"cpu" "AOI222D0" "layout"
"cpu" "AN2D1" "layout"
"cpu" "ND2D0" "layout"
"cpu" "DFXCN1" "layout"
"cpu" "NR3D1" "layout"
"cpu" "AN3D1" "layout"
"cpu" "INV2" "layout"
"cpu" "mprom" "layout"
"cpu" "maprom" "layout"
"cpu" "LH1Q" "layout"
"cpu" "BUFT1" "layout"
"cpu" "AOI22D0" "layout"
"cpu" "HA1D1" "layout"
"cpu" "INV0" "layout"
"cpu" "XOR2D1" "layout"
"cpu" "DFCN1Q" "layout"
