Analysis & Synthesis report for UltraSound
Sun Sep 15 21:05:01 2019
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state
 12. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state
 13. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state
 14. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state
 15. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state
 16. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state
 17. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state
 18. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state
 19. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state
 20. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state
 21. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state
 22. State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state
 23. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state
 24. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state
 25. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state
 26. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state
 27. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state
 28. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state
 29. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state
 30. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|state_reg
 31. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|state_reg
 32. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg
 33. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg
 34. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|state_reg
 35. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|state_reg
 36. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg
 37. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg
 38. State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg
 39. Registers Protected by Synthesis
 40. Logic Cells Representing Combinational Loops
 41. Registers Removed During Synthesis
 42. Removed Registers Triggering Further Register Optimizations
 43. General Register Statistics
 44. Inverted Register Statistics
 45. Registers Packed Into Inferred Megafunctions
 46. Multiplexer Restructuring Statistics (Restructuring Performed)
 47. Source assignments for synchronizer:synchronizer_mac
 48. Source assignments for clkctrl1:clkctrl1_mac|clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component
 49. Source assignments for ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component
 50. Source assignments for ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_rnj:auto_generated
 51. Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst
 52. Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0
 53. Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1
 54. Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2
 55. Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3
 56. Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4
 57. Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 58. Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 59. Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 60. Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 61. Source assignments for mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 62. Source assignments for mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 63. Source assignments for mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 64. Source assignments for mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated
 65. Source assignments for pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component|altsyncram_ttl1:auto_generated
 66. Source assignments for controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|altsyncram_p3b2:altsyncram1
 67. Source assignments for controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|altsyncram_p3b2:altsyncram1
 68. Parameter Settings for User Entity Instance: Top-level Entity: |ultrasound
 69. Parameter Settings for User Entity Instance: enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component
 70. Parameter Settings for User Entity Instance: main_pll:main_pll_inst|altpll:altpll_component
 71. Parameter Settings for User Entity Instance: gen_reset:gen_sys_reset
 72. Parameter Settings for User Entity Instance: gen_reset:gen_enet_reset
 73. Parameter Settings for User Entity Instance: gen_key_signal:gen_key1_signal
 74. Parameter Settings for User Entity Instance: synchronizer:synchronizer_mac
 75. Parameter Settings for User Entity Instance: ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component
 76. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst
 77. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst
 78. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst
 79. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst
 80. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst
 81. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked
 82. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst
 83. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst
 84. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst
 85. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst
 86. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked
 87. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst
 88. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst
 89. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash
 90. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash
 91. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst
 92. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst
 93. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst
 94. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst
 95. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked
 96. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|avalon2axi:avalon2axi_inst
 97. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst
 98. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0
 99. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1
100. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2
101. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3
102. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4
103. Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst
104. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst
105. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst
106. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem
107. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem
109. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem
111. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component
112. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem
113. Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: pcmmux_fifo:da_loopback[0].ad_da_mux
115. Parameter Settings for User Entity Instance: pcmmux_fifo:da_loopback[1].ad_da_mux
116. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst
117. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in
118. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout
119. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout
120. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst
121. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component
122. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in
123. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout
124. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout
125. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst
126. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component
127. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem
128. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst
130. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in
131. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout
132. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout
133. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst
134. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component
135. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in
136. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout
137. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout
138. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst
139. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component
140. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem
141. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst
143. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in
144. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout
145. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout
146. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst
147. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component
148. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in
149. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout
150. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout
151. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst
152. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component
153. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem
154. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component
155. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst
156. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in
157. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout
158. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout
159. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst
160. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component
161. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in
162. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout
163. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout
164. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst
165. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component
166. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem
167. Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component
168. Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst
169. Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst
170. Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst
171. Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: controller:controller_inst
173. Parameter Settings for User Entity Instance: controller:controller_inst|execcmd:execcmd_inst
174. Parameter Settings for User Entity Instance: controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst
175. Parameter Settings for User Entity Instance: controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component
176. Parameter Settings for User Entity Instance: controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component
177. Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst
178. Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst
179. Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst
180. Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked
181. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
182. altpll Parameter Settings by Entity Instance
183. altsyncram Parameter Settings by Entity Instance
184. lpm_mult Parameter Settings by Entity Instance
185. Port Connectivity Checks: "udp_arb_mux:udp_arb_mux_inst"
186. Port Connectivity Checks: "controller:controller_inst|execcmd:execcmd_inst"
187. Port Connectivity Checks: "controller:controller_inst"
188. Port Connectivity Checks: "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst"
189. Port Connectivity Checks: "pcm2udp:pcm2udp_inst"
190. Port Connectivity Checks: "mix_freq_mc:mix_inst[3].mix_freq_mc_inst"
191. Port Connectivity Checks: "mix_freq_mc:mix_inst[2].mix_freq_mc_inst"
192. Port Connectivity Checks: "mix_freq_mc:mix_inst[1].mix_freq_mc_inst"
193. Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem"
194. Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst"
195. Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout"
196. Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout"
197. Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in"
198. Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst"
199. Port Connectivity Checks: "pcmmux_fifo:da_loopback[1].ad_da_mux"
200. Port Connectivity Checks: "pcmmux_fifo:da_loopback[0].ad_da_mux"
201. Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst"
202. Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst"
203. Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst"
204. Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst"
205. Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem"
206. Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem"
207. Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem"
208. Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem"
209. Port Connectivity Checks: "dac_tx:dac_tx_inst"
210. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst"
211. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst"
212. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst"
213. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst"
214. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst"
215. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst"
216. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst"
217. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash"
218. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash"
219. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst"
220. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst"
221. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst"
222. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"
223. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"
224. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst"
225. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst"
226. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked"
227. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst"
228. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst"
229. Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst"
230. Port Connectivity Checks: "ddio_out1:ddio_out1_inst"
231. Port Connectivity Checks: "enet_clk_pll:enet_clk_pll_inst"
232. SignalTap II Logic Analyzer Settings
233. In-System Memory Content Editor Settings
234. Elapsed Time Per Partition
235. Connections to In-System Debugging Instance "auto_signaltap_0"
236. Analysis & Synthesis Messages
237. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 15 21:05:00 2019          ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Full Version ;
; Revision Name                      ; UltraSound                                     ;
; Top-level Entity Name              ; ultrasound                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 20,559                                         ;
;     Total combinational functions  ; 13,463                                         ;
;     Dedicated logic registers      ; 13,423                                         ;
; Total registers                    ; 13435                                          ;
; Total pins                         ; 135                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 786,288                                        ;
; Embedded Multiplier 9-bit elements ; 16                                             ;
; Total PLLs                         ; 2                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ultrasound         ; UltraSound         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                ; Library ;
+------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; algorithm/mix_freq_mc.v                                          ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/algorithm/mix_freq_mc.v                                              ;         ;
; algorithm/mix_freq.v                                             ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/algorithm/mix_freq.v                                                 ;         ;
; udp_mac_complete/udp_arb_mux.v                                   ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/udp_arb_mux.v                                       ;         ;
; algorithm/source_mem.v                                           ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/algorithm/source_mem.v                                               ;         ;
; algorithm/pcmmux_fifo.v                                          ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/algorithm/pcmmux_fifo.v                                              ;         ;
; algorithm/pcm2udp.v                                              ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/algorithm/pcm2udp.v                                                  ;         ;
; algorithm/dac_tx.v                                               ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/algorithm/dac_tx.v                                                   ;         ;
; mem/rowo_dpram.v                                                 ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/mem/rowo_dpram.v                                                     ;         ;
; mem/generic_dpram.v                                              ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/mem/generic_dpram.v                                                  ;         ;
; util/gen_key_signal.v                                            ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/gen_key_signal.v                                                ;         ;
; util/reg_dec_rate.v                                              ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/reg_dec_rate.v                                                  ;         ;
; ultrasound.v                                                     ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/ultrasound.v                                                         ;         ;
; util/gen_reset.v                                                 ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/gen_reset.v                                                     ;         ;
; controller/execcmd.v                                             ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/controller/execcmd.v                                                 ;         ;
; controller/controller.v                                          ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/controller/controller.v                                              ;         ;
; util/synchronizer.v                                              ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/synchronizer.v                                                  ;         ;
; udp_mac_complete/udp_mac_complete.v                              ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/udp_mac_complete.v                                  ;         ;
; udp_mac_complete/udp_ip_tx.v                                     ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/udp_ip_tx.v                                         ;         ;
; udp_mac_complete/udp_ip_rx.v                                     ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/udp_ip_rx.v                                         ;         ;
; udp_mac_complete/udp_complete.v                                  ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/udp_complete.v                                      ;         ;
; udp_mac_complete/udp.v                                           ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/udp.v                                               ;         ;
; udp_mac_complete/priority_encoder.v                              ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/priority_encoder.v                                  ;         ;
; udp_mac_complete/mac_reset.v                                     ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/mac_reset.v                                         ;         ;
; udp_mac_complete/lfsr.v                                          ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/lfsr.v                                              ;         ;
; udp_mac_complete/ip_eth_tx.v                                     ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/ip_eth_tx.v                                         ;         ;
; udp_mac_complete/ip_eth_rx.v                                     ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/ip_eth_rx.v                                         ;         ;
; udp_mac_complete/ip_complete.v                                   ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/ip_complete.v                                       ;         ;
; udp_mac_complete/ip_arb_mux.v                                    ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/ip_arb_mux.v                                        ;         ;
; udp_mac_complete/ip.v                                            ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/ip.v                                                ;         ;
; udp_mac_complete/icmp_reply.v                                    ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/icmp_reply.v                                        ;         ;
; udp_mac_complete/eth_axis_tx.v                                   ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/eth_axis_tx.v                                       ;         ;
; udp_mac_complete/eth_axis_rx.v                                   ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/eth_axis_rx.v                                       ;         ;
; udp_mac_complete/eth_arb_mux.v                                   ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/eth_arb_mux.v                                       ;         ;
; udp_mac_complete/avalon2axi.v                                    ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/avalon2axi.v                                        ;         ;
; udp_mac_complete/arp_eth_tx.v                                    ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/arp_eth_tx.v                                        ;         ;
; udp_mac_complete/arp_eth_rx.v                                    ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/arp_eth_rx.v                                        ;         ;
; udp_mac_complete/arp_cache.v                                     ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/arp_cache.v                                         ;         ;
; udp_mac_complete/arp.v                                           ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/arp.v                                               ;         ;
; udp_mac_complete/arbiter.v                                       ; yes             ; User Verilog HDL File                  ; C:/chenyu/RTL_work/RTL_work/UltraSound/udp_mac_complete/arbiter.v                                           ;         ;
; IP/ether1.v                                                      ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/ether1.v                                                          ;         ;
; controller/inputram.v                                            ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/controller/inputram.v                                                ;         ;
; Controller/outputram.v                                           ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/Controller/outputram.v                                               ;         ;
; IP/enet_clk_pll.v                                                ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/enet_clk_pll.v                                                    ;         ;
; IP/clkctrl1.v                                                    ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/clkctrl1.v                                                        ;         ;
; IP/ddio_out1.v                                                   ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/ddio_out1.v                                                       ;         ;
; util/mult.v                                                      ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                          ;         ;
; IP/cic_inp.v                                                     ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic_inp.v                                                         ;         ;
; IP/cic_inp_cic.vhd                                               ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic_inp_cic.vhd                                                   ;         ;
; IP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd                 ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd                     ;         ;
; IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd                  ;         ;
; IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                      ;         ;
; IP/cic-library/auk_dspip_upsample_cic_121.vhd                    ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_upsample_cic_121.vhd                        ;         ;
; IP/cic-library/auk_dspip_math_pkg_cic_121.vhd                    ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_math_pkg_cic_121.vhd                        ;         ;
; IP/cic-library/auk_dspip_lib_pkg_cic_121.vhd                     ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_lib_pkg_cic_121.vhd                         ;         ;
; IP/cic-library/auk_dspip_delay_cic_121.vhd                       ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_delay_cic_121.vhd                           ;         ;
; IP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd       ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd           ;         ;
; IP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd     ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd         ;         ;
; IP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd ; yes             ; Encrypted User VHDL File               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd     ;         ;
; IP/main_pll.v                                                    ; yes             ; User Wizard-Generated File             ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/main_pll.v                                                        ;         ;
; altpll.tdf                                                       ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal121.inc                                                   ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                                     ;         ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/enet_clk_pll_altpll.v                                         ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/enet_clk_pll_altpll.v                                             ;         ;
; db/main_pll_altpll.v                                             ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/main_pll_altpll.v                                                 ;         ;
; altddio_out.tdf                                                  ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf                                    ;         ;
; stratix_ddio.inc                                                 ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ddio.inc                                   ;         ;
; cyclone_ddio.inc                                                 ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/cyclone_ddio.inc                                   ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; stratix_lcell.inc                                                ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/stratix_lcell.inc                                  ;         ;
; db/ddio_out_rnj.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/ddio_out_rnj.tdf                                                  ;         ;
; altera_tse_mac.v                                                 ; yes             ; Auto-Found Verilog HDL File            ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mac.v                    ;         ;
; altera_tse_reset_synchronizer.v                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_reset_synchronizer.v     ;         ;
; altera_tse_top_gen_host.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_top_gen_host.v           ;         ;
; altera_tse_mac_control.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mac_control.v            ;         ;
; altera_tse_register_map.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_register_map.v           ;         ;
; altera_std_synchronizer.v                                        ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;         ;
; altera_tse_clock_crosser.v                                       ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_clock_crosser.v          ;         ;
; altera_tse_rx_counter_cntl.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rx_counter_cntl.v        ;         ;
; altera_std_synchronizer_bundle.v                                 ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                   ;         ;
; altera_tse_dpram_16x32.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_dpram_16x32.v            ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                                       ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_n6k1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_n6k1.tdf                                               ;         ;
; altera_tse_tx_counter_cntl.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_tx_counter_cntl.v        ;         ;
; altera_tse_dpram_8x32.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_dpram_8x32.v             ;         ;
; db/altsyncram_n3k1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_n3k1.tdf                                               ;         ;
; altera_tse_host_control.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_host_control.v           ;         ;
; altera_tse_top_mdio.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_top_mdio.v               ;         ;
; altera_tse_mdio_clk_gen.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v           ;         ;
; altera_tse_mdio_cntl.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mdio_cntl.v              ;         ;
; altera_tse_mdio.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mdio.v                   ;         ;
; altera_tse_top_w_fifo_10_100_1000.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v ;         ;
; altera_tse_clk_cntl.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_clk_cntl.v               ;         ;
; altera_tse_mii_rx_if.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mii_rx_if.v              ;         ;
; altera_tse_mii_tx_if.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mii_tx_if.v              ;         ;
; altera_tse_gmii_io.v                                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_gmii_io.v                ;         ;
; altera_tse_top_w_fifo.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_top_w_fifo.v             ;         ;
; altera_tse_top_1geth.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_top_1geth.v              ;         ;
; altera_tse_rx_stat_extract.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rx_stat_extract.v        ;         ;
; altera_tse_mac_rx.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mac_rx.v                 ;         ;
; altera_tse_crc328checker.v                                       ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_crc328checker.v          ;         ;
; altera_tse_crc32galois8.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_crc32galois8.v           ;         ;
; altera_tse_altshifttaps.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_altshifttaps.v           ;         ;
; altera_tse_tx_stat_extract.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_tx_stat_extract.v        ;         ;
; altera_tse_mac_tx.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_mac_tx.v                 ;         ;
; altera_tse_crc328generator.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_crc328generator.v        ;         ;
; altera_tse_crc32ctl8.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_crc32ctl8.v              ;         ;
; altera_tse_rx_min_ff.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rx_min_ff.v              ;         ;
; altera_tse_a_fifo_opt_1246.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v        ;         ;
; altera_tse_altsyncram_dpm_fifo.v                                 ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v    ;         ;
; db/altsyncram_qfg1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_qfg1.tdf                                               ;         ;
; altera_tse_gray_cnt.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_gray_cnt.v               ;         ;
; altera_tse_a_fifo_34.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_a_fifo_34.v              ;         ;
; db/altsyncram_o9g1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_o9g1.tdf                                               ;         ;
; altera_tse_bin_cnt.v                                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_bin_cnt.v                ;         ;
; altera_tse_tx_min_ff.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_tx_min_ff.v              ;         ;
; db/altsyncram_ifg1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_ifg1.tdf                                               ;         ;
; altera_tse_a_fifo_13.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_a_fifo_13.v              ;         ;
; db/altsyncram_i6g1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_i6g1.tdf                                               ;         ;
; altera_tse_rgmii_module.v                                        ; yes             ; Auto-Found Verilog HDL File            ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_module.v           ;         ;
; altera_tse_rgmii_in4.v                                           ; yes             ; Auto-Found Wizard-Generated File       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_in4.v              ;         ;
; altddio_in.tdf                                                   ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altddio_in.tdf                                     ;         ;
; db/ddio_in_15e.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/ddio_in_15e.tdf                                                   ;         ;
; altera_tse_rgmii_in1.v                                           ; yes             ; Auto-Found Wizard-Generated File       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_in1.v              ;         ;
; db/ddio_in_u4e.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/ddio_in_u4e.tdf                                                   ;         ;
; altera_tse_rgmii_out4.v                                          ; yes             ; Auto-Found Wizard-Generated File       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_out4.v             ;         ;
; db/ddio_out_1qb.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/ddio_out_1qb.tdf                                                  ;         ;
; altera_tse_rgmii_out1.v                                          ; yes             ; Auto-Found Wizard-Generated File       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_out1.v             ;         ;
; db/ddio_out_upb.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/ddio_out_upb.tdf                                                  ;         ;
; db/altsyncram_pei2.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_pei2.tdf                                               ;         ;
; scfifo.tdf                                                       ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf                                         ;         ;
; a_regfifo.inc                                                    ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/a_regfifo.inc                                      ;         ;
; a_dpfifo.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;         ;
; a_i2fifo.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;         ;
; a_fffifo.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/a_fffifo.inc                                       ;         ;
; a_f2fifo.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;         ;
; db/scfifo_ghh1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/scfifo_ghh1.tdf                                                   ;         ;
; db/a_dpfifo_9s81.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/a_dpfifo_9s81.tdf                                                 ;         ;
; db/altsyncram_0tf1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_0tf1.tdf                                               ;         ;
; db/cmpr_gs8.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cmpr_gs8.tdf                                                      ;         ;
; db/cntr_tnb.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_tnb.tdf                                                      ;         ;
; db/cntr_ao7.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_ao7.tdf                                                      ;         ;
; db/cntr_unb.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_unb.tdf                                                      ;         ;
; lpm_add_sub.tdf                                                  ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                    ;         ;
; addcore.inc                                                      ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/addcore.inc                                        ;         ;
; look_add.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/look_add.inc                                       ;         ;
; bypassff.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc                                       ;         ;
; altshift.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc                                       ;         ;
; alt_stratix_add_sub.inc                                          ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                            ;         ;
; db/add_sub_n0j.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/add_sub_n0j.tdf                                                   ;         ;
; db/add_sub_o0j.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/add_sub_o0j.tdf                                                   ;         ;
; db/add_sub_nvi.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/add_sub_nvi.tdf                                                   ;         ;
; db/add_sub_pvi.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/add_sub_pvi.tdf                                                   ;         ;
; db/add_sub_ivi.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/add_sub_ivi.tdf                                                   ;         ;
; lpm_mult.tdf                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;         ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;         ;
; multcore.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/multcore.inc                                       ;         ;
; db/mult_ups.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/mult_ups.tdf                                                      ;         ;
; db/altsyncram_ttl1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_ttl1.tdf                                               ;         ;
; db/altsyncram_kjj1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_kjj1.tdf                                               ;         ;
; db/altsyncram_p3b2.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_p3b2.tdf                                               ;         ;
; sld_mod_ram_rom.vhd                                              ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                ;         ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;         ;
; db/altsyncram_lnj1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_lnj1.tdf                                               ;         ;
; sld_signaltap.vhd                                                ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;         ;
; sld_signaltap_impl.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;         ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;         ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;         ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;         ;
; dffeea.inc                                                       ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/dffeea.inc                                         ;         ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;         ;
; sld_ela_trigger_flow_mgr.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;         ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;         ;
; db/altsyncram_t324.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_t324.tdf                                               ;         ;
; altdpram.tdf                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.tdf                                       ;         ;
; memmodes.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/others/maxplus2/memmodes.inc                                     ;         ;
; a_hdffe.inc                                                      ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                                        ;         ;
; alt_le_rden_reg.inc                                              ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;         ;
; altsyncram.inc                                                   ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.inc                                     ;         ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;         ;
; muxlut.inc                                                       ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/muxlut.inc                                         ;         ;
; db/mux_psc.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/mux_psc.tdf                                                       ;         ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;         ;
; declut.inc                                                       ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/declut.inc                                         ;         ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;         ;
; db/decode_dvf.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/decode_dvf.tdf                                                    ;         ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;         ;
; cmpconst.inc                                                     ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/cmpconst.inc                                       ;         ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.inc                                    ;         ;
; alt_counter_stratix.inc                                          ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;         ;
; db/cntr_0ii.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_0ii.tdf                                                      ;         ;
; db/cmpr_tgc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cmpr_tgc.tdf                                                      ;         ;
; db/cntr_89j.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_89j.tdf                                                      ;         ;
; db/cntr_cgi.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_cgi.tdf                                                      ;         ;
; db/cmpr_rgc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cmpr_rgc.tdf                                                      ;         ;
; db/cntr_23j.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_23j.tdf                                                      ;         ;
; db/cmpr_ngc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cmpr_ngc.tdf                                                      ;         ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                        ;         ;
; sld_jtag_hub.vhd                                                 ; yes             ; Encrypted Megafunction                 ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;         ;
; altshift_taps.tdf                                                ; yes             ; Megafunction                           ; c:/chenyu/altera/12.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                  ;         ;
; db/shift_taps_unm.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/shift_taps_unm.tdf                                                ;         ;
; db/altsyncram_ce81.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/altsyncram_ce81.tdf                                               ;         ;
; db/cntr_qqf.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cntr_qqf.tdf                                                      ;         ;
; db/cmpr_qgc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/chenyu/RTL_work/RTL_work/UltraSound/db/cmpr_qgc.tdf                                                      ;         ;
+------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 20,559 ;
;                                             ;        ;
; Total combinational functions               ; 13463  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 6002   ;
;     -- 3 input functions                    ; 4855   ;
;     -- <=2 input functions                  ; 2606   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 10401  ;
;     -- arithmetic mode                      ; 3062   ;
;                                             ;        ;
; Total registers                             ; 13435  ;
;     -- Dedicated logic registers            ; 13423  ;
;     -- I/O registers                        ; 24     ;
;                                             ;        ;
; I/O pins                                    ; 135    ;
; Total memory bits                           ; 786288 ;
; Embedded Multiplier 9-bit elements          ; 16     ;
; Total PLLs                                  ; 2      ;
;     -- PLLs                                 ; 2      ;
;                                             ;        ;
; Maximum fan-out                             ; 11034  ;
; Total fan-out                               ; 98981  ;
; Average fan-out                             ; 3.57   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ultrasound                                                                                             ; 13463 (39)        ; 13423 (56)   ; 786288      ; 16           ; 0       ; 8         ; 135  ; 0            ; |ultrasound                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |clkctrl1:clkctrl1_mac|                                                                              ; 3 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|clkctrl1:clkctrl1_mac                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component|                                       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|clkctrl1:clkctrl1_mac|clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component                                                                                                                                                                                                                                                                                                                 ;              ;
;    |controller:controller_inst|                                                                         ; 2015 (1655)       ; 1017 (712)   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |execcmd:execcmd_inst|                                                                            ; 209 (113)         ; 213 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |reg_dec_rate:reg_dec_rate_inst|                                                               ; 96 (96)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst                                                                                                                                                                                                                                                                                                                  ;              ;
;       |inputram:inputram_inst|                                                                          ; 76 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|inputram:inputram_inst                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 76 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram_kjj1:auto_generated|                                                            ; 76 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated                                                                                                                                                                                                                                                                                ;              ;
;                |altsyncram_p3b2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|altsyncram_p3b2:altsyncram1                                                                                                                                                                                                                                                    ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 76 (53)           ; 46 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                      ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                   ;              ;
;       |outputram:outputram_inst|                                                                        ; 75 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|outputram:outputram_inst                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 75 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                             ;              ;
;             |altsyncram_lnj1:auto_generated|                                                            ; 75 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_p3b2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|altsyncram_p3b2:altsyncram1                                                                                                                                                                                                                                                  ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 75 (53)           ; 46 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                    ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                 ;              ;
;    |dac_tx:dac_tx_inst|                                                                                 ; 1433 (270)        ; 1397 (67)    ; 262656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |cic_inp:dac_cic[0].cic_inp_inst|                                                                 ; 232 (0)           ; 306 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cic_inp_cic:cic_inp_cic_inst|                                                                 ; 232 (0)           ; 306 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |auk_dspip_avalon_streaming_controller_cic_121:aii_controller|                              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                                                                                                                                                                                                    ;              ;
;             |auk_dspip_avalon_streaming_sink_cic_121:aii_sink|                                          ; 31 (10)           ; 38 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                                                                                                                                                                                                                ;              ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 21 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                                        ;              ;
;                   |scfifo_ghh1:auto_generated|                                                          ; 21 (2)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated                                                                                                                                                                                             ;              ;
;                      |a_dpfifo_9s81:dpfifo|                                                             ; 19 (11)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo                                                                                                                                                                        ;              ;
;                         |altsyncram_0tf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                                                                                ;              ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                                                 ;              ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                                    ;              ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr                                                                                                                                                        ;              ;
;             |auk_dspip_avalon_streaming_source_cic_121:aii_source|                                      ; 1 (1)             ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                                                                                                                                                                                                            ;              ;
;             |cic_inp_cic_core:cic_core|                                                                 ; 197 (49)          ; 204 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core                                                                                                                                                                                                                                                                                       ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|                            ; 17 (17)           ; 33 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|                            ; 18 (18)           ; 35 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|                            ; 18 (18)           ; 36 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_0|                                    ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_1|                                    ; 29 (0)            ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_2|                                    ; 30 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_upsample_cic_121:auk_dspip_upsample_inst|                                     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                                                                                                                                                                                                    ;              ;
;       |cic_inp:dac_cic[1].cic_inp_inst|                                                                 ; 234 (0)           ; 306 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cic_inp_cic:cic_inp_cic_inst|                                                                 ; 234 (0)           ; 306 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |auk_dspip_avalon_streaming_controller_cic_121:aii_controller|                              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                                                                                                                                                                                                    ;              ;
;             |auk_dspip_avalon_streaming_sink_cic_121:aii_sink|                                          ; 33 (10)           ; 38 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                                                                                                                                                                                                                ;              ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 23 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                                        ;              ;
;                   |scfifo_ghh1:auto_generated|                                                          ; 23 (3)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated                                                                                                                                                                                             ;              ;
;                      |a_dpfifo_9s81:dpfifo|                                                             ; 20 (12)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo                                                                                                                                                                        ;              ;
;                         |altsyncram_0tf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                                                                                ;              ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                                                 ;              ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                                    ;              ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr                                                                                                                                                        ;              ;
;             |auk_dspip_avalon_streaming_source_cic_121:aii_source|                                      ; 1 (1)             ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                                                                                                                                                                                                            ;              ;
;             |cic_inp_cic_core:cic_core|                                                                 ; 197 (49)          ; 204 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core                                                                                                                                                                                                                                                                                       ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|                            ; 17 (17)           ; 33 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|                            ; 18 (18)           ; 35 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|                            ; 18 (18)           ; 36 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_0|                                    ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_1|                                    ; 29 (0)            ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_2|                                    ; 30 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_upsample_cic_121:auk_dspip_upsample_inst|                                     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                                                                                                                                                                                                    ;              ;
;       |cic_inp:dac_cic[2].cic_inp_inst|                                                                 ; 234 (0)           ; 302 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cic_inp_cic:cic_inp_cic_inst|                                                                 ; 234 (0)           ; 302 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |auk_dspip_avalon_streaming_controller_cic_121:aii_controller|                              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                                                                                                                                                                                                    ;              ;
;             |auk_dspip_avalon_streaming_sink_cic_121:aii_sink|                                          ; 33 (10)           ; 38 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                                                                                                                                                                                                                ;              ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 23 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                                        ;              ;
;                   |scfifo_ghh1:auto_generated|                                                          ; 23 (3)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated                                                                                                                                                                                             ;              ;
;                      |a_dpfifo_9s81:dpfifo|                                                             ; 20 (12)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo                                                                                                                                                                        ;              ;
;                         |altsyncram_0tf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                                                                                ;              ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                                                 ;              ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                                    ;              ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr                                                                                                                                                        ;              ;
;             |auk_dspip_avalon_streaming_source_cic_121:aii_source|                                      ; 1 (1)             ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                                                                                                                                                                                                            ;              ;
;             |cic_inp_cic_core:cic_core|                                                                 ; 197 (49)          ; 204 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core                                                                                                                                                                                                                                                                                       ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|                            ; 17 (17)           ; 33 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|                            ; 18 (18)           ; 35 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|                            ; 18 (18)           ; 36 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_0|                                    ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_1|                                    ; 29 (0)            ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_2|                                    ; 30 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_upsample_cic_121:auk_dspip_upsample_inst|                                     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                                                                                                                                                                                                    ;              ;
;       |cic_inp:dac_cic[3].cic_inp_inst|                                                                 ; 234 (0)           ; 303 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cic_inp_cic:cic_inp_cic_inst|                                                                 ; 234 (0)           ; 303 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |auk_dspip_avalon_streaming_controller_cic_121:aii_controller|                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                                                                                                                                                                                                    ;              ;
;             |auk_dspip_avalon_streaming_sink_cic_121:aii_sink|                                          ; 33 (10)           ; 38 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                                                                                                                                                                                                                ;              ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 23 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                                        ;              ;
;                   |scfifo_ghh1:auto_generated|                                                          ; 23 (3)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated                                                                                                                                                                                             ;              ;
;                      |a_dpfifo_9s81:dpfifo|                                                             ; 20 (12)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo                                                                                                                                                                        ;              ;
;                         |altsyncram_0tf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                                                                                ;              ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                                                 ;              ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                                    ;              ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr                                                                                                                                                        ;              ;
;             |auk_dspip_avalon_streaming_source_cic_121:aii_source|                                      ; 1 (1)             ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                                                                                                                                                                                                            ;              ;
;             |cic_inp_cic_core:cic_core|                                                                 ; 197 (49)          ; 204 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core                                                                                                                                                                                                                                                                                       ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|                            ; 17 (17)           ; 33 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|                            ; 18 (18)           ; 35 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|                            ; 18 (18)           ; 36 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2                                                                                                                                                                                                                           ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:u0|                                                  ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0                                                                                                                                                                                        ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_0|                                    ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_1|                                    ; 29 (0)            ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_integrator_cic_121:auk_dspip_integrator_2|                                    ; 30 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2                                                                                                                                                                                                                                   ;              ;
;                   |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|                   ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                                                 ;              ;
;                |auk_dspip_upsample_cic_121:auk_dspip_upsample_inst|                                     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                                                                                                                                                                                                    ;              ;
;       |source_mem:source_mem_inst|                                                                      ; 229 (229)         ; 113 (113)    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |generic_dpram:dac_mem[0].pcm_mem|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem                                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_pei2:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                   ;              ;
;          |generic_dpram:dac_mem[1].pcm_mem|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem                                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_pei2:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                   ;              ;
;          |generic_dpram:dac_mem[2].pcm_mem|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem                                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_pei2:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                   ;              ;
;          |generic_dpram:dac_mem[3].pcm_mem|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem                                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_pei2:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                   ;              ;
;    |ddio_out1:ddio_out1_inst|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|ddio_out1:ddio_out1_inst                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |altddio_out:ALTDDIO_OUT_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |ddio_out_rnj:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_rnj:auto_generated                                                                                                                                                                                                                                                                                                          ;              ;
;    |enet_clk_pll:enet_clk_pll_inst|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|enet_clk_pll:enet_clk_pll_inst                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |enet_clk_pll_altpll:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component|enet_clk_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                       ;              ;
;    |gen_key_signal:gen_key1_signal|                                                                     ; 59 (59)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|gen_key_signal:gen_key1_signal                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |gen_reset:gen_enet_reset|                                                                           ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|gen_reset:gen_enet_reset                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;    |gen_reset:gen_sys_reset|                                                                            ; 30 (30)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|gen_reset:gen_sys_reset                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;    |main_pll:main_pll_inst|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|main_pll:main_pll_inst                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|main_pll:main_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |main_pll_altpll:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                   ;              ;
;    |mix_freq_mc:mix_inst[0].mix_freq_mc_inst|                                                           ; 702 (93)          ; 536 (88)     ; 65536       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |generic_dpram:sin_mem|                                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram_pei2:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_create[1].mix_freq_inst|                                                       ; 305 (267)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst                                                                                                                                                                                                                                                                                                              ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                                                                                                                                                                                                               ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                   ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                           ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_inst0|                                                                         ; 304 (266)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0                                                                                                                                                                                                                                                                                                                                ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                     ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                                             ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                                     ;              ;
;    |mix_freq_mc:mix_inst[1].mix_freq_mc_inst|                                                           ; 702 (93)          ; 536 (88)     ; 65536       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |generic_dpram:sin_mem|                                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram_pei2:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_create[1].mix_freq_inst|                                                       ; 307 (269)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst                                                                                                                                                                                                                                                                                                              ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                                                                                                                                                                                                               ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                   ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                           ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_inst0|                                                                         ; 302 (264)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0                                                                                                                                                                                                                                                                                                                                ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                     ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                                             ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                                     ;              ;
;    |mix_freq_mc:mix_inst[2].mix_freq_mc_inst|                                                           ; 702 (92)          ; 536 (88)     ; 65536       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |generic_dpram:sin_mem|                                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram_pei2:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_create[1].mix_freq_inst|                                                       ; 307 (269)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst                                                                                                                                                                                                                                                                                                              ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                                                                                                                                                                                                               ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                   ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                           ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_inst0|                                                                         ; 303 (265)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0                                                                                                                                                                                                                                                                                                                                ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                     ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                                             ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                                     ;              ;
;    |mix_freq_mc:mix_inst[3].mix_freq_mc_inst|                                                           ; 701 (91)          ; 536 (88)     ; 65536       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |generic_dpram:sin_mem|                                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram_pei2:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_create[1].mix_freq_inst|                                                       ; 307 (269)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst                                                                                                                                                                                                                                                                                                              ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                                                                                                                                                                                                               ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                   ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                           ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                   ;              ;
;       |mix_freq:mix_freq_inst0|                                                                         ; 303 (265)         ; 224 (181)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0                                                                                                                                                                                                                                                                                                                                ;              ;
;          |mult:mult_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                     ;              ;
;                |mult_ups:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated                                                                                                                                                                                                                                                             ;              ;
;          |pcmmux_fifo:pcmmux_fifo_in|                                                                   ; 38 (38)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in                                                                                                                                                                                                                                                                                                     ;              ;
;    |pcm2udp:pcm2udp_inst|                                                                               ; 331 (213)         ; 100 (52)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|pcm2udp:pcm2udp_inst                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |pcmmux_fifo:pcmmux_fifo_inst|                                                                    ; 118 (118)         ; 48 (48)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |rowo_dpram:rowo_dpram_inst|                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst                                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                    ;              ;
;                |altsyncram_ttl1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component|altsyncram_ttl1:auto_generated                                                                                                                                                                                                                                                     ;              ;
;    |pcmmux_fifo:da_loopback[0].ad_da_mux|                                                               ; 17 (17)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|pcmmux_fifo:da_loopback[0].ad_da_mux                                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |pcmmux_fifo:da_loopback[1].ad_da_mux|                                                               ; 17 (17)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|pcmmux_fifo:da_loopback[1].ad_da_mux                                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 206 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 205 (165)         ; 130 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                           ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                         ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 615 (1)           ; 1615 (224)   ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 614 (0)           ; 1391 (0)     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                            ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 614 (19)          ; 1391 (480)   ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                     ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                      ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                  ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                        ;              ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                          ;              ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                                                                                   ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_t324:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t324:auto_generated                                                                                                                                                                                                      ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                      ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                        ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                          ;              ;
;             |sld_ela_control:ela_control|                                                               ; 263 (1)           ; 576 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                         ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                 ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 224 (0)           ; 560 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                  ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 336 (336)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                       ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 224 (0)           ; 224 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                           ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                             ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                            ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                             ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 38 (38)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                           ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                   ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 193 (10)          ; 177 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                    ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                          ;              ;
;                   |cntr_0ii:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ii:auto_generated                                                                                                                  ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                   ;              ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                                                                           ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                         ;              ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                                                                                 ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                            ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                    ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                   ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 112 (112)         ; 112 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                    ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                 ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                               ;              ;
;    |synchronizer:synchronizer_mac|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|synchronizer:synchronizer_mac                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;    |udp_arb_mux:udp_arb_mux_inst|                                                                       ; 165 (155)         ; 105 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_arb_mux:udp_arb_mux_inst                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |arbiter:arb_inst|                                                                                ; 10 (9)            ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |priority_encoder:priority_encoder_inst|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst                                                                                                                                                                                                                                                                                                            ;              ;
;    |udp_mac_complete:udp_mac_complete_inst|                                                             ; 5697 (230)        ; 6701 (210)   ; 81264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |avalon2axi:avalon2axi_inst|                                                                      ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|avalon2axi:avalon2axi_inst                                                                                                                                                                                                                                                                                                                               ;              ;
;       |eth_axis_rx:eth_axis_rx_inst|                                                                    ; 77 (77)           ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst                                                                                                                                                                                                                                                                                                                             ;              ;
;       |eth_axis_tx:eth_axis_tx_inst|                                                                    ; 135 (135)         ; 132 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst                                                                                                                                                                                                                                                                                                                             ;              ;
;       |ether1:ether1_inst|                                                                              ; 2500 (0)          ; 3274 (0)     ; 81264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |altera_tse_mac:altera_tse_mac_inst|                                                           ; 2500 (0)          ; 3274 (0)     ; 81264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst                                                                                                                                                                                                                                                                                                    ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                         ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                         ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_2|                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                                         ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_3|                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                                         ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_4|                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                                         ;              ;
;             |altera_tse_top_gen_host:top_gen_host_inst|                                                 ; 2500 (1)          ; 3259 (0)     ; 81264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst                                                                                                                                                                                                                                                          ;              ;
;                |altera_tse_mac_control:U_MAC_CONTROL|                                                   ; 1099 (0)          ; 1368 (0)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                     ;              ;
;                   |altera_tse_host_control:U_CTRL|                                                      ; 35 (35)           ; 27 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                      ;              ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1                                                                                                                                                     ;              ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2                                                                                                                                                     ;              ;
;                   |altera_tse_register_map:U_REG|                                                       ; 1064 (734)        ; 1341 (688)   ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                       ;              ;
;                      |altera_std_synchronizer:U_SYNC_3|                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                      ;              ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4                                                                                                                                                      ;              ;
;                      |altera_std_synchronizer:U_SYNC_5|                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5                                                                                                                                                      ;              ;
;                      |altera_tse_clock_crosser:U_SYNC_10|                                               ; 3 (3)             ; 72 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                                                                                    ;              ;
;                         |altera_std_synchronizer:in_to_out_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer                                                                                                     ;              ;
;                         |altera_std_synchronizer:out_to_in_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer                                                                                                     ;              ;
;                      |altera_tse_clock_crosser:U_SYNC_11|                                               ; 3 (3)             ; 72 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                                                                                    ;              ;
;                         |altera_std_synchronizer:in_to_out_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer                                                                                                     ;              ;
;                         |altera_std_synchronizer:out_to_in_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer                                                                                                     ;              ;
;                      |altera_tse_clock_crosser:U_SYNC_12|                                               ; 3 (3)             ; 72 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                                                                                    ;              ;
;                         |altera_std_synchronizer:in_to_out_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer                                                                                                     ;              ;
;                         |altera_std_synchronizer:out_to_in_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer                                                                                                     ;              ;
;                      |altera_tse_clock_crosser:U_SYNC_6|                                                ; 3 (3)             ; 72 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                                                                                     ;              ;
;                         |altera_std_synchronizer:in_to_out_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer                                                                                                      ;              ;
;                         |altera_std_synchronizer:out_to_in_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer                                                                                                      ;              ;
;                      |altera_tse_clock_crosser:U_SYNC_7|                                                ; 3 (3)             ; 72 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                                                                                     ;              ;
;                         |altera_std_synchronizer:in_to_out_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer                                                                                                      ;              ;
;                         |altera_std_synchronizer:out_to_in_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer                                                                                                      ;              ;
;                      |altera_tse_clock_crosser:U_SYNC_8|                                                ; 3 (3)             ; 72 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                                                                                     ;              ;
;                         |altera_std_synchronizer:in_to_out_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer                                                                                                      ;              ;
;                         |altera_std_synchronizer:out_to_in_synchronizer|                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer                                                                                                      ;              ;
;                      |altera_tse_rx_counter_cntl:U_RXCNT|                                               ; 172 (164)         ; 142 (94)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                    ;              ;
;                         |altera_std_synchronizer_bundle:U_SYNC_1|                                       ; 8 (0)             ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                            ;              ;
;                            |altera_std_synchronizer:sync[0].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[10].u|                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                                                         ;              ;
;                            |altera_std_synchronizer:sync[11].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u                                                                         ;              ;
;                            |altera_std_synchronizer:sync[12].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[12].u                                                                         ;              ;
;                            |altera_std_synchronizer:sync[13].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[13].u                                                                         ;              ;
;                            |altera_std_synchronizer:sync[14].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[14].u                                                                         ;              ;
;                            |altera_std_synchronizer:sync[15].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[15].u                                                                         ;              ;
;                            |altera_std_synchronizer:sync[1].u|                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[2].u|                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[3].u|                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[4].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[5].u|                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[6].u|                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[7].u|                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[8].u|                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                          ;              ;
;                            |altera_std_synchronizer:sync[9].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                          ;              ;
;                         |altera_tse_dpram_16x32:CNT_ARRAY_1|                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                 ;              ;
;                            |altsyncram:altsyncram_component|                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                 ;              ;
;                               |altsyncram_n6k1:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated                                                  ;              ;
;                         |altera_tse_dpram_16x32:CNT_ARRAY_2|                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                 ;              ;
;                            |altsyncram:altsyncram_component|                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                 ;              ;
;                               |altsyncram_n6k1:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated                                                  ;              ;
;                      |altera_tse_tx_counter_cntl:U_TXCNT|                                               ; 140 (140)         ; 70 (70)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                    ;              ;
;                         |altera_tse_dpram_8x32:U_ARRAY_1|                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                    ;              ;
;                            |altsyncram:altsyncram_component|                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                    ;              ;
;                               |altsyncram_n3k1:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_n3k1:auto_generated                                                     ;              ;
;                         |altera_tse_dpram_8x32:U_ARRAY_2|                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                    ;              ;
;                            |altsyncram:altsyncram_component|                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                    ;              ;
;                               |altsyncram_n3k1:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n3k1:auto_generated                                                     ;              ;
;                |altera_tse_rgmii_module:U_RGMII|                                                        ; 12 (12)           ; 30 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII                                                                                                                                                                                                                          ;              ;
;                   |altera_tse_rgmii_in1:the_rgmii_in1|                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1                                                                                                                                                                                       ;              ;
;                      |altddio_in:altddio_in_component|                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component                                                                                                                                                       ;              ;
;                         |ddio_in_u4e:auto_generated|                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_u4e:auto_generated                                                                                                                            ;              ;
;                   |altera_tse_rgmii_in4:the_rgmii_in4|                                                  ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4                                                                                                                                                                                       ;              ;
;                      |altddio_in:altddio_in_component|                                                  ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component                                                                                                                                                       ;              ;
;                         |ddio_in_15e:auto_generated|                                                    ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated                                                                                                                            ;              ;
;                   |altera_tse_rgmii_out1:the_rgmii_out1|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1                                                                                                                                                                                     ;              ;
;                      |altddio_out:altddio_out_component|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component                                                                                                                                                   ;              ;
;                         |ddio_out_upb:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_upb:auto_generated                                                                                                                       ;              ;
;                   |altera_tse_rgmii_out4:the_rgmii_out4|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4                                                                                                                                                                                     ;              ;
;                      |altddio_out:altddio_out_component|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component                                                                                                                                                   ;              ;
;                         |ddio_out_1qb:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_1qb:auto_generated                                                                                                                       ;              ;
;                |altera_tse_top_mdio:U_MDIO|                                                             ; 132 (1)           ; 152 (36)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                               ;              ;
;                   |altera_tse_mdio:U_MDIO|                                                              ; 81 (81)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                        ;              ;
;                   |altera_tse_mdio_clk_gen:U_CLKGEN|                                                    ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                              ;              ;
;                   |altera_tse_mdio_cntl:U_CNTL|                                                         ; 34 (34)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                   ;              ;
;                |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                            ; 1256 (9)          ; 1709 (0)     ; 79728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                              ;              ;
;                   |altera_std_synchronizer:U_SYNC_1|                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                             ;              ;
;                   |altera_std_synchronizer:U_SYNC_2|                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                             ;              ;
;                   |altera_tse_clk_cntl:U_CLKCT|                                                         ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                  ;              ;
;                   |altera_tse_gmii_io:U_GMIF|                                                           ; 10 (10)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                    ;              ;
;                   |altera_tse_mii_rx_if:U_MRX|                                                          ; 19 (19)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                   ;              ;
;                   |altera_tse_mii_tx_if:U_MTX|                                                          ; 10 (10)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                   ;              ;
;                   |altera_tse_top_w_fifo:U_MAC|                                                         ; 1206 (0)          ; 1618 (0)     ; 79728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                  ;              ;
;                      |altera_tse_rx_min_ff:U_RXFF|                                                      ; 229 (30)          ; 381 (13)     ; 38144       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                      ;              ;
;                         |altera_std_synchronizer_bundle:U_SYNC_2|                                       ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                              ;              ;
;                            |altera_std_synchronizer:sync[0].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[10].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u                                                                           ;              ;
;                            |altera_std_synchronizer:sync[11].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u                                                                           ;              ;
;                            |altera_std_synchronizer:sync[1].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[2].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[3].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[4].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[5].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[6].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[7].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[8].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[9].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                                            ;              ;
;                         |altera_tse_a_fifo_34:RX_STATUS|                                                ; 49 (18)           ; 65 (25)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                       ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                       ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                  ;              ;
;                               |altsyncram:altsyncram_component|                                         ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                  ;              ;
;                                  |altsyncram_o9g1:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated                   ;              ;
;                            |altera_tse_bin_cnt:U_RD|                                                    ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                               ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                  ; 19 (19)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                             ;              ;
;                         |altera_tse_a_fifo_opt_1246:RX_DATA|                                            ; 150 (94)          ; 267 (51)     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                   ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_1|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_3|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_4|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                       ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                              ;              ;
;                               |altsyncram:altsyncram_component|                                         ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                              ;              ;
;                                  |altsyncram_qfg1:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated               ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                   ; 28 (28)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                          ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                  ; 28 (28)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                         ;              ;
;                      |altera_tse_top_1geth:U_GETH|                                                      ; 762 (0)           ; 852 (0)      ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                      ;              ;
;                         |altera_tse_mac_rx:U_RX|                                                        ; 267 (203)         ; 361 (306)    ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                               ;              ;
;                            |altera_std_synchronizer:U_SYNC_11|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_4|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4                                                                                              ;              ;
;                            |altera_std_synchronizer:U_SYNC_6|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6                                                                                              ;              ;
;                            |altera_std_synchronizer:U_SYNC_7|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7                                                                                              ;              ;
;                            |altera_std_synchronizer:U_SYNC_9|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9                                                                                              ;              ;
;                            |altera_tse_altshifttaps:U_SHIFTTAPS|                                        ; 10 (0)            ; 4 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                           ;              ;
;                               |altshift_taps:shift_reg_rtl_0|                                           ; 10 (0)            ; 4 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0                                                             ;              ;
;                                  |shift_taps_unm:auto_generated|                                        ; 10 (0)            ; 4 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_unm:auto_generated                               ;              ;
;                                     |altsyncram_ce81:altsyncram2|                                       ; 0 (0)             ; 0 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_unm:auto_generated|altsyncram_ce81:altsyncram2   ;              ;
;                                     |cntr_qqf:cntr1|                                                    ; 10 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_unm:auto_generated|cntr_qqf:cntr1                ;              ;
;                                        |cmpr_qgc:cmpr4|                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_unm:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr4 ;              ;
;                            |altera_tse_crc328checker:U_CRC|                                             ; 54 (11)           ; 36 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                ;              ;
;                               |altera_tse_crc32galois8:U_GALS|                                          ; 43 (43)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                 ;              ;
;                         |altera_tse_mac_tx:U_TX|                                                        ; 237 (195)         ; 257 (201)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                               ;              ;
;                            |altera_std_synchronizer:U_SYNC_1|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1                                                                                              ;              ;
;                            |altera_std_synchronizer:U_SYNC_2|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2                                                                                              ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_3|                                    ; 0 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3                                                                                       ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                     ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                     ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                     ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                     ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                     ;              ;
;                            |altera_tse_crc328generator:U_CRC|                                           ; 42 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                              ;              ;
;                               |altera_tse_crc32ctl8:U_CTL|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                   ;              ;
;                               |altera_tse_crc32galois8:U_GALS|                                          ; 42 (42)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                               ;              ;
;                         |altera_tse_rx_stat_extract:U_RXSTAT|                                           ; 111 (111)         ; 122 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                                                                  ;              ;
;                            |altera_std_synchronizer:U_SYNC_1|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1                                                                                 ;              ;
;                         |altera_tse_tx_stat_extract:U_TXSTAT|                                           ; 147 (147)         ; 112 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                  ;              ;
;                      |altera_tse_tx_min_ff:U_TXFF|                                                      ; 215 (9)           ; 385 (5)      ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                      ;              ;
;                         |altera_std_synchronizer_bundle:U_SYNC_1|                                       ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                              ;              ;
;                            |altera_std_synchronizer:sync[0].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[10].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                                                           ;              ;
;                            |altera_std_synchronizer:sync[11].u|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u                                                                           ;              ;
;                            |altera_std_synchronizer:sync[1].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[2].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[3].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[4].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[5].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[6].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[7].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[8].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                            ;              ;
;                            |altera_std_synchronizer:sync[9].u|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                            ;              ;
;                         |altera_tse_a_fifo_13:TX_STATUS|                                                ; 49 (18)           ; 74 (10)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                       ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                    ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2                                                                               ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                             ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                             ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                             ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                             ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                             ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                             ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                             ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                             ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                  ;              ;
;                               |altsyncram:altsyncram_component|                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                  ;              ;
;                                  |altsyncram_i6g1:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i6g1:auto_generated                   ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                   ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                              ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                  ; 19 (19)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                             ;              ;
;                         |altera_tse_a_fifo_opt_1246:TX_DATA|                                            ; 157 (101)         ; 270 (54)     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                   ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_1|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_3|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_4|                                    ; 0 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4                                                                           ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u                                         ;              ;
;                               |altera_std_synchronizer:sync[10].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u                                        ;              ;
;                               |altera_std_synchronizer:sync[11].u|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u                                         ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u                                         ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u                                         ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u                                         ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u                                         ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u                                         ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u                                         ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u                                         ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u                                         ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                       ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                              ;              ;
;                               |altsyncram:altsyncram_component|                                         ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                              ;              ;
;                                  |altsyncram_ifg1:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ifg1:auto_generated               ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                   ; 28 (28)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                          ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                  ; 28 (28)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                         ;              ;
;       |icmp_reply:icmp_reply_inst|                                                                      ; 125 (125)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|icmp_reply:icmp_reply_inst                                                                                                                                                                                                                                                                                                                               ;              ;
;       |ip_arb_mux:ip_arb_mux_inst|                                                                      ; 40 (35)           ; 106 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst                                                                                                                                                                                                                                                                                                                               ;              ;
;          |arbiter:arb_inst|                                                                             ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst                                                                                                                                                                                                                                                                                                              ;              ;
;       |mac_reset:mac_reset_inst|                                                                        ; 93 (93)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |udp_complete:udp_complete_inst|                                                                  ; 2470 (6)          ; 2755 (2)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst                                                                                                                                                                                                                                                                                                                           ;              ;
;          |ip_arb_mux:ip_arb_mux_inst|                                                                   ; 117 (108)         ; 110 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst                                                                                                                                                                                                                                                                                                ;              ;
;             |arbiter:arb_inst|                                                                          ; 9 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst                                                                                                                                                                                                                                                                               ;              ;
;                |priority_encoder:priority_encoder_inst|                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst                                                                                                                                                                                                                                        ;              ;
;          |ip_complete:ip_complete_inst|                                                                 ; 2064 (16)         ; 2292 (3)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst                                                                                                                                                                                                                                                                                              ;              ;
;             |arp:arp_inst|                                                                              ; 1148 (460)        ; 1682 (340)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst                                                                                                                                                                                                                                                                                 ;              ;
;                |arp_cache:arp_cache_inst|                                                               ; 444 (424)         ; 811 (811)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst                                                                                                                                                                                                                                                        ;              ;
;                   |lfsr:rd_hash|                                                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash                                                                                                                                                                                                                                           ;              ;
;                   |lfsr:wr_hash|                                                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash                                                                                                                                                                                                                                           ;              ;
;                |arp_eth_rx:arp_eth_rx_inst|                                                             ; 77 (77)           ; 287 (287)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst                                                                                                                                                                                                                                                      ;              ;
;                |arp_eth_tx:arp_eth_tx_inst|                                                             ; 167 (167)         ; 244 (244)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst                                                                                                                                                                                                                                                      ;              ;
;             |eth_arb_mux:eth_arb_mux_inst|                                                              ; 131 (122)         ; 125 (121)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst                                                                                                                                                                                                                                                                 ;              ;
;                |arbiter:arb_inst|                                                                       ; 9 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst                                                                                                                                                                                                                                                ;              ;
;                   |priority_encoder:priority_encoder_inst|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst                                                                                                                                                                                                         ;              ;
;             |ip:ip_inst|                                                                                ; 769 (11)          ; 482 (56)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst                                                                                                                                                                                                                                                                                   ;              ;
;                |ip_eth_rx:ip_eth_rx_inst|                                                               ; 243 (243)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst                                                                                                                                                                                                                                                          ;              ;
;                |ip_eth_tx:ip_eth_tx_inst|                                                               ; 515 (515)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst                                                                                                                                                                                                                                                          ;              ;
;          |udp:udp_inst|                                                                                 ; 283 (0)           ; 351 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst                                                                                                                                                                                                                                                                                                              ;              ;
;             |udp_ip_rx:udp_ip_rx_inst|                                                                  ; 113 (113)         ; 177 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst                                                                                                                                                                                                                                                                                     ;              ;
;             |udp_ip_tx:udp_ip_tx_inst|                                                                  ; 170 (170)         ; 174 (174)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst                                                                                                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|altsyncram_p3b2:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                  ; M9K  ; True Dual Port   ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|altsyncram_p3b2:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                ; M9K  ; True Dual Port   ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144    ; None ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144    ; None ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144    ; None ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144    ; None ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; M9K  ; True Dual Port   ; 4096         ; 16           ; 2048         ; 32           ; 65536  ; None ;
; pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component|altsyncram_ttl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t324:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 112          ; 1024         ; 112          ; 114688 ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_n3k1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n3k1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 23           ; 256          ; 23           ; 5888   ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 14           ; 4096         ; 14           ; 57344  ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_unm:auto_generated|altsyncram_ce81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 14           ; 8            ; 14           ; 8            ; 112    ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i6g1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ifg1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name          ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                         ; IP Include File                                                                                         ;
+--------+-----------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Altera ; ALTCLKCTRL            ; 12.1    ; N/A          ; N/A          ; |ultrasound|clkctrl1:clkctrl1_mac                                                                                                                                                                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/clkctrl1.v                                                    ;
; Altera ; RAM: 1-PORT           ; 12.1    ; N/A          ; N/A          ; |ultrasound|controller:controller_inst|inputram:inputram_inst                                                                                                                                                           ; C:/chenyu/RTL_work/RTL_work/UltraSound/controller/inputram.v                                            ;
; Altera ; RAM: 1-PORT           ; 12.1    ; N/A          ; N/A          ; |ultrasound|controller:controller_inst|outputram:outputram_inst                                                                                                                                                         ; C:/chenyu/RTL_work/RTL_work/UltraSound/Controller/outputram.v                                           ;
; Altera ; CIC (6AF7_00BB)       ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst                                                                                                                                                          ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic_inp_cic.vhd                                               ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                            ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd       ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                        ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd     ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_upsample_cic_121.vhd                    ;
; Altera ; CIC (6AF7_00BB)       ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst                                                                                                                                                          ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic_inp_cic.vhd                                               ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                            ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd       ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                        ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd     ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_upsample_cic_121.vhd                    ;
; Altera ; CIC (6AF7_00BB)       ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst                                                                                                                                                          ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic_inp_cic.vhd                                               ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                            ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd       ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                        ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd     ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_upsample_cic_121.vhd                    ;
; Altera ; CIC (6AF7_00BB)       ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst                                                                                                                                                          ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic_inp_cic.vhd                                               ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                            ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd       ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                        ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd     ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                       ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_differentiator_cic_121.vhd              ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                               ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_integrator_cic_121.vhd                  ;
; Altera ; CIC                   ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/cic-library/auk_dspip_upsample_cic_121.vhd                    ;
; Altera ; ALTDDIO_OUT           ; 12.1    ; N/A          ; N/A          ; |ultrasound|ddio_out1:ddio_out1_inst                                                                                                                                                                                    ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/ddio_out1.v                                                   ;
; Altera ; ALTPLL                ; 12.1    ; N/A          ; N/A          ; |ultrasound|enet_clk_pll:enet_clk_pll_inst                                                                                                                                                                              ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/enet_clk_pll.v                                                ;
; Altera ; ALTPLL                ; 12.1    ; N/A          ; N/A          ; |ultrasound|main_pll:main_pll_inst                                                                                                                                                                                      ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/main_pll.v                                                    ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                           ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                             ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                           ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                             ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                           ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                             ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst                                                                                                           ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; LPM_MULT              ; 12.1    ; N/A          ; N/A          ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst                                                                                                                             ; C:/chenyu/RTL_work/RTL_work/UltraSound/util/mult.v                                                      ;
; Altera ; RAM: 2-PORT           ; N/A     ; N/A          ; N/A          ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst                                                                                                                                ; C:/chenyu/RTL_work/RTL_work/UltraSound/mem/rowo_dpram.v                                                 ;
; Altera ; Triple Speed Ethernet ; 12.1    ; N/A          ; N/A          ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst                                                                                                                                                   ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/ether1.v                                                      ;
; Altera ; Triple Speed Ethernet ; N/A     ; Nov 2012     ; Licensed     ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst                                                                      ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_top_gen_host.v       ;
; Altera ; ALTDDIO_IN            ; N/A     ; N/A          ; N/A          ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1   ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_in1.v          ;
; Altera ; ALTDDIO_IN            ; N/A     ; N/A          ; N/A          ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4   ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_in4.v          ;
; Altera ; ALTDDIO_OUT           ; N/A     ; N/A          ; N/A          ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1 ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_out1.v         ;
; Altera ; ALTDDIO_OUT           ; N/A     ; N/A          ; N/A          ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4 ; C:/chenyu/RTL_work/RTL_work/UltraSound/IP/triple_speed_ethernet-library/altera_tse_rgmii_out4.v         ;
+--------+-----------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                     ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                      ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                      ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                      ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                      ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                      ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                            ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                         ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                        ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                        ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                        ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                        ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                        ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                     ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                      ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                      ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                      ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                      ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                      ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                            ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                         ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                        ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                        ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                        ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                        ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                        ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                     ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                      ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                      ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                      ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                      ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                      ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                            ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                         ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                        ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                        ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                        ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                        ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                        ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                     ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                      ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                      ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                      ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                      ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                      ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                            ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                         ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                        ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                        ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                        ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                        ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                        ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state                                           ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                               ; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; state.LOC_STATE_RST_DONE ; state.LOC_STATE_SHIFT_WAIT ; state.LOC_STATE_FF_FLUSH_WAIT ; state.LOC_STATE_FF_DATA_FLUSH ; state.LOC_STATE_END_FRM ; state.LOC_STATE_SHIFT ; state.LOC_STATE_WAIT ; state.LOC_STATE_DATA ; state.LOC_STATE_IDLE ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; state.LOC_STATE_IDLE               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 0                    ;
; state.LOC_STATE_DATA               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 1                    ; 1                    ;
; state.LOC_STATE_WAIT               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 1                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT              ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 1                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_END_FRM            ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 1                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH      ; 0                                  ; 0                        ; 0                          ; 0                             ; 1                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_FLUSH_WAIT      ; 0                                  ; 0                        ; 0                          ; 1                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT_WAIT         ; 0                                  ; 0                        ; 1                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_RST_DONE           ; 0                                  ; 1                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; 1                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; state.stm_typ_end_frm ; state.stm_typ_frm ; state.stm_typ_sfd ; state.stm_typ_idle                                                                                                                                                                                                       ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.stm_typ_idle    ; 0                     ; 0                 ; 0                 ; 0                                                                                                                                                                                                                        ;
; state.stm_typ_sfd     ; 0                     ; 0                 ; 1                 ; 1                                                                                                                                                                                                                        ;
; state.stm_typ_frm     ; 0                     ; 1                 ; 0                 ; 1                                                                                                                                                                                                                        ;
; state.stm_typ_end_frm ; 1                     ; 0                 ; 0                 ; 1                                                                                                                                                                                                                        ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state ;
+------------------------+------------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; state.STM_TYP_NEXT_FRM ; state.STM_TYP_NEG ; state.STM_TYP_POS ; state.STM_TYP_IDLE                                                                                                                                    ;
+------------------------+------------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYP_IDLE     ; 0                      ; 0                 ; 0                 ; 0                                                                                                                                                     ;
; state.STM_TYP_POS      ; 0                      ; 0                 ; 1                 ; 1                                                                                                                                                     ;
; state.STM_TYP_NEG      ; 0                      ; 1                 ; 0                 ; 1                                                                                                                                                     ;
; state.STM_TYP_NEXT_FRM ; 1                      ; 0                 ; 0                 ; 1                                                                                                                                                     ;
+------------------------+------------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state                                                                                                                                                                                                                            ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; Name                           ; state.STM_TYP_HOST_RD_END ; state.STM_TYP_HOST_RD_REG_WAIT ; state.STM_TYP_HOST_RD_REG ; state.STM_TYP_HOST_RD_WAIT2 ; state.STM_TYP_HOST_RD_WAIT1 ; state.STM_TYP_HOST_RD_WAIT ; state.STM_TYP_HOST_RD_WR_ADDR ; state.STM_TYP_HOST_WR_END ; state.STM_TYP_HOST_WR_WAIT ; state.STM_TYP_HOST_WR_WAIT2 ; state.STM_TYP_HOST_WR_WAIT1 ; state.STM_TYP_HOST_WR_WR_DATA ; state.STM_TYP_HOST_WR_WR_ADDR ; state.STM_TYP_IDLE ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; state.STM_TYP_IDLE             ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 0                  ;
; state.STM_TYP_HOST_WR_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 1                             ; 1                  ;
; state.STM_TYP_HOST_WR_WR_DATA  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 1                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 1                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT2    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 1                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 1                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_END      ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 1                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 1                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 1                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 1                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT2    ; 0                         ; 0                              ; 0                         ; 1                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG      ; 0                         ; 0                              ; 1                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG_WAIT ; 0                         ; 1                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_END      ; 1                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state   ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; Name                      ; state.STM_TYPE_STAT_READ ; state.STM_TYPE_WAIT_BUSY ; state.STM_TYPE_WAIT_CYCLE ; state.STM_TYPE_END_READ ; state.STM_TYPE_NEXT_CYCLE ; state.STM_TYPE_MDIO_WRITE ; state.STM_TYPE_MDIO_READ ; state.STM_TYPE_IDLE ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; state.STM_TYPE_IDLE       ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 0                   ;
; state.STM_TYPE_MDIO_READ  ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 1                        ; 1                   ;
; state.STM_TYPE_MDIO_WRITE ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 1                         ; 0                        ; 1                   ;
; state.STM_TYPE_NEXT_CYCLE ; 0                        ; 0                        ; 0                         ; 0                       ; 1                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_END_READ   ; 0                        ; 0                        ; 0                         ; 1                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_CYCLE ; 0                        ; 0                        ; 1                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_BUSY  ; 0                        ; 1                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_STAT_READ  ; 1                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------------------------------------------+
; Name                       ; state.STM_TYPE_WR_CNT_DONE ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT                                                                      ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------------------------------------------+
; state.STM_TYPE_RST_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                                                                                           ;
; state.STM_TYPE_RD_CNT      ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                                                                                           ;
; state.STM_TYPE_INC_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                                                                                           ;
; state.STM_TYPE_WR_CNT      ; 0                          ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                                                                                           ;
; state.STM_TYPE_IDLE        ; 0                          ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                                                                                           ;
; state.STM_TYPE_RST_DONE    ; 0                          ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                                           ;
; state.STM_TYPE_WR_CNT_DONE ; 1                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                                           ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_DELAY ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT                                                                               ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------------------------------------------+
; state.STM_TYPE_RST_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                                                                                                    ;
; state.STM_TYPE_RD_CNT   ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                                                                                                    ;
; state.STM_TYPE_INC_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                                                                                                    ;
; state.STM_TYPE_WR_CNT   ; 0                    ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                                                                                                    ;
; state.STM_TYPE_IDLE     ; 0                    ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                                                                                                    ;
; state.STM_TYPE_RST_DONE ; 0                    ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                                                    ;
; state.STM_TYPE_DELAY    ; 1                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                                                    ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|state_reg           ;
+-------------------------------+----------------------+-------------------------------+------------------------------+
; Name                          ; state_reg.STATE_IDLE ; state_reg.STATE_WRITE_PAYLOAD ; state_reg.STATE_WRITE_HEADER ;
+-------------------------------+----------------------+-------------------------------+------------------------------+
; state_reg.STATE_IDLE          ; 0                    ; 0                             ; 0                            ;
; state_reg.STATE_WRITE_HEADER  ; 1                    ; 0                             ; 1                            ;
; state_reg.STATE_WRITE_PAYLOAD ; 1                    ; 1                             ; 0                            ;
+-------------------------------+----------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|state_reg        ;
+------------------------------+----------------------+------------------------------+-----------------------------+
; Name                         ; state_reg.STATE_IDLE ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ;
+------------------------------+----------------------+------------------------------+-----------------------------+
; state_reg.STATE_IDLE         ; 0                    ; 0                            ; 0                           ;
; state_reg.STATE_READ_HEADER  ; 1                    ; 0                            ; 1                           ;
; state_reg.STATE_READ_PAYLOAD ; 1                    ; 1                            ; 0                           ;
+------------------------------+----------------------+------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg                                         ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; Name                               ; state_reg.STATE_WRITE_PAYLOAD_LAST ; state_reg.STATE_WRITE_PAYLOAD ; state_reg.STATE_WRITE_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE               ; 0                                  ; 0                             ; 0                            ; 0                    ; 0                         ;
; state_reg.STATE_WRITE_HEADER       ; 0                                  ; 0                             ; 1                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD      ; 0                                  ; 1                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD_LAST ; 1                                  ; 0                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST          ; 0                                  ; 0                             ; 0                            ; 1                    ; 1                         ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg                                     ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|state_reg ;
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                         ; state_reg.STATE_WRITE_HEADER                                                                                                                      ;
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; state_reg.STATE_IDLE         ; 0                                                                                                                                                 ;
; state_reg.STATE_WRITE_HEADER ; 1                                                                                                                                                 ;
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|state_reg ;
+-----------------------------+----------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Name                        ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ; state_reg.STATE_READ_HEADER                                                                     ;
+-----------------------------+----------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; state_reg.STATE_IDLE        ; 0                    ; 0                         ; 0                                                                                               ;
; state_reg.STATE_READ_HEADER ; 1                    ; 0                         ; 1                                                                                               ;
; state_reg.STATE_WAIT_LAST   ; 1                    ; 1                         ; 0                                                                                               ;
+-----------------------------+----------------------+---------------------------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg ;
+-----------------------------+----------------------+-----------------------------+------------------------------------------------------------------+
; Name                        ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_PACKET ; state_reg.STATE_ARP_QUERY                                        ;
+-----------------------------+----------------------+-----------------------------+------------------------------------------------------------------+
; state_reg.STATE_IDLE        ; 0                    ; 0                           ; 0                                                                ;
; state_reg.STATE_ARP_QUERY   ; 1                    ; 0                           ; 1                                                                ;
; state_reg.STATE_WAIT_PACKET ; 1                    ; 1                           ; 0                                                                ;
+-----------------------------+----------------------+-----------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg              ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; Name                               ; state_reg.STATE_WRITE_PAYLOAD_LAST ; state_reg.STATE_WRITE_PAYLOAD ; state_reg.STATE_WRITE_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE               ; 0                                  ; 0                             ; 0                            ; 0                    ; 0                         ;
; state_reg.STATE_WRITE_HEADER       ; 0                                  ; 0                             ; 1                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD      ; 0                                  ; 1                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD_LAST ; 1                                  ; 0                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST          ; 0                                  ; 0                             ; 0                            ; 1                    ; 1                         ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg          ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; synchronizer:synchronizer_mac|synchronizer_chain[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; synchronizer:synchronizer_mac|synchronizer_chain[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[7]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[11]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[11]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[11]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[11]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|din_s1                                                        ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|din_s1                                                        ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0]              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[15].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[14].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[13].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[12].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[1]                                          ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|din_s1                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|din_s1                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7|dreg[1]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|din_s1                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|din_s1                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                     ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[15].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[14].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[13].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[12].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[0]                                          ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|dreg[1]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11|din_s1                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7|dreg[0]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[15].u|din_s1                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[14].u|din_s1                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[13].u|din_s1                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[12].u|din_s1                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|din_s1                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|din_s1                                   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1                                    ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|din_s1                                           ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|dreg[0]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7|din_s1                                                        ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[11]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_latch_l[3]                                                                            ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_latch_l[2]                                                                            ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_latch_l[1]                                                                            ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_latch_l[0]                                                                            ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_u4e:auto_generated|input_cell_h[0]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|din_s1                                                        ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[11]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|din_s1                                                        ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_u4e:auto_generated|input_latch_l[0]                                                                            ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[11]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_h[0]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_l[3]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_l[2]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_l[1]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_l[0]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_h[3]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_h[2]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated|input_cell_h[1]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_u4e:auto_generated|input_cell_l[0]                                                                             ; no                                                               ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[11]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                 ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                  ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|dreg[1]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|dreg[0]                                                       ; yes                                                              ; yes                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|din_s1                                                        ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                 ;
+--------------------------------------------------------+-----+
; Logic Cell Name                                        ;     ;
+--------------------------------------------------------+-----+
; rtl~0                                                  ;     ;
; rtl~2                                                  ;     ;
; rtl~1                                                  ;     ;
; rtl~3                                                  ;     ;
; rtl~4                                                  ;     ;
; rtl~5                                                  ;     ;
; rtl~6                                                  ;     ;
; rtl~7                                                  ;     ;
; rtl~8                                                  ;     ;
; rtl~9                                                  ;     ;
; rtl~10                                                 ;     ;
; rtl~11                                                 ;     ;
; rtl~12                                                 ;     ;
; rtl~16                                                 ;     ;
; rtl~18                                                 ;     ;
; rtl~20                                                 ;     ;
; rtl~22                                                 ;     ;
; rtl~13                                                 ;     ;
; rtl~17                                                 ;     ;
; rtl~19                                                 ;     ;
; rtl~21                                                 ;     ;
; rtl~23                                                 ;     ;
; rtl~14                                                 ;     ;
; rtl~15                                                 ;     ;
; rtl~24                                                 ;     ;
; rtl~110                                                ;     ;
; rtl~85                                                 ;     ;
; rtl~60                                                 ;     ;
; rtl~36                                                 ;     ;
; rtl~25                                                 ;     ;
; rtl~111                                                ;     ;
; rtl~86                                                 ;     ;
; rtl~61                                                 ;     ;
; rtl~37                                                 ;     ;
; rtl~26                                                 ;     ;
; rtl~112                                                ;     ;
; rtl~87                                                 ;     ;
; rtl~62                                                 ;     ;
; rtl~38                                                 ;     ;
; rtl~27                                                 ;     ;
; rtl~113                                                ;     ;
; rtl~88                                                 ;     ;
; rtl~63                                                 ;     ;
; rtl~39                                                 ;     ;
; rtl~28                                                 ;     ;
; rtl~114                                                ;     ;
; rtl~89                                                 ;     ;
; rtl~64                                                 ;     ;
; rtl~40                                                 ;     ;
; rtl~29                                                 ;     ;
; rtl~115                                                ;     ;
; rtl~90                                                 ;     ;
; rtl~65                                                 ;     ;
; rtl~41                                                 ;     ;
; rtl~30                                                 ;     ;
; rtl~116                                                ;     ;
; rtl~91                                                 ;     ;
; rtl~66                                                 ;     ;
; rtl~42                                                 ;     ;
; rtl~97                                                 ;     ;
; rtl~72                                                 ;     ;
; rtl~48                                                 ;     ;
; rtl~31                                                 ;     ;
; rtl~117                                                ;     ;
; rtl~92                                                 ;     ;
; rtl~67                                                 ;     ;
; rtl~43                                                 ;     ;
; rtl~98                                                 ;     ;
; rtl~73                                                 ;     ;
; rtl~49                                                 ;     ;
; rtl~32                                                 ;     ;
; rtl~118                                                ;     ;
; rtl~93                                                 ;     ;
; rtl~68                                                 ;     ;
; rtl~44                                                 ;     ;
; rtl~99                                                 ;     ;
; rtl~74                                                 ;     ;
; rtl~50                                                 ;     ;
; rtl~33                                                 ;     ;
; rtl~119                                                ;     ;
; rtl~94                                                 ;     ;
; rtl~69                                                 ;     ;
; rtl~45                                                 ;     ;
; rtl~100                                                ;     ;
; rtl~75                                                 ;     ;
; rtl~51                                                 ;     ;
; rtl~34                                                 ;     ;
; rtl~120                                                ;     ;
; rtl~95                                                 ;     ;
; rtl~70                                                 ;     ;
; rtl~46                                                 ;     ;
; rtl~101                                                ;     ;
; rtl~76                                                 ;     ;
; rtl~52                                                 ;     ;
; rtl~35                                                 ;     ;
; rtl~121                                                ;     ;
; rtl~96                                                 ;     ;
; rtl~71                                                 ;     ;
; rtl~47                                                 ;     ;
; rtl~102                                                ;     ;
; Number of logic cells representing combinational loops ; 122 ;
+--------------------------------------------------------+-----+
Table restricted to first 100 entries. Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_sop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_eop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_sop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_eop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_sop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_eop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_sop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_eop_int                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_sop_int                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0..16]                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0..14]                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|set_1000_d                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_wait                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg1                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg2                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_wait                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_tx                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|col_int                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|col_reg                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|late_excess_col_reg                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_vlan                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stack_vlan                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_add                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[5]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[21]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|pause_quant_reg[0..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[0..15]                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsTransmittedOK[0..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsReceivedOK[0..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_etherstatsoctets[0..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_command_status[18]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_checksum_reg[0..15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[1..3,5..7]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[0..6]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ecn_reg[0,1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[0..5]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_ptype_reg[0..10,12..15]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_htype_reg[1..15]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[0,3..10,12..15]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[0,3..10,12..15]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_fragment_offset_reg[0..12]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_flags_reg[0,2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_identification_reg[0..15]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_type_reg[0..10,12..15]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; clkctrl1:clkctrl1_mac|clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component|select_reg[1]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[0,1]                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|din_s1                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_reg                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tuser_reg                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4,6]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0..15]                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0..15]                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_svlan_frm[0..15]                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_vlan_frm[0..15]                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[0..31]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[0..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[0..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_toggle                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_toggle_flopped                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|counter_ch                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|counter_ch                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|counter_ch                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|counter_ch                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_type_reg[11]                                                                                                                                                                                ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_flags_reg[1]                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[11]                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[2]                                                                                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[2]                                                                                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[1]                                                                                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[11]                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[2]                                                                                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[2]                                                                                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[1]                                                                                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[1]                                                                                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_htype_reg[0]                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_htype_reg[0]                                                                                                                                                                              ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_ptype_reg[11]                                                                                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[7]                                                                                                                                                                                                              ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[4]                                                                                                                                                                                                         ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[4]                                                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[0]                                                                                                                                                                                                         ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][17]                                                                                                 ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][15]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][17]                                                                                                 ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][15]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][17]                                                                                                 ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][15]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][17]                                                                                                 ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][15]                                                                                                 ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                 ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden                                                                ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[0]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[7]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[6]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[5]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[4]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[3]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[2]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[1]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[0]                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[0] ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[5]                                                                 ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[6]                                                                 ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[1] ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[7]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[7]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[6]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[6]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[5]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[5]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[4]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[4]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[3]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[3]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[2]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[2]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[1]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[0]                               ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0]                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_i                                                                                                                 ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[3]                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[3]                                                                                                            ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[2]                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[2]                                                                                                            ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[1]                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[1]                                                                                                            ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[0]                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[0]                                                                                                            ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[7]                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[3]                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[6]                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[2]                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[5]                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[1]                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[4]                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[0]                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[15]                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[15]                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[14]                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[14]                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[13]                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[13]                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[12]                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[12]                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[11]                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[11]                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[10]                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[10]                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[9]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[9]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[8]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[8]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[7]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[7]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[6]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[6]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[5]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[5]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[4]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[4]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[3]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[3]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[2]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[2]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[1]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[1]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[0]                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[0]                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_length_reg[0]                                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_length_reg[0]                                                                                                                                                                                                            ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_length_reg[1]                                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_length_reg[1]                                                                                                                                                                                                            ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[4..15]                                                                                                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[2]                                                                                                                                                                                                 ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[0]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[0]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[1]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[1]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[2]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[2]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[3]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[3]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[4]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[4]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[5]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[5]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[6]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[6]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[7]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[7]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[8]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[8]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[9]                                                                                                                                                                          ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[9]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[10]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[10]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[11]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[11]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[12]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[12]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[13]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[13]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[14]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[14]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[15]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[15]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[16]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[16]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[17]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[17]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[18]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[18]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[19]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[19]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[20]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[20]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[21]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[21]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[22]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[22]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[23]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[23]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[24]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[24]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[25]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[25]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[26]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[26]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[27]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[27]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[28]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[28]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[29]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[29]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[30]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[30]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[31]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[31]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[32]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[32]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[33]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[33]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[34]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[34]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[35]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[35]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[36]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[36]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[37]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[37]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[38]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[38]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[39]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[39]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[40]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[40]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[41]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[41]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[42]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[42]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[43]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[43]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[44]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[44]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[45]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[45]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[46]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[46]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[47]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[47]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[4..15]                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[2]                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[2] ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[7]                                                                 ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[8]                                                                 ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[3] ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[4] ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[9]                                                                 ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[10]                                                                ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[5] ;
; udp_arb_mux:udp_arb_mux_inst|m_udp_length_reg[13..15]                                                                                                                                                                                                                                                                                    ; Merged with udp_arb_mux:udp_arb_mux_inst|m_udp_length_reg[12]                                                                                                                                                                                                                                                                                        ;
; udp_arb_mux:udp_arb_mux_inst|s_udp_hdr_ready_mask_reg                                                                                                                                                                                                                                                                                    ; Merged with udp_arb_mux:udp_arb_mux_inst|frame_reg                                                                                                                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_addr[6]                                                                                                                                                                                                                                                              ; Merged with udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_addr[5]                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_writedata[14,17,19,21..24,27..31]                                                                                                                                                                                                                                    ; Merged with udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_addr[5]                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_writedata[18,20,25]                                                                                                                                                                                                                                                  ; Merged with udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_writedata[16]                                                                                                                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|ena_reg1                                                                                                                    ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg1                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|enan_reg1                                                                                                                  ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg1                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|ethernet_mode_reg1                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg1                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|ena_reg2                                                                                                                    ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg2                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|enan_reg2                                                                                                                  ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg2                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|ethernet_mode_reg2                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg2                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_i                                                                                                                ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[3..10,12..15]                                                                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[0]                                                                                                                                                                                                                                                      ;
; udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[2]                                                                                                                                                                                                                                                      ; Merged with udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[1]                                                                                                                                                                                                                                                      ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[0..2,4,5]                                                                                                                                                                                                                                                 ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[0]                                                                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[2..7]                                                                                                                                                                                                                                                ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[3,6,7]                                                                                                                                                                                                                                                    ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[1]                                                                                                                                                                                                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0]                                                                                                                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[3,5]                                                                                                                                                                                                                                                     ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[1]                                                                                                                                                                                                                                                       ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|s_ip_hdr_ready_mask_reg                                                                                                                                                                                                                                                ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                                                                                                                                                                                       ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                                                                                                                                                                                  ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_length_reg[13..15]                                                                                                                                                                                                       ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_length_reg[12]                                                                                                                                                                                                           ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[31]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[31]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[30]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[30]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[29]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[29]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[28]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[28]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[27]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[27]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[26]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[26]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[25]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[25]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[24]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[24]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[23]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[23]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[22]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[22]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[21]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[21]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[20]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[20]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[19]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[19]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[18]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[18]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[17]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[17]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[16]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[16]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[15]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[15]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[14]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[14]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[13]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[13]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[12]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[12]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[11]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[11]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[10]                                                                                                                                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[10]                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[9]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[9]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[8]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[8]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[7]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[7]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[6]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[6]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[5]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[5]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[4]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[4]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[3]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[3]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[2]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[2]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[1]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[1]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[0]                                                                                                                                                                                            ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[0]                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_request_ready_reg                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_request_ready_reg                                                                                                                                                                         ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[2,3,5..7]                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ttl_reg[3,6]                                                                                                                                                                                   ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ttl_reg[7]                                                                                                                                                                                     ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[4]                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ttl_reg[1,2,4,5]                                                                                                                                                                               ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ttl_reg[0]                                                                                                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[1]                                                                                                                                                                                     ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[0]                                                                                                                                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[3..10,12..15]                                                                                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[0]                                                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[2]                                                                                                                                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[1]                                                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|s_eth_hdr_ready_mask_reg                                                                                                                                                                                 ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                                                                                                                                ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[2,3,5..7]                                                                                                                                                                                                             ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[3,6]                                                                                                                                                                                                                       ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[7]                                                                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[4]                                                                                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[1,2,4,5]                                                                                                                                                                                                                   ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[0]                                                                                                                                                                                                                         ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[1]                                                                                                                                                                                                                         ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0]                                                                                                                                                                                                                         ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|s_ip_hdr_ready_mask_reg                                                                                                                                                                                                                 ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_addr[5]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tuser_reg                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[0..39]                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[0..39]                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[0..39]                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[0..39]                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[1,2,4]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[1..5]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[1..5]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0..17]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst|mask_reg[0]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|first_data                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|first_data                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|first_data                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|first_data                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[0]                                                                                                                                                                                                                                                       ; Merged with udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[0]                                                                                                                                                                                                                                                   ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_length_reg[14,15]                                                                                                                                                                                                       ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_length_reg[13]                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[30..39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[30..39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[0,1,30..39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[0,1,30..39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[30..39]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[30..39]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[0,1,30..39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[0,1,30..39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[2]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[2]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                                                                                            ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                                                                                            ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                                                                                            ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                                                                                            ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                                                                                            ; Merged with dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                                                                                            ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[0]                                                                                                                                                                                                                        ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[0]                                                                                                                                                                                                                         ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[0]                                                                                                                                                                                    ; Merged with udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ttl_reg[0]                                                                                                                                                                                     ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.start                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.sop                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.run1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.st_err                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.end1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.start                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.stall                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.st_err                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.start                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.sop                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.run1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.st_err                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.end1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.start                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.stall                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.st_err                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.start                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.sop                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.run1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.st_err                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.end1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.start                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.stall                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.st_err                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.start                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.sop                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.run1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.st_err                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_state.end1                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.start                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.stall                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.st_err                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~6                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~7                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~18                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~19                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~20                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~21                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~4                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~5                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~6                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~4                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~5                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~6                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg~2                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg~3                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg~2                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg~3                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|state_reg~3                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|state_reg~4                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg~2                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg~3                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg~2                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg~3                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state.empty_and_not_ready                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state.empty_and_not_ready                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state.empty_and_not_ready                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state.empty_and_not_ready                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|sw_reset_done_reg                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_DONE                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|sw_reset_done_reg                                                                           ; Merged with udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_DONE                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT_WAIT                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WAIT_LAST                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WAIT_LAST                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~2                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~1                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~0                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~3                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~5                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~6                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~4                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem~7                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 1309                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                     ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1],                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm,                                  ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s,                                ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2,                               ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[15],                           ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[14],                           ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[13],                           ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[12],                           ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[11],                           ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[10],                           ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[9],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[8],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[7],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[6],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[5],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[4],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[3],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[2],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[1],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0],                            ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status,                               ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0],                 ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9],                    ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[15],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[16],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[17],                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                  ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast                         ; Lost Fanouts                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16],                       ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15],                       ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14],                       ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13],                       ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12],                       ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11],                       ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10],                       ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1],                        ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]                         ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast                         ; Lost Fanouts                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14],                     ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13],                     ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12],                     ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11],                     ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10],                     ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1],                      ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]                       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[31]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[31],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[31],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[31],                                                                   ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_toggle,                                                  ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_toggle_flopped,                                         ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],          ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]           ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                     ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[1], ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[0], ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|din_s1,  ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1],                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l,                               ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64                                   ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]               ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1],                        ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status,                         ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan,                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                          ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[15]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[15],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[15],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[15]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[14]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[14],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[14],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[14]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[13]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[13],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[13],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[13]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[12]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[12],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[12],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[12]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[11]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[11],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[11],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[11]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[10]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[10],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[10],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[10]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[9]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[9],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[9],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[9]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[27]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[27],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[27],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[27]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[8]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[8],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[8],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[8]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[7]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[7],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[7],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[7]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[6]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[6],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[6],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[6]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[5]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[5],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[5],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[5]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[4]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[4],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[4],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[4]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[3]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[3],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[3],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[3]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[2]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[2],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[2],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[2]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[1]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[1],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[1],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[1]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[16]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[16],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[16],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[16]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[30]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[30],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[30],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[30]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[29]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[29],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[29],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[29]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[28]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[28],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[28],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[28]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[0]                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[0],                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[0],                                              ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[0]                                                                     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[26]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[26],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[26],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[26]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[25]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[25],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[25],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[25]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[24]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[24],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[24],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[24]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[23]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[23],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[23],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[23]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[22]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[22],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[22],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[22]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[21]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[21],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[21],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[21]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[20]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[20],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[20],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[20]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[19]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[19],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[19],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[19]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[18]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[18],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[18],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[18]                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[17]                                                      ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[17],                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[17],                                             ;
;                                                                                                                                                                                                                                                                                                    ;                                ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[17]                                                                    ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                               ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                             ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                               ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                             ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                               ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int              ; Stuck at VCC                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena,                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_reg                                  ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                   ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                   ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                          ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                   ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[1]                                                                                                                                                                   ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]                                                                                                                                                    ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[1]                                                                                                                                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[1]                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[2]                                                                                                                                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[2]                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[3]                                                                                                                                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[3]                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[4]                                                                                                                                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[4],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[4]                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[5]                                                                                                                                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[5],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[5]                                                                                                                                                        ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[0]                                                                                                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[0]                                                                                                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[0]                                                                                                                                       ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[2]                                                                                                                                                   ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.end1                                                                                                                                                   ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                                                          ;
; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ecn_reg[0]                                                                                                                                                                        ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[0]                                                                                                                                                         ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[34]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[39]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[38]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[37]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[36]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[35]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[34]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[33]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[32]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[31]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[30]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[39]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[38]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[37]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[36]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[35]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[34]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[33]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[32]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[31]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[30]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[39]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[38]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[37]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[36]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[35]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[34]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[33]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[32]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[31]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[30]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[39]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[38]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[37]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[36]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[35]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[33]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[32]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[31]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[30]                                                                                                                                                 ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                                               ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                                                             ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast                         ; Lost Fanouts                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg                              ;
; udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|set_1000_d                                                                                                                                                                                                                         ; Stuck at VCC                   ; udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_addr[5]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_tx                         ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                   ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int        ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int  ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                              ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tuser_reg                                                                                                                                                                                              ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tuser_reg                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[1]                                                                                                                                                  ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[1]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[0]                                                                                                                                                  ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[0]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; Lost Fanouts                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|din_s1            ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[1]                                                                                                                                                  ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[1]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                              ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[0]                                                                                                                                                  ; Stuck at GND                   ; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[0]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                              ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; Lost Fanouts                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|din_s1            ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT_WAIT                              ; Stuck at GND                   ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT                                             ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13423 ;
; Number of registers using Synchronous Clear  ; 1757  ;
; Number of registers using Synchronous Load   ; 514   ;
; Number of registers using Asynchronous Clear ; 5219  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9837  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]      ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0] ; 4       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]  ; 4       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_int[0]       ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]     ; 4       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]     ; 4       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0] ; 4       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]  ; 4       ;
; gen_reset:gen_enet_reset|reset_out                                                                                                                                                                                                                                                                               ; 1       ;
; gen_reset:gen_sys_reset|reset_out                                                                                                                                                                                                                                                                                ; 1084    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                  ; 954     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                  ; 734     ;
; clkctrl1:clkctrl1_mac|clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component|ena_reg                                                                                                                                                                                                                          ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|host_busy_int                                                                                                      ; 4       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                       ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                           ; 102     ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|sink_stall_reg                                                                                                                                                      ; 3       ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                                                                    ; 12      ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                           ; 102     ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|sink_stall_reg                                                                                                                                                      ; 3       ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                           ; 102     ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|sink_stall_reg                                                                                                                                                      ; 3       ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                                                           ; 102     ;
; dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|sink_stall_reg                                                                                                                                                      ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_wait                                                                                                               ; 9       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen_int_reg1                                                                                                                              ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                    ; 10      ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mux_out                                                                                                                 ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cd_oe                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait                                       ; 5       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                             ; 6       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_csn                                                                                                           ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|empty_flag                             ; 8       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr1[0]                                                                                          ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                       ; 5       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait                                       ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                              ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|empty_flag                         ; 11      ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                  ; 1308    ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|aempty_flag                        ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                                                  ; 216     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[1]                                                                                          ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                     ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                     ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                     ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                     ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                     ; 5       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|aempty_flag                        ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                   ; 4       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[2]                                                                                          ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                                  ; 161     ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[3]                                                                                          ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[11]                                ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[15]                                ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[14]                                ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[13]                                ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[12]                                ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[9]                                 ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[10]                                ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[8]                                 ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[7]                                 ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[6]                                 ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[5]                                 ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[3]                                 ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[2]                                 ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[1]                                 ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[4]                                 ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[0]                                 ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[5]                                                                                                      ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_wait_crc[0]                                ; 2       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[8]                                                                                          ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[10]                                                                                         ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[5]                                                                                          ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[6]                                                                                          ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[7]                                                                                          ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                   ; 3       ;
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                   ; 2       ;
; Total number of inverted registers = 101*                                                                                                                                                                                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                                                ; Megafunction                                                                                                                                                                                                                                                                                                          ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0..15][0..7] ; udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_int[0]                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|frame_ptr_reg[5]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|avalon2axi:avalon2axi_inst|queue_tail[1]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|avalon2axi:avalon2axi_inst|queue_head[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[4]~reg0                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[8]~reg0                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[19]~reg0                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[23]~reg0                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|ch_gain[28]                                                                                                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_cycle_num_r[0][8]                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|addr_high[15]                                                                                                                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_cycle_num_r[1][2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_writedata[12]                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_payload_axis_tdata_reg[4]                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_arb_mux:udp_arb_mux_inst|m_udp_payload_axis_tdata_reg[3]                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|ctrl_outram_address[2]                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|m_ip_payload_axis_tdata_reg[0]                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[2]                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tlast_reg                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_out[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_sin_length_r[0][0]                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_sin_length_r[1][11]                                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|ctrl_inram_address[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|dac_signal_len_reg[3][14]                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|dac_signal_len_reg[2][9]                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|dac_cic_rate_reg[1][0]                                                                                                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|dac_cic_rate_reg[0][2]                                                                                                                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[4]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[1]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tdata_reg[2]                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_payload_axis_tlast_reg                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ultrasound|udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                                                                                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|good_pkt_cnt[4]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|local_mac[42]                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|local_mac[5]                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|local_ip[14]                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_payload_axis_tdata_reg[5]                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tdata_reg[4]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|subnet_mask[3]                                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|mf_choose_lb[0]                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|mf_acc_shift_r[1][3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|in_len[8]                                                                                                                                                                                                                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|pcm_write_addr[6]                                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|pcm_read_addr[1]                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|pcm_udp_tx_th[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tdata_reg[3]                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_dec_rate_r[0][4]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_dec_rate2_r[1][2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|pcm_udp_capture_sep[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|pcm_udp_tx_total[20]                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_rx_counter[20]                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_tx_counter[4]                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|gateway_ip[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_cycle_num_r[3][20]                                                                                                                                                                                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_cycle_num_r[2][18]                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|mf_pcm_out_shift_r[3][2]                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|mf_pcm_out_shift_r[2][0]                                                                                                                                                                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|ipcm_acc_out[21]                                                                                                                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|ipcm_acc_out[20]                                                                                                                                                                                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|qpcm_acc_out[12]                                                                                                                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|ipcm_acc_out[16]                                                                                                                                                                                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|ipcm_acc_out[8]                                                                                                                                                                                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|qpcm_acc_out[13]                                                                                                                                                                                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|ipcm_acc_out[25]                                                                                                                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|qpcm_acc_out[15]                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|pcm_udp_remote_ip[20]                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_sin_length_r[3][8]                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_sin_length_r[2][1]                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_dec_rate_r[3][4]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|mf_dec_rate_r[2][4]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|pcm_udp_remote_port[4]                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[6]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[7]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[4]                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[4]                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_in[5]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_in[7]                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_out[54]                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_out[45]                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_out[17]                                                                                                                                                                                                                                       ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|qpcm_acc[14]                                                                                                                                                                                                 ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|qpcm_acc[28]                                                                                                                                                                                                                   ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|qpcm_acc[14]                                                                                                                                                                                                 ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|qpcm_acc[25]                                                                                                                                                                                                                   ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|qpcm_acc[38]                                                                                                                                                                                                 ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|qpcm_acc[1]                                                                                                                                                                                                                    ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|qpcm_acc[34]                                                                                                                                                                                                 ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|qpcm_acc[4]                                                                                                                                                                                                                    ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|ipcm_acc[34]                                                                                                                                                                                                 ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|ipcm_acc[19]                                                                                                                                                                                                                   ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|ipcm_acc[3]                                                                                                                                                                                                  ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|ipcm_acc[13]                                                                                                                                                                                                                   ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|ipcm_acc[4]                                                                                                                                                                                                  ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|ipcm_acc[4]                                                                                                                                                                                                                    ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|ipcm_acc[22]                                                                                                                                                                                                 ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|ipcm_acc[7]                                                                                                                                                                                                                    ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[8]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg[16]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[3]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[3]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[0]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[3]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[2]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt[4]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|pcmmux_fifo:da_loopback[0].ad_da_mux|pcm_mux_out[1]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|pcmmux_fifo:da_loopback[1].ad_da_mux|pcm_mux_out[1]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[6]~reg0                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[2]~reg0                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[12]~reg0                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[20]~reg0                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[17]~reg0                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|DA_PCM_OUT_T[24]~reg0                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst|rst_rd                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|s_select_ip_reg                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|s_select_none_reg                                                                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_addr[0][11]                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|outram_d[8]                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|out_len[6]                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|capture_idx[7]                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|capture_idx[4]                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ultrasound|pcm2udp:pcm2udp_inst|pcm_udp_tx_idx[0]                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|cmd_udp_tx_idx[1]                                                                                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|icmp_reply:icmp_reply_inst|frame_length[4]                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[5]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|capture_idx[0]                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|capture_idx[7]                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|pcmmux_fifo:da_loopback[0].ad_da_mux|capture_idx[0]                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|pcmmux_fifo:da_loopback[1].ad_da_mux|capture_idx[5]                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[3]                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[3]                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[2]                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_in[2]                                                                                                                                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|icmp_reply:icmp_reply_inst|unknow_rx_ip_counter[13]                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|icmp_reply:icmp_reply_inst|icmp_counter[10]                                                                                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_addr[3][0]                                                                                                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_addr[2][8]                                                                                                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ultrasound|dac_tx:dac_tx_inst|source_mem:source_mem_inst|pcm_addr[1][0]                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt[7]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[10]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|capture_idx[4]                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|capture_idx[5]                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|capture_idx[1]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|capture_idx[0]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|capture_idx[6]                                                                                                                                                                    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|gen_key_signal:gen_key1_signal|ctr[17]                                                                                                                                                                                                                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[12]                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[9]                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|outram_address[7]                                                                                                                                                                                                                               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|bad_pkt_cnt[12]                                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[0]                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[0]                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|acc_in[1]                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_in[0]                                                                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[2]                                        ;
; 6:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|cycle[8]                                                                                                                                                                                                                                               ;
; 6:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|cycle[11]                                                                                                                                                                                                                                              ;
; 6:1                ; 48 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_mac_reg[0]                                                                                                                                                         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|inram_address[7]                                                                                                                                                                                                                                ;
; 6:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|cycle[8]                                                                                                                                                                                                                                               ;
; 6:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|cycle[0]                                                                                                                                                                                                                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ultrasound|pcm2udp:pcm2udp_inst|pcm_udp_tx_total_reg[14]                                                                                                                                                                                                                                                   ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ultrasound|pcm2udp:pcm2udp_inst|pcm_udp_tx_total_reg[4]                                                                                                                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[6]                                                                                                                                                                                                                                            ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[0]                                                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|frame_ptr_reg[8]                                                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|frame_ptr_reg[0]                                                                                                                                         ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[3].mix_freq_mc_inst|sin_addr[9]                                                                                                                                                                                                                                            ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ultrasound|mix_freq_mc:mix_inst[2].mix_freq_mc_inst|sin_addr[6]                                                                                                                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_rdaddr[2]                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[5]                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |ultrasound|pcm2udp:pcm2udp_inst|pcm_udp_tx_num[2]                                                                                                                                                                                                                                                          ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|frame_ptr_reg[15]                                                                                                                                                                   ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|frame_ptr_reg[5]                                                                                                                                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_retry_cnt_reg[0]                                                                                                                                                    ;
; 8:1                ; 22 bits   ; 110 LEs       ; 44 LEs               ; 66 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[33]                                                                                                                                                       ;
; 8:1                ; 14 bits   ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[11]                                                                                                                                                       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                        ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                      ;
; 257:1              ; 4 bits    ; 684 LEs       ; 28 LEs               ; 656 LEs                ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[29]                                                                      ;
; 257:1              ; 2 bits    ; 342 LEs       ; 36 LEs               ; 306 LEs                ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[11]                                                                      ;
; 257:1              ; 11 bits   ; 1881 LEs      ; 88 LEs               ; 1793 LEs               ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[16]                                                                      ;
; 257:1              ; 3 bits    ; 513 LEs       ; 42 LEs               ; 471 LEs                ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[13]                                                                      ;
; 257:1              ; 5 bits    ; 855 LEs       ; 90 LEs               ; 765 LEs                ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[6]                                                                       ;
; 257:1              ; 4 bits    ; 684 LEs       ; 72 LEs               ; 612 LEs                ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[4]                                                                       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[1]                                                                                                                                                        ;
; 9:1                ; 96 bits   ; 576 LEs       ; 96 LEs               ; 480 LEs                ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[0]                                                                                                                                                         ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[10]                                                                                                                                                        ;
; 13:1               ; 15 bits   ; 120 LEs       ; 105 LEs              ; 15 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                                                                           ;
; 55:1               ; 8 bits    ; 288 LEs       ; 208 LEs              ; 80 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst|reg_s_readdata[28]                                                                                                                                                                                               ;
; 58:1               ; 4 bits    ; 152 LEs       ; 124 LEs              ; 28 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst|reg_s_readdata[22]                                                                                                                                                                                               ;
; 61:1               ; 3 bits    ; 120 LEs       ; 108 LEs              ; 12 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst|reg_s_readdata[18]                                                                                                                                                                                               ;
; 64:1               ; 3 bits    ; 126 LEs       ; 114 LEs              ; 12 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst|reg_s_readdata[12]                                                                                                                                                                                               ;
; 67:1               ; 4 bits    ; 176 LEs       ; 168 LEs              ; 8 LEs                  ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst|reg_s_readdata[5]                                                                                                                                                                                                ;
; 70:1               ; 5 bits    ; 230 LEs       ; 220 LEs              ; 10 LEs                 ; Yes        ; |ultrasound|controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst|reg_s_readdata[9]                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[7]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|store_eth_src_mac_0                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst|state_next                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_next                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_next                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|store_udp_source_port_1                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|state_next                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_next                                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|store_arp_sha_3                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|store_last_word                                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|store_ip_flags_fragment_offset_0                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftLeft0                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight0                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight0                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftLeft1                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight1                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight1                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftLeft2                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftLeft3                                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ultrasound|pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|Mux2                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|state_reg                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight0                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight0                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight1                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|dac_tx:dac_tx_inst|ShiftRight1                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|icmp_reply:icmp_reply_inst|m_icmp_payload_axis_tdata[1]                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|icmp_reply:icmp_reply_inst|m_icmp_payload_axis_tdata[6]                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|nextstate                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|host_convert_addr[0]                               ;
; 12:1               ; 6 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |ultrasound|udp_arb_mux:udp_arb_mux_inst|Mux7                                                                                                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |ultrasound|udp_arb_mux:udp_arb_mux_inst|Mux1                                                                                                                                                                                                                                                               ;
; 261:1              ; 5 bits    ; 870 LEs       ; 50 LEs               ; 820 LEs                ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|Selector19                                                                                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 72 LEs               ; 8 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|Selector30                                                                                                                                                                          ;
; 48:1               ; 2 bits    ; 64 LEs        ; 22 LEs               ; 42 LEs                 ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst|Selector23                                                                                                                                                                                                                  ;
; 24:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|Selector42                                                                                                                                               ;
; 38:1               ; 4 bits    ; 100 LEs       ; 56 LEs               ; 44 LEs                 ; No         ; |ultrasound|udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tdata_int[7]                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for synchronizer:synchronizer_mac     ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; synchronizer_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; synchronizer_chain[0] ;
+-------------------+-------+------+-----------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for clkctrl1:clkctrl1_mac|clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component ;
+----------------+-------+------+------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; select_reg[0]                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; ena_reg                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; select_reg[1]                                                          ;
+----------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------+
; Assignment              ; Value       ; From ; To                                 ;
+-------------------------+-------------+------+------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                ;
+-------------------------+-------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_rnj:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                             ;
+-----------------------------+---------+------+----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                              ;
+-----------------------------+---------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                     ;
+-----------------------------+-------+------+------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                      ;
+-----------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component|altsyncram_ttl1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|altsyncram_p3b2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|altsyncram_p3b2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ultrasound ;
+---------------------+----------------------------------+-------------------+
; Parameter Name      ; Value                            ; Type              ;
+---------------------+----------------------------------+-------------------+
; SIMULATION          ; 0                                ; Signed Integer    ;
; RESET_CTR_WIDTH     ; 22                               ; Signed Integer    ;
; ENET0_RST_CTR_WIDTH ; 21                               ; Signed Integer    ;
; DAC_CHANNEL         ; 4                                ; Signed Integer    ;
; ADC_CHANNEL         ; 2                                ; Signed Integer    ;
; FREQ_NUM            ; 4                                ; Signed Integer    ;
; pcm2usb_pcmaw       ; 11                               ; Signed Integer    ;
; dac_pcmaw           ; 12                               ; Signed Integer    ;
; sintb_aw            ; 12                               ; Signed Integer    ;
; DA_AD_RATE          ; 00000010                         ; Unsigned Binary   ;
; REAL_PHY            ; 00000000000000000001010100010010 ; Unsigned Binary   ;
+---------------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component ;
+-------------------------------+--------------------------------+------------------------------------+
; Parameter Name                ; Value                          ; Type                               ;
+-------------------------------+--------------------------------+------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS             ; Untyped                            ;
; PLL_TYPE                      ; AUTO                           ; Untyped                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=enet_clk_pll ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                            ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                            ;
; LOCK_HIGH                     ; 1                              ; Untyped                            ;
; LOCK_LOW                      ; 1                              ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                            ;
; SKIP_VCO                      ; OFF                            ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                            ;
; BANDWIDTH                     ; 0                              ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                            ;
; DOWN_SPREAD                   ; 0                              ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                             ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                              ; Signed Integer                     ;
; CLK0_MULTIPLY_BY              ; 5                              ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 2                              ; Signed Integer                     ;
; CLK0_DIVIDE_BY                ; 2                              ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer                     ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                            ;
; DPA_DIVIDER                   ; 0                              ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                            ;
; VCO_MIN                       ; 0                              ; Untyped                            ;
; VCO_MAX                       ; 0                              ; Untyped                            ;
; VCO_CENTER                    ; 0                              ; Untyped                            ;
; PFD_MIN                       ; 0                              ; Untyped                            ;
; PFD_MAX                       ; 0                              ; Untyped                            ;
; M_INITIAL                     ; 0                              ; Untyped                            ;
; M                             ; 0                              ; Untyped                            ;
; N                             ; 1                              ; Untyped                            ;
; M2                            ; 1                              ; Untyped                            ;
; N2                            ; 1                              ; Untyped                            ;
; SS                            ; 1                              ; Untyped                            ;
; C0_HIGH                       ; 0                              ; Untyped                            ;
; C1_HIGH                       ; 0                              ; Untyped                            ;
; C2_HIGH                       ; 0                              ; Untyped                            ;
; C3_HIGH                       ; 0                              ; Untyped                            ;
; C4_HIGH                       ; 0                              ; Untyped                            ;
; C5_HIGH                       ; 0                              ; Untyped                            ;
; C6_HIGH                       ; 0                              ; Untyped                            ;
; C7_HIGH                       ; 0                              ; Untyped                            ;
; C8_HIGH                       ; 0                              ; Untyped                            ;
; C9_HIGH                       ; 0                              ; Untyped                            ;
; C0_LOW                        ; 0                              ; Untyped                            ;
; C1_LOW                        ; 0                              ; Untyped                            ;
; C2_LOW                        ; 0                              ; Untyped                            ;
; C3_LOW                        ; 0                              ; Untyped                            ;
; C4_LOW                        ; 0                              ; Untyped                            ;
; C5_LOW                        ; 0                              ; Untyped                            ;
; C6_LOW                        ; 0                              ; Untyped                            ;
; C7_LOW                        ; 0                              ; Untyped                            ;
; C8_LOW                        ; 0                              ; Untyped                            ;
; C9_LOW                        ; 0                              ; Untyped                            ;
; C0_INITIAL                    ; 0                              ; Untyped                            ;
; C1_INITIAL                    ; 0                              ; Untyped                            ;
; C2_INITIAL                    ; 0                              ; Untyped                            ;
; C3_INITIAL                    ; 0                              ; Untyped                            ;
; C4_INITIAL                    ; 0                              ; Untyped                            ;
; C5_INITIAL                    ; 0                              ; Untyped                            ;
; C6_INITIAL                    ; 0                              ; Untyped                            ;
; C7_INITIAL                    ; 0                              ; Untyped                            ;
; C8_INITIAL                    ; 0                              ; Untyped                            ;
; C9_INITIAL                    ; 0                              ; Untyped                            ;
; C0_MODE                       ; BYPASS                         ; Untyped                            ;
; C1_MODE                       ; BYPASS                         ; Untyped                            ;
; C2_MODE                       ; BYPASS                         ; Untyped                            ;
; C3_MODE                       ; BYPASS                         ; Untyped                            ;
; C4_MODE                       ; BYPASS                         ; Untyped                            ;
; C5_MODE                       ; BYPASS                         ; Untyped                            ;
; C6_MODE                       ; BYPASS                         ; Untyped                            ;
; C7_MODE                       ; BYPASS                         ; Untyped                            ;
; C8_MODE                       ; BYPASS                         ; Untyped                            ;
; C9_MODE                       ; BYPASS                         ; Untyped                            ;
; C0_PH                         ; 0                              ; Untyped                            ;
; C1_PH                         ; 0                              ; Untyped                            ;
; C2_PH                         ; 0                              ; Untyped                            ;
; C3_PH                         ; 0                              ; Untyped                            ;
; C4_PH                         ; 0                              ; Untyped                            ;
; C5_PH                         ; 0                              ; Untyped                            ;
; C6_PH                         ; 0                              ; Untyped                            ;
; C7_PH                         ; 0                              ; Untyped                            ;
; C8_PH                         ; 0                              ; Untyped                            ;
; C9_PH                         ; 0                              ; Untyped                            ;
; L0_HIGH                       ; 1                              ; Untyped                            ;
; L1_HIGH                       ; 1                              ; Untyped                            ;
; G0_HIGH                       ; 1                              ; Untyped                            ;
; G1_HIGH                       ; 1                              ; Untyped                            ;
; G2_HIGH                       ; 1                              ; Untyped                            ;
; G3_HIGH                       ; 1                              ; Untyped                            ;
; E0_HIGH                       ; 1                              ; Untyped                            ;
; E1_HIGH                       ; 1                              ; Untyped                            ;
; E2_HIGH                       ; 1                              ; Untyped                            ;
; E3_HIGH                       ; 1                              ; Untyped                            ;
; L0_LOW                        ; 1                              ; Untyped                            ;
; L1_LOW                        ; 1                              ; Untyped                            ;
; G0_LOW                        ; 1                              ; Untyped                            ;
; G1_LOW                        ; 1                              ; Untyped                            ;
; G2_LOW                        ; 1                              ; Untyped                            ;
; G3_LOW                        ; 1                              ; Untyped                            ;
; E0_LOW                        ; 1                              ; Untyped                            ;
; E1_LOW                        ; 1                              ; Untyped                            ;
; E2_LOW                        ; 1                              ; Untyped                            ;
; E3_LOW                        ; 1                              ; Untyped                            ;
; L0_INITIAL                    ; 1                              ; Untyped                            ;
; L1_INITIAL                    ; 1                              ; Untyped                            ;
; G0_INITIAL                    ; 1                              ; Untyped                            ;
; G1_INITIAL                    ; 1                              ; Untyped                            ;
; G2_INITIAL                    ; 1                              ; Untyped                            ;
; G3_INITIAL                    ; 1                              ; Untyped                            ;
; E0_INITIAL                    ; 1                              ; Untyped                            ;
; E1_INITIAL                    ; 1                              ; Untyped                            ;
; E2_INITIAL                    ; 1                              ; Untyped                            ;
; E3_INITIAL                    ; 1                              ; Untyped                            ;
; L0_MODE                       ; BYPASS                         ; Untyped                            ;
; L1_MODE                       ; BYPASS                         ; Untyped                            ;
; G0_MODE                       ; BYPASS                         ; Untyped                            ;
; G1_MODE                       ; BYPASS                         ; Untyped                            ;
; G2_MODE                       ; BYPASS                         ; Untyped                            ;
; G3_MODE                       ; BYPASS                         ; Untyped                            ;
; E0_MODE                       ; BYPASS                         ; Untyped                            ;
; E1_MODE                       ; BYPASS                         ; Untyped                            ;
; E2_MODE                       ; BYPASS                         ; Untyped                            ;
; E3_MODE                       ; BYPASS                         ; Untyped                            ;
; L0_PH                         ; 0                              ; Untyped                            ;
; L1_PH                         ; 0                              ; Untyped                            ;
; G0_PH                         ; 0                              ; Untyped                            ;
; G1_PH                         ; 0                              ; Untyped                            ;
; G2_PH                         ; 0                              ; Untyped                            ;
; G3_PH                         ; 0                              ; Untyped                            ;
; E0_PH                         ; 0                              ; Untyped                            ;
; E1_PH                         ; 0                              ; Untyped                            ;
; E2_PH                         ; 0                              ; Untyped                            ;
; E3_PH                         ; 0                              ; Untyped                            ;
; M_PH                          ; 0                              ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                            ;
; CLK0_COUNTER                  ; G0                             ; Untyped                            ;
; CLK1_COUNTER                  ; G0                             ; Untyped                            ;
; CLK2_COUNTER                  ; G0                             ; Untyped                            ;
; CLK3_COUNTER                  ; G0                             ; Untyped                            ;
; CLK4_COUNTER                  ; G0                             ; Untyped                            ;
; CLK5_COUNTER                  ; G0                             ; Untyped                            ;
; CLK6_COUNTER                  ; E0                             ; Untyped                            ;
; CLK7_COUNTER                  ; E1                             ; Untyped                            ;
; CLK8_COUNTER                  ; E2                             ; Untyped                            ;
; CLK9_COUNTER                  ; E3                             ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                            ;
; M_TIME_DELAY                  ; 0                              ; Untyped                            ;
; N_TIME_DELAY                  ; 0                              ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                            ;
; VCO_POST_SCALE                ; 0                              ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                            ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_LOCKED                   ; PORT_USED                      ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                            ;
; CBXI_PARAMETER                ; enet_clk_pll_altpll            ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                     ;
+-------------------------------+--------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_pll:main_pll_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS         ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=main_pll ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Signed Integer                 ;
; CLK3_MULTIPLY_BY              ; 1                          ; Signed Integer                 ;
; CLK2_MULTIPLY_BY              ; 1                          ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 2                          ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK3_DIVIDE_BY                ; 2                          ; Signed Integer                 ;
; CLK2_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 10000                      ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK3_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK3                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK4                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; main_pll_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_reset:gen_sys_reset ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CTR_WIDTH      ; 22    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_reset:gen_enet_reset ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; CTR_WIDTH      ; 21    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_key_signal:gen_key1_signal ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; CTR_WIDTH      ; 22    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synchronizer:synchronizer_mac ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                         ;
; CBXI_PARAMETER         ; ddio_out_rnj ; Untyped                                                         ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst ;
+----------------+----------------------------------+---------------------------------+
; Parameter Name ; Value                            ; Type                            ;
+----------------+----------------------------------+---------------------------------+
; REAL_PHY       ; 00000000000000000001010100010010 ; Unsigned Binary                 ;
+----------------+----------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst ;
+--------------------------------------+------------+----------------------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                                           ;
+--------------------------------------+------------+----------------------------------------------------------------+
; ARP_CACHE_ADDR_WIDTH                 ; 3          ; Signed Integer                                                 ;
; ARP_REQUEST_RETRY_COUNT              ; 4          ; Signed Integer                                                 ;
; ARP_REQUEST_RETRY_INTERVAL           ; 250000000  ; Signed Integer                                                 ;
; ARP_REQUEST_TIMEOUT                  ; 1000000000 ; Signed Integer                                                 ;
; UDP_CHECKSUM_GEN_ENABLE              ; 0          ; Signed Integer                                                 ;
; UDP_CHECKSUM_PAYLOAD_FIFO_ADDR_WIDTH ; 11         ; Signed Integer                                                 ;
; UDP_CHECKSUM_HEADER_FIFO_ADDR_WIDTH  ; 3          ; Signed Integer                                                 ;
+--------------------------------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                              ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
; S_COUNT        ; 2        ; Signed Integer                                                                                                    ;
; DATA_WIDTH     ; 8        ; Signed Integer                                                                                                    ;
; KEEP_ENABLE    ; 0        ; Signed Integer                                                                                                    ;
; KEEP_WIDTH     ; 1        ; Signed Integer                                                                                                    ;
; ID_ENABLE      ; 0        ; Signed Integer                                                                                                    ;
; ID_WIDTH       ; 8        ; Signed Integer                                                                                                    ;
; DEST_ENABLE    ; 0        ; Signed Integer                                                                                                    ;
; DEST_WIDTH     ; 8        ; Signed Integer                                                                                                    ;
; USER_ENABLE    ; 1        ; Signed Integer                                                                                                    ;
; USER_WIDTH     ; 1        ; Signed Integer                                                                                                    ;
; ARB_TYPE       ; PRIORITY ; String                                                                                                            ;
; LSB_PRIORITY   ; HIGH     ; String                                                                                                            ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; PORTS          ; 2           ; Signed Integer                                                                                                                  ;
; TYPE           ; PRIORITY    ; String                                                                                                                          ;
; BLOCK          ; ACKNOWLEDGE ; String                                                                                                                          ;
; LSB_PRIORITY   ; HIGH        ; String                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                                                                                               ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst ;
+----------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value      ; Type                                                                                                  ;
+----------------------------+------------+-------------------------------------------------------------------------------------------------------+
; ARP_CACHE_ADDR_WIDTH       ; 3          ; Signed Integer                                                                                        ;
; ARP_REQUEST_RETRY_COUNT    ; 4          ; Signed Integer                                                                                        ;
; ARP_REQUEST_RETRY_INTERVAL ; 250000000  ; Signed Integer                                                                                        ;
; ARP_REQUEST_TIMEOUT        ; 1000000000 ; Signed Integer                                                                                        ;
+----------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                             ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; S_COUNT        ; 2        ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH     ; 8        ; Signed Integer                                                                                                                                   ;
; KEEP_ENABLE    ; 0        ; Signed Integer                                                                                                                                   ;
; KEEP_WIDTH     ; 1        ; Signed Integer                                                                                                                                   ;
; ID_ENABLE      ; 0        ; Signed Integer                                                                                                                                   ;
; ID_WIDTH       ; 8        ; Signed Integer                                                                                                                                   ;
; DEST_ENABLE    ; 0        ; Signed Integer                                                                                                                                   ;
; DEST_WIDTH     ; 8        ; Signed Integer                                                                                                                                   ;
; USER_ENABLE    ; 1        ; Signed Integer                                                                                                                                   ;
; USER_WIDTH     ; 1        ; Signed Integer                                                                                                                                   ;
; ARB_TYPE       ; PRIORITY ; String                                                                                                                                           ;
; LSB_PRIORITY   ; HIGH     ; String                                                                                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PORTS          ; 2           ; Signed Integer                                                                                                                                                 ;
; TYPE           ; PRIORITY    ; String                                                                                                                                                         ;
; BLOCK          ; ACKNOWLEDGE ; String                                                                                                                                                         ;
; LSB_PRIORITY   ; HIGH        ; String                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                                                                                                                              ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                                                                                                                                ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                   ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; CACHE_ADDR_WIDTH       ; 3          ; Signed Integer                                                                                                         ;
; REQUEST_RETRY_COUNT    ; 4          ; Signed Integer                                                                                                         ;
; REQUEST_RETRY_INTERVAL ; 250000000  ; Signed Integer                                                                                                         ;
; REQUEST_TIMEOUT        ; 1000000000 ; Signed Integer                                                                                                         ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CACHE_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                              ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                             ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                      ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                              ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                              ;
; DATA_WIDTH        ; 32                               ; Signed Integer                                                                                                                              ;
; STYLE             ; AUTO                             ; String                                                                                                                                      ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                              ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                             ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                      ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                              ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                              ;
; DATA_WIDTH        ; 32                               ; Signed Integer                                                                                                                              ;
; STYLE             ; AUTO                             ; String                                                                                                                                      ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst ;
+----------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                 ;
+----------------------------------+-------+--------------------------------------------------------------------------------------+
; CHECKSUM_GEN_ENABLE              ; 0     ; Signed Integer                                                                       ;
; CHECKSUM_PAYLOAD_FIFO_ADDR_WIDTH ; 11    ; Signed Integer                                                                       ;
; CHECKSUM_HEADER_FIFO_ADDR_WIDTH  ; 3     ; Signed Integer                                                                       ;
+----------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst ;
+----------------+----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------+
; S_COUNT        ; 2        ; Signed Integer                                                                     ;
; DATA_WIDTH     ; 8        ; Signed Integer                                                                     ;
; KEEP_ENABLE    ; 0        ; Signed Integer                                                                     ;
; KEEP_WIDTH     ; 1        ; Signed Integer                                                                     ;
; ID_ENABLE      ; 0        ; Signed Integer                                                                     ;
; ID_WIDTH       ; 8        ; Signed Integer                                                                     ;
; DEST_ENABLE    ; 0        ; Signed Integer                                                                     ;
; DEST_WIDTH     ; 8        ; Signed Integer                                                                     ;
; USER_ENABLE    ; 1        ; Signed Integer                                                                     ;
; USER_WIDTH     ; 1        ; Signed Integer                                                                     ;
; ARB_TYPE       ; PRIORITY ; String                                                                             ;
; LSB_PRIORITY   ; HIGH     ; String                                                                             ;
+----------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst ;
+----------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------+
; PORTS          ; 2           ; Signed Integer                                                                                   ;
; TYPE           ; PRIORITY    ; String                                                                                           ;
; BLOCK          ; ACKNOWLEDGE ; String                                                                                           ;
; LSB_PRIORITY   ; HIGH        ; String                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                                                                ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                                                                  ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|avalon2axi:avalon2axi_inst ;
+-------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------+
; DATAWIDTH         ; 8     ; Signed Integer                                                                     ;
; MAX_READY_LATENCY ; 2     ; Signed Integer                                                                     ;
; QUEUE_IDX_LEN     ; 1     ; Signed Integer                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst ;
+--------------------------+------------------+---------------------------------------------------------------------------------------------+
; Parameter Name           ; Value            ; Type                                                                                        ;
+--------------------------+------------------+---------------------------------------------------------------------------------------------+
; ENABLE_ENA               ; 8                ; Signed Integer                                                                              ;
; ENABLE_GMII_LOOPBACK     ; 0                ; Signed Integer                                                                              ;
; ENABLE_HD_LOGIC          ; 0                ; Signed Integer                                                                              ;
; USE_SYNC_RESET           ; 1                ; Signed Integer                                                                              ;
; ENABLE_SUP_ADDR          ; 0                ; Signed Integer                                                                              ;
; ENA_HASH                 ; 0                ; Signed Integer                                                                              ;
; STAT_CNT_ENA             ; 1                ; Signed Integer                                                                              ;
; ENABLE_EXTENDED_STAT_REG ; 0                ; Signed Integer                                                                              ;
; EG_FIFO                  ; 4096             ; Signed Integer                                                                              ;
; EG_ADDR                  ; 12               ; Signed Integer                                                                              ;
; ING_FIFO                 ; 4096             ; Signed Integer                                                                              ;
; ING_ADDR                 ; 12               ; Signed Integer                                                                              ;
; RESET_LEVEL              ; 00000001         ; Unsigned Binary                                                                             ;
; MDIO_CLK_DIV             ; 30               ; Signed Integer                                                                              ;
; CORE_VERSION             ; 0000110000000001 ; Unsigned Binary                                                                             ;
; CUST_VERSION             ; 0                ; Signed Integer                                                                              ;
; REDUCED_INTERFACE_ENA    ; 1                ; Signed Integer                                                                              ;
; ENABLE_MDIO              ; 1                ; Signed Integer                                                                              ;
; ENABLE_MAGIC_DETECT      ; 0                ; Signed Integer                                                                              ;
; ENABLE_MIN_FIFO          ; 1                ; Signed Integer                                                                              ;
; ENABLE_MACLITE           ; 0                ; Signed Integer                                                                              ;
; MACLITE_GIGE             ; 0                ; Signed Integer                                                                              ;
; CRC32DWIDTH              ; 8                ; Signed Integer                                                                              ;
; CRC32GENDELAY            ; 6                ; Signed Integer                                                                              ;
; CRC32CHECK16BIT          ; 00000000         ; Unsigned Binary                                                                             ;
; CRC32S1L2_EXTERN         ; 0                ; Signed Integer                                                                              ;
; ENABLE_SHIFT16           ; 0                ; Signed Integer                                                                              ;
; RAM_TYPE                 ; AUTO             ; String                                                                                      ;
; INSERT_TA                ; 0                ; Signed Integer                                                                              ;
; ENABLE_MAC_FLOW_CTRL     ; 0                ; Signed Integer                                                                              ;
; ENABLE_MAC_TXADDR_SET    ; 1                ; Signed Integer                                                                              ;
; ENABLE_MAC_RX_VLAN       ; 0                ; Signed Integer                                                                              ;
; ENABLE_MAC_TX_VLAN       ; 0                ; Signed Integer                                                                              ;
; SYNCHRONIZER_DEPTH       ; 3                ; Signed Integer                                                                              ;
+--------------------------+------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst ;
+----------------+----------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                     ;
+----------------+----------------------------------+----------------------------------------------------------+
; REAL_PHY       ; 00000000000000000001010100010010 ; Unsigned Binary                                          ;
+----------------+----------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; CHANNEL        ; 4     ; Signed Integer                         ;
; pcmaw          ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; CHANNEL        ; 4     ; Signed Integer                                                    ;
; pcmaw          ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcmmux_fifo:da_loopback[0].ad_da_mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                          ;
; pcmaw          ; 1     ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcmmux_fifo:da_loopback[1].ad_da_mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                          ;
; pcmaw          ; 1     ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                               ;
; pcmaw          ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                  ;
; pcmaw          ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                      ;
; di2            ; 16    ; Signed Integer                                                                                      ;
; dow            ; 32    ; Signed Integer                                                                                      ;
; pipeline       ; 2     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                     ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                  ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                                    ;
; pcmaw          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                                        ;
; di2            ; 16    ; Signed Integer                                                                                                        ;
; dow            ; 32    ; Signed Integer                                                                                                        ;
; pipeline       ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                               ;
; pcmaw          ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                  ;
; pcmaw          ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                      ;
; di2            ; 16    ; Signed Integer                                                                                      ;
; dow            ; 32    ; Signed Integer                                                                                      ;
; pipeline       ; 2     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                     ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                  ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                                    ;
; pcmaw          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                                        ;
; di2            ; 16    ; Signed Integer                                                                                                        ;
; dow            ; 32    ; Signed Integer                                                                                                        ;
; pipeline       ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                               ;
; pcmaw          ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                  ;
; pcmaw          ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                      ;
; di2            ; 16    ; Signed Integer                                                                                      ;
; dow            ; 32    ; Signed Integer                                                                                      ;
; pipeline       ; 2     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                     ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                  ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                                    ;
; pcmaw          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                                        ;
; di2            ; 16    ; Signed Integer                                                                                                        ;
; dow            ; 32    ; Signed Integer                                                                                                        ;
; pipeline       ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                               ;
; pcmaw          ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                  ;
; pcmaw          ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                   ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                      ;
; di2            ; 16    ; Signed Integer                                                                                      ;
; dow            ; 32    ; Signed Integer                                                                                      ;
; pipeline       ; 2     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                     ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                           ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                  ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 2     ; Signed Integer                                                                                                                    ;
; pcmaw          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_iout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_qout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Unsigned Binary                                                                                                                     ;
; pcmaw          ; 1     ; Unsigned Binary                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; di1            ; 16    ; Signed Integer                                                                                                        ;
; di2            ; 16    ; Signed Integer                                                                                                        ;
; dow            ; 32    ; Signed Integer                                                                                                        ;
; pipeline       ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                             ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_ups     ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; adw            ; 16    ; Signed Integer                                                                     ;
; aaw            ; 12    ; Signed Integer                                                                     ;
; bdw            ; 32    ; Signed Integer                                                                     ;
; pipeline       ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pei2      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst ;
+---------------------+----------+----------------------------------+
; Parameter Name      ; Value    ; Type                             ;
+---------------------+----------+----------------------------------+
; CHANNEL             ; 4        ; Signed Integer                   ;
; pcmaw               ; 11       ; Signed Integer                   ;
; PCM_UDP_PACKET_TYPE ; 11100000 ; Unsigned Binary                  ;
+---------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; CHANNEL        ; 4     ; Signed Integer                                                        ;
; pcmaw          ; 11    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; rdw            ; 16    ; Signed Integer                                                                                   ;
; raw            ; 11    ; Signed Integer                                                                                   ;
; wdw            ; 16    ; Signed Integer                                                                                   ;
; wsize          ; 2048  ; Signed Integer                                                                                   ;
; pipeline       ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ttl1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller_inst ;
+---------------------+----------+----------------------------------------+
; Parameter Name      ; Value    ; Type                                   ;
+---------------------+----------+----------------------------------------+
; SIMULATION          ; 0        ; Signed Integer                         ;
; AW                  ; 10       ; Signed Integer                         ;
; DAC_CHANNEL         ; 4        ; Signed Integer                         ;
; ADC_CHANNEL         ; 2        ; Signed Integer                         ;
; FREQ_NUM            ; 4        ; Signed Integer                         ;
; dac_pcmaw           ; 12       ; Signed Integer                         ;
; COMMAND_PACKET_TYPE ; 11100001 ; Unsigned Binary                        ;
+---------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller_inst|execcmd:execcmd_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; AW             ; 10    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; AW             ; 14    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_kjj1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_lnj1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst ;
+----------------+-------------+--------------------------------------------+
; Parameter Name ; Value       ; Type                                       ;
+----------------+-------------+--------------------------------------------+
; S_COUNT        ; 2           ; Signed Integer                             ;
; DATA_WIDTH     ; 8           ; Signed Integer                             ;
; KEEP_ENABLE    ; 0           ; Unsigned Binary                            ;
; KEEP_WIDTH     ; 1           ; Signed Integer                             ;
; ID_ENABLE      ; 0           ; Signed Integer                             ;
; ID_WIDTH       ; 8           ; Signed Integer                             ;
; DEST_ENABLE    ; 0           ; Signed Integer                             ;
; DEST_WIDTH     ; 8           ; Signed Integer                             ;
; USER_ENABLE    ; 0           ; Signed Integer                             ;
; USER_WIDTH     ; 1           ; Signed Integer                             ;
; ARB_TYPE       ; ROUND_ROBIN ; String                                     ;
; LSB_PRIORITY   ; HIGH        ; String                                     ;
+----------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; PORTS          ; 2           ; Signed Integer                                              ;
; TYPE           ; ROUND_ROBIN ; String                                                      ;
; BLOCK          ; ACKNOWLEDGE ; String                                                      ;
; LSB_PRIORITY   ; HIGH        ; String                                                      ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                           ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                             ;
; LSB_PRIORITY   ; HIGH  ; String                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 112                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 112                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 23553                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 14834                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 360                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 2                                                      ;
; Entity Instance               ; enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                     ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; main_pll:main_pll_inst|altpll:altpll_component         ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                     ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                             ;
; Entity Instance                           ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; mix_freq_mc:mix_inst[2].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; mix_freq_mc:mix_inst[3].mix_freq_mc_inst|generic_dpram:sin_mem|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                        ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                         ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                                                             ;
; Entity Instance                       ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                   ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                   ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                   ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; mix_freq_mc:mix_inst[2].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component                   ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; mix_freq_mc:mix_inst[3].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "udp_arb_mux:udp_arb_mux_inst"              ;
+--------------------------+--------+----------+------------------------+
; Port                     ; Type   ; Severity ; Details                ;
+--------------------------+--------+----------+------------------------+
; s_eth_dest_mac           ; Input  ; Info     ; Explicitly unconnected ;
; s_eth_src_mac            ; Input  ; Info     ; Explicitly unconnected ;
; s_eth_type               ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_version             ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_ihl                 ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_dscp                ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_ecn                 ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_length              ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_identification      ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_flags               ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_fragment_offset     ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_ttl                 ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_protocol            ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_header_checksum     ; Input  ; Info     ; Explicitly unconnected ;
; s_ip_source_ip           ; Input  ; Info     ; Explicitly unconnected ;
; s_udp_checksum           ; Input  ; Info     ; Explicitly unconnected ;
; s_udp_payload_axis_tkeep ; Input  ; Info     ; Explicitly unconnected ;
; s_udp_payload_axis_tid   ; Input  ; Info     ; Explicitly unconnected ;
; s_udp_payload_axis_tdest ; Input  ; Info     ; Explicitly unconnected ;
; s_udp_payload_axis_tuser ; Input  ; Info     ; Explicitly unconnected ;
; m_eth_dest_mac           ; Output ; Info     ; Explicitly unconnected ;
; m_eth_src_mac            ; Output ; Info     ; Explicitly unconnected ;
; m_eth_type               ; Output ; Info     ; Explicitly unconnected ;
; m_ip_version             ; Output ; Info     ; Explicitly unconnected ;
; m_ip_ihl                 ; Output ; Info     ; Explicitly unconnected ;
; m_ip_dscp                ; Output ; Info     ; Explicitly unconnected ;
; m_ip_ecn                 ; Output ; Info     ; Explicitly unconnected ;
; m_ip_length              ; Output ; Info     ; Explicitly unconnected ;
; m_ip_identification      ; Output ; Info     ; Explicitly unconnected ;
; m_ip_flags               ; Output ; Info     ; Explicitly unconnected ;
; m_ip_fragment_offset     ; Output ; Info     ; Explicitly unconnected ;
; m_ip_ttl                 ; Output ; Info     ; Explicitly unconnected ;
; m_ip_protocol            ; Output ; Info     ; Explicitly unconnected ;
; m_ip_header_checksum     ; Output ; Info     ; Explicitly unconnected ;
; m_ip_source_ip           ; Output ; Info     ; Explicitly unconnected ;
; m_udp_checksum           ; Output ; Info     ; Explicitly unconnected ;
; m_udp_payload_axis_tkeep ; Output ; Info     ; Explicitly unconnected ;
; m_udp_payload_axis_tid   ; Output ; Info     ; Explicitly unconnected ;
; m_udp_payload_axis_tdest ; Output ; Info     ; Explicitly unconnected ;
; m_udp_payload_axis_tuser ; Output ; Info     ; Explicitly unconnected ;
+--------------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller_inst|execcmd:execcmd_inst"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; inram_re ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller_inst"                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mf_sin_length[63..60] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf_sin_length[47..44] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf_sin_length[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf_sin_length[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_addr[28..16]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst"                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; pcm_in_ready  ; Output ; Info     ; Explicitly unconnected                                                              ;
; pcm_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "pcm2udp:pcm2udp_inst"     ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; pcm_in_valid[3..2] ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[3].mix_freq_mc_inst" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; ad_pcm_in_valid    ; Input  ; Info     ; Stuck at VCC                ;
; ad_pcm_in_ready    ; Output ; Info     ; Explicitly unconnected      ;
; da_lb_pcm_in_ready ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; ipcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; qpcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump_valid   ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump         ; Output ; Info     ; Explicitly unconnected      ;
+--------------------+--------+----------+-----------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[2].mix_freq_mc_inst" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; ad_pcm_in_valid    ; Input  ; Info     ; Stuck at VCC                ;
; ad_pcm_in_ready    ; Output ; Info     ; Explicitly unconnected      ;
; da_lb_pcm_in_ready ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; ipcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; qpcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump_valid   ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump         ; Output ; Info     ; Explicitly unconnected      ;
+--------------------+--------+----------+-----------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[1].mix_freq_mc_inst" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; ad_pcm_in_valid    ; Input  ; Info     ; Stuck at VCC                ;
; ad_pcm_in_ready    ; Output ; Info     ; Explicitly unconnected      ;
; da_lb_pcm_in_ready ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; ipcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; qpcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump_valid   ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump         ; Output ; Info     ; Explicitly unconnected      ;
+--------------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|generic_dpram:sin_mem" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; data_a ; Input ; Info     ; Explicitly unconnected                                         ;
; rden_a ; Input ; Info     ; Stuck at VCC                                                   ;
; rden_b ; Input ; Info     ; Stuck at VCC                                                   ;
; wren_a ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst" ;
+---------+--------+----------+----------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------+
; iq_next ; Output ; Info     ; Explicitly unconnected                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_qout" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; pcm_channel_choose ; Input  ; Info     ; Stuck at GND                                                                     ;
; pcm_available      ; Output ; Info     ; Explicitly unconnected                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_iout" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; pcm_channel_choose ; Input  ; Info     ; Stuck at GND                                                                     ;
; pcm_available      ; Output ; Info     ; Explicitly unconnected                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                  ;
+--------------------------+--------+----------+--------------------------------------------------------------------------+
; pcm_out_ready            ; Input  ; Info     ; Stuck at VCC                                                             ;
; pcm_channel_choose[7..1] ; Input  ; Info     ; Stuck at GND                                                             ;
; pcm_available            ; Output ; Info     ; Explicitly unconnected                                                   ;
+--------------------------+--------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mix_freq_mc:mix_inst[0].mix_freq_mc_inst" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; ad_pcm_in_valid    ; Input  ; Info     ; Stuck at VCC                ;
; ad_pcm_in_ready    ; Output ; Info     ; Explicitly unconnected      ;
; da_lb_pcm_in_ready ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; ipcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; ipcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_valid ; Output ; Info     ; Explicitly unconnected      ;
; qpcm_dec_out_ready ; Input  ; Info     ; Stuck at VCC                ;
; qpcm_dec_out       ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump_valid   ; Output ; Info     ; Explicitly unconnected      ;
; iqpcm_dump         ; Output ; Info     ; Explicitly unconnected      ;
+--------------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "pcmmux_fifo:da_loopback[1].ad_da_mux"   ;
+-----------------------+--------+----------+------------------------+
; Port                  ; Type   ; Severity ; Details                ;
+-----------------------+--------+----------+------------------------+
; pcm_in_ready          ; Output ; Info     ; Explicitly unconnected ;
; pcm_out_ready         ; Input  ; Info     ; Stuck at VCC           ;
; pcm_channel_choose    ; Input  ; Info     ; Stuck at GND           ;
; pcm_available         ; Output ; Info     ; Explicitly unconnected ;
; pcm_capture_sep[7..1] ; Input  ; Info     ; Stuck at GND           ;
; pcm_capture_sep[0]    ; Input  ; Info     ; Stuck at VCC           ;
+-----------------------+--------+----------+------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "pcmmux_fifo:da_loopback[0].ad_da_mux"   ;
+-----------------------+--------+----------+------------------------+
; Port                  ; Type   ; Severity ; Details                ;
+-----------------------+--------+----------+------------------------+
; pcm_in_ready          ; Output ; Info     ; Explicitly unconnected ;
; pcm_out_ready         ; Input  ; Info     ; Stuck at VCC           ;
; pcm_channel_choose    ; Input  ; Info     ; Stuck at GND           ;
; pcm_available         ; Output ; Info     ; Explicitly unconnected ;
; pcm_capture_sep[7..1] ; Input  ; Info     ; Stuck at GND           ;
; pcm_capture_sep[0]    ; Input  ; Info     ; Stuck at VCC           ;
+-----------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst" ;
+-----------+--------+----------+------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                        ;
+-----------+--------+----------+------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                         ;
+-----------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst" ;
+-----------+--------+----------+------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                        ;
+-----------+--------+----------+------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                         ;
+-----------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst" ;
+-----------+--------+----------+------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                        ;
+-----------+--------+----------+------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                         ;
+-----------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst" ;
+-----------+--------+----------+------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                        ;
+-----------+--------+----------+------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                         ;
+-----------+--------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[3].pcm_mem" ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; data_a ; Input ; Info     ; Explicitly unconnected                                                         ;
; rden_b ; Input ; Info     ; Stuck at VCC                                                                   ;
; wren_a ; Input ; Info     ; Stuck at GND                                                                   ;
+--------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[2].pcm_mem" ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; data_a ; Input ; Info     ; Explicitly unconnected                                                         ;
; rden_b ; Input ; Info     ; Stuck at VCC                                                                   ;
; wren_a ; Input ; Info     ; Stuck at GND                                                                   ;
+--------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[1].pcm_mem" ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; data_a ; Input ; Info     ; Explicitly unconnected                                                         ;
; rden_b ; Input ; Info     ; Stuck at VCC                                                                   ;
; wren_a ; Input ; Info     ; Stuck at GND                                                                   ;
+--------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem" ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; data_a ; Input ; Info     ; Explicitly unconnected                                                         ;
; rden_b ; Input ; Info     ; Stuck at VCC                                                                   ;
; wren_a ; Input ; Info     ; Stuck at GND                                                                   ;
+--------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_tx:dac_tx_inst"                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dac_pcm_out_valid[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dac_pcm_out_ready       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dac_pcm_out[49..48]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dac_pcm_out[33..32]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; set_1000 ; Input ; Info     ; Stuck at VCC                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst"                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ff_tx_err     ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_err[5..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; set_10        ; Input  ; Info     ; Stuck at GND                                                                        ;
; set_1000      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ena_10        ; Output ; Info     ; Explicitly unconnected                                                              ;
; ff_tx_crc_fwd ; Input  ; Info     ; Stuck at GND                                                                        ;
; ff_tx_septy   ; Output ; Info     ; Explicitly unconnected                                                              ;
; tx_ff_uflow   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ff_tx_a_full  ; Output ; Info     ; Explicitly unconnected                                                              ;
; ff_tx_a_empty ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx_err_stat   ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx_frm_type   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ff_rx_dsav    ; Output ; Info     ; Explicitly unconnected                                                              ;
; ff_rx_a_full  ; Output ; Info     ; Explicitly unconnected                                                              ;
; ff_rx_a_empty ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst"                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; m_axis_tuser ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy         ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst" ;
+--------------------------------+--------+----------+--------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                    ;
+--------------------------------+--------+----------+--------------------------------------------+
; s_axis_tuser                   ; Input  ; Info     ; Stuck at GND                               ;
; busy                           ; Output ; Info     ; Explicitly unconnected                     ;
; error_header_early_termination ; Output ; Info     ; Explicitly unconnected                     ;
+--------------------------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|ip_arb_mux:ip_arb_mux_inst" ;
+-------------------------+--------+----------+-------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                         ;
+-------------------------+--------+----------+-------------------------------------------------+
; s_eth_dest_mac          ; Input  ; Info     ; Stuck at GND                                    ;
; s_eth_src_mac           ; Input  ; Info     ; Stuck at GND                                    ;
; s_eth_type              ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_version            ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_ihl                ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_identification     ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_flags              ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_fragment_offset    ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_header_checksum    ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_payload_axis_tkeep ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_payload_axis_tid   ; Input  ; Info     ; Stuck at GND                                    ;
; s_ip_payload_axis_tdest ; Input  ; Info     ; Stuck at GND                                    ;
; m_eth_dest_mac          ; Output ; Info     ; Explicitly unconnected                          ;
; m_eth_src_mac           ; Output ; Info     ; Explicitly unconnected                          ;
; m_eth_type              ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_version            ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_ihl                ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_identification     ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_flags              ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_fragment_offset    ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_header_checksum    ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_payload_axis_tkeep ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_payload_axis_tid   ; Output ; Info     ; Explicitly unconnected                          ;
; m_ip_payload_axis_tdest ; Output ; Info     ; Explicitly unconnected                          ;
+-------------------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst" ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                        ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------+
; s_ip_protocol[7..5] ; Input ; Info     ; Stuck at GND                                                                                   ;
; s_ip_protocol[3..1] ; Input ; Info     ; Stuck at GND                                                                                   ;
; s_ip_protocol[4]    ; Input ; Info     ; Stuck at VCC                                                                                   ;
; s_ip_protocol[0]    ; Input ; Info     ; Stuck at VCC                                                                                   ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst" ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; s_ip_protocol[7..5]      ; Input  ; Info     ; Stuck at GND                                                    ;
; s_ip_protocol[3..1]      ; Input  ; Info     ; Stuck at GND                                                    ;
; s_ip_protocol[4]         ; Input  ; Info     ; Stuck at VCC                                                    ;
; s_ip_protocol[0]         ; Input  ; Info     ; Stuck at VCC                                                    ;
; m_ip_eth_dest_mac        ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_eth_src_mac         ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_eth_type            ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_version             ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_ihl                 ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_identification      ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_flags               ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_fragment_offset     ; Output ; Info     ; Explicitly unconnected                                          ;
; m_ip_header_checksum     ; Output ; Info     ; Explicitly unconnected                                          ;
; s_udp_eth_dest_mac       ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_eth_src_mac        ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_eth_type           ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_ip_version         ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_ip_ihl             ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_ip_identification  ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_ip_flags           ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_ip_fragment_offset ; Input  ; Info     ; Stuck at GND                                                    ;
; s_udp_ip_header_checksum ; Input  ; Info     ; Stuck at GND                                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; state_in         ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; data_out         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; state_out[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; state_in         ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; data_out         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; state_out[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; query_request_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; query_response_ready ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; write_request_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                      ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; s_eth_type[2..1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; s_eth_type[15..12]  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; s_eth_type[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; s_eth_type[11]      ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; s_eth_type[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; s_arp_htype[15..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; s_arp_htype[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; s_arp_ptype[15..12] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; s_arp_ptype[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; s_arp_ptype[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; busy                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst" ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                           ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; m_eth_dest_mac                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; m_arp_hlen                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; m_arp_plen                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; busy                           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; error_header_early_termination ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; error_invalid_header           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                             ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; s_eth_type[2..1]   ; Input ; Info     ; Stuck at VCC                                                                                        ;
; s_eth_type[15..12] ; Input ; Info     ; Stuck at GND                                                                                        ;
; s_eth_type[10..3]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; s_eth_type[11]     ; Input ; Info     ; Stuck at VCC                                                                                        ;
; s_eth_type[0]      ; Input ; Info     ; Stuck at GND                                                                                        ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                  ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; s_eth_type[15..12]   ; Input ; Info     ; Stuck at GND                                                                                                             ;
; s_eth_type[10..0]    ; Input ; Info     ; Stuck at GND                                                                                                             ;
; s_eth_type[11]       ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; s_ip_identification  ; Input ; Info     ; Stuck at GND                                                                                                             ;
; s_ip_flags[2]        ; Input ; Info     ; Stuck at GND                                                                                                             ;
; s_ip_flags[1]        ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; s_ip_flags[0]        ; Input ; Info     ; Stuck at GND                                                                                                             ;
; s_ip_fragment_offset ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst" ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                           ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; s_eth_type[15..12] ; Input ; Info     ; Stuck at GND                                                                                      ;
; s_eth_type[10..0]  ; Input ; Info     ; Stuck at GND                                                                                      ;
; s_eth_type[11]     ; Input ; Info     ; Stuck at VCC                                                                                      ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; s_eth_payload_axis_tkeep ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; s_eth_payload_axis_tid   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; s_eth_payload_axis_tdest ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; m_eth_payload_axis_tkeep ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; m_eth_payload_axis_tid   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; m_eth_payload_axis_tdest ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; output_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; output_encoded   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; output_unencoded ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; s_eth_dest_mac          ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_eth_src_mac           ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_eth_type              ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_version            ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_ihl                ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_identification     ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_flags              ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_fragment_offset    ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_header_checksum    ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_payload_axis_tkeep ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_payload_axis_tid   ; Input  ; Info     ; Stuck at GND                                                                   ;
; s_ip_payload_axis_tdest ; Input  ; Info     ; Stuck at GND                                                                   ;
; m_eth_dest_mac          ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_eth_src_mac           ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_eth_type              ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_version            ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_ihl                ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_identification     ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_flags              ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_fragment_offset    ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_header_checksum    ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_payload_axis_tkeep ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_payload_axis_tid   ; Output ; Info     ; Explicitly unconnected                                                         ;
; m_ip_payload_axis_tdest ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst"                                                ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m_ip_eth_dest_mac                      ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_eth_src_mac                       ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_eth_type                          ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_version                           ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_ihl                               ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_dscp                              ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_ecn                               ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_identification                    ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_flags                             ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_fragment_offset                   ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_ttl                               ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_header_checksum                   ; Output ; Info     ; Explicitly unconnected                                                              ;
; m_ip_payload_axis_tuser                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ip_rx_busy                             ; Output ; Info     ; Explicitly unconnected                                                              ;
; ip_tx_busy                             ; Output ; Info     ; Explicitly unconnected                                                              ;
; udp_rx_busy                            ; Output ; Info     ; Explicitly unconnected                                                              ;
; udp_tx_busy                            ; Output ; Info     ; Explicitly unconnected                                                              ;
; ip_rx_error_header_early_termination   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ip_rx_error_payload_early_termination  ; Output ; Info     ; Explicitly unconnected                                                              ;
; ip_rx_error_invalid_header             ; Output ; Info     ; Explicitly unconnected                                                              ;
; ip_rx_error_invalid_checksum           ; Output ; Info     ; Explicitly unconnected                                                              ;
; ip_tx_error_payload_early_termination  ; Output ; Info     ; Explicitly unconnected                                                              ;
; ip_tx_error_arp_failed                 ; Output ; Info     ; Explicitly unconnected                                                              ;
; udp_rx_error_header_early_termination  ; Output ; Info     ; Explicitly unconnected                                                              ;
; udp_rx_error_payload_early_termination ; Output ; Info     ; Explicitly unconnected                                                              ;
; udp_tx_error_payload_early_termination ; Output ; Info     ; Explicitly unconnected                                                              ;
; clear_arp_cache                        ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_mac_complete:udp_mac_complete_inst"     ;
+---------------------------+--------+----------+------------------------+
; Port                      ; Type   ; Severity ; Details                ;
+---------------------------+--------+----------+------------------------+
; in_ip_hdr_valid           ; Input  ; Info     ; Stuck at GND           ;
; in_ip_hdr_ready           ; Output ; Info     ; Explicitly unconnected ;
; in_ip_dscp                ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_ecn                 ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_length              ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_ttl                 ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_protocol            ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_source_ip           ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_dest_ip             ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_payload_axis_tdata  ; Input  ; Info     ; Explicitly unconnected ;
; in_ip_payload_axis_tvalid ; Input  ; Info     ; Stuck at GND           ;
; in_ip_payload_axis_tready ; Output ; Info     ; Explicitly unconnected ;
; in_ip_payload_axis_tlast  ; Input  ; Info     ; Stuck at GND           ;
; in_ip_payload_axis_tuser  ; Input  ; Info     ; Stuck at GND           ;
; tx_udp_ip_dscp            ; Input  ; Info     ; Stuck at GND           ;
; tx_udp_ip_ecn             ; Input  ; Info     ; Stuck at GND           ;
; tx_udp_ip_ttl[6..0]       ; Input  ; Info     ; Stuck at GND           ;
; tx_udp_ip_ttl[7]          ; Input  ; Info     ; Stuck at VCC           ;
; tx_udp_checksum           ; Input  ; Info     ; Stuck at GND           ;
; tx_udp_payload_axis_tuser ; Input  ; Info     ; Stuck at VCC           ;
; rx_udp_eth_dest_mac       ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_eth_src_mac        ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_eth_type           ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_version         ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_ihl             ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_dscp            ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_ecn             ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_length          ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_identification  ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_flags           ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_ttl             ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_protocol        ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_ip_header_checksum ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_checksum           ; Output ; Info     ; Explicitly unconnected ;
; rx_udp_payload_axis_tuser ; Output ; Info     ; Explicitly unconnected ;
+---------------------------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "ddio_out1:ddio_out1_inst" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC           ;
; datain_l ; Input ; Info     ; Stuck at GND           ;
+----------+-------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "enet_clk_pll:enet_clk_pll_inst" ;
+--------+--------+----------+-------------------------------+
; Port   ; Type   ; Severity ; Details                       ;
+--------+--------+----------+-------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected        ;
+--------+--------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 112                 ; 112              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                 ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0              ; cin         ; 16    ; 1024  ; Read/Write ; controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated   ;
; 1              ; cout        ; 16    ; 1024  ; Read/Write ; controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:28     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                     ; Details ;
+---------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[0]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[0]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[0]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[0]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[10]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[10] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[10]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[10] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[11]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[11] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[11]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[11] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[12]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[12] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[12]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[12] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[13]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[13] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[13]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[13] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[14]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[14] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[14]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[14] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[15]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[15] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[15]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[15] ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[1]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[1]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[1]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[1]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[2]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[2]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[2]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[2]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[3]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[3]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[3]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[3]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[4]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[4]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[4]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[4]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[5]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[5]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[5]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[5]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[6]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[6]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[6]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[6]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[7]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[7]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[7]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[7]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[8]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[8]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[8]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[8]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[9]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[9]  ; N/A     ;
; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|q_a[9]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated|q_a[9]  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|clk1                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[1]                                                        ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[0]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[0]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[0]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[0]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[1]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[1]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[1]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[1]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[2]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[2]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[2]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|iq_next_d[2]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_clr                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|comb~3                                                                                                       ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_clr                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|comb~3                                                                                                       ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15]                                               ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[0]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[0]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[0]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[0]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[10]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[10]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[10]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[10]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[11]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[11]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[11]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[11]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[12]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[12]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[12]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[12]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[13]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[13]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[13]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[13]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[14]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[14]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[14]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[14]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[15]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[15]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[15]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[15]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[1]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[1]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[1]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[1]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[2]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[2]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[2]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[2]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[3]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[3]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[3]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[3]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[4]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[4]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[4]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[4]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[5]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[5]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[5]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[5]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[6]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[6]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[6]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[6]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[7]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[7]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[7]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[7]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[8]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[8]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[8]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[8]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[9]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[9]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[9]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|qpcm_in[9]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|resync                                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comb~0                                                                                                                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|resync                                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comb~0                                                                                                                                                ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[0]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[0]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[0]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[0]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[10]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[10]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[10]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[10]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[1]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[1]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[1]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[1]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[2]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[2]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[2]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[2]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[3]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[3]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[3]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[3]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[4]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[4]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[4]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[4]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[5]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[5]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[5]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[5]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[6]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[6]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[6]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[6]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[7]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[7]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[7]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[7]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[8]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[8]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[8]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[8]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[9]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[9]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[9]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[0].mix_freq_mc_inst|sin_addr[9]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[0]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[0]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[0]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[0]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[1]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[1]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[1]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[1]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[2]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[2]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[2]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|iq_next_d[2]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[0]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[10]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[11]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[12]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[13]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[14]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[15]                             ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[1]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[2]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[3]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[4]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[5]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[6]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[7]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[8]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_create[1].mix_freq_inst|pcmmux_fifo:pcmmux_fifo_in|pcm_out[9]                              ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_clr                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|comb~3                                                                                                       ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|mix_freq:mix_freq_inst0|acc_clr                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|comb~3                                                                                                       ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[0]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[0]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[0]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[0]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[10]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[10]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[10]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[10]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[11]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[11]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[11]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[11]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[12]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[12]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[12]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[12]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[13]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[13]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[13]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[13]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[14]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[14]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[14]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[14]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[15]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[15]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[15]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[15]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[1]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[1]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[1]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[1]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[2]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[2]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[2]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[2]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[3]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[3]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[3]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[3]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[4]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[4]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[4]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[4]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[5]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[5]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[5]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[5]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[6]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[6]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[6]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[6]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[7]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[7]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[7]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[7]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[8]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[8]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[8]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[8]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[9]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[9]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[9]                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|qpcm_in[9]                                                                                                   ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|resync                                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comb~1                                                                                                                                                ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|resync                                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comb~1                                                                                                                                                ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[0]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[0]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[0]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[0]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[10]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[10]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[10]                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[10]                                                                                                 ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[1]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[1]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[1]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[1]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[2]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[2]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[2]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[2]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[3]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[3]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[3]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[3]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[4]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[4]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[4]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[4]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[5]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[5]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[5]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[5]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[6]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[6]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[6]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[6]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[7]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[7]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[7]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[7]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[8]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[8]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[8]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[8]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[9]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[9]                                                                                                  ; N/A     ;
; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[9]                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mix_freq_mc:mix_inst[1].mix_freq_mc_inst|sin_addr[9]                                                                                                  ; N/A     ;
+---------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Sep 15 21:02:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UltraSound -c UltraSound
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file algorithm/mix_freq_mc.v
    Info (12023): Found entity 1: mix_freq_mc
Info (12021): Found 1 design units, including 1 entities, in source file algorithm/mix_freq.v
    Info (12023): Found entity 1: mix_freq
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/udp_arb_mux.v
    Info (12023): Found entity 1: udp_arb_mux
Info (12021): Found 1 design units, including 1 entities, in source file algorithm/source_mem.v
    Info (12023): Found entity 1: source_mem
Info (12021): Found 1 design units, including 1 entities, in source file algorithm/pcmmux_fifo.v
    Info (12023): Found entity 1: pcmmux_fifo
Info (12021): Found 1 design units, including 1 entities, in source file algorithm/pcm2udp.v
    Info (12023): Found entity 1: pcm2udp
Info (12021): Found 1 design units, including 1 entities, in source file algorithm/dac_tx.v
    Info (12023): Found entity 1: dac_tx
Info (12021): Found 1 design units, including 1 entities, in source file mem/rowo_dpram.v
    Info (12023): Found entity 1: rowo_dpram
Info (12021): Found 1 design units, including 1 entities, in source file mem/generic_spram.v
    Info (12023): Found entity 1: generic_spram
Info (12021): Found 1 design units, including 1 entities, in source file mem/generic_dpram.v
    Info (12023): Found entity 1: generic_dpram
Info (12021): Found 1 design units, including 1 entities, in source file util/glitch_remove.v
    Info (12023): Found entity 1: glitch_remove
Info (12021): Found 1 design units, including 1 entities, in source file util/gen_key_signal.v
    Info (12023): Found entity 1: gen_key_signal
Info (12021): Found 1 design units, including 1 entities, in source file util/reg_dec_rate.v
    Info (12023): Found entity 1: reg_dec_rate
Warning (10238): Verilog Module Declaration warning at ultrasound.v(48): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ultrasound"
Info (12021): Found 1 design units, including 1 entities, in source file ultrasound.v
    Info (12023): Found entity 1: ultrasound
Info (12021): Found 1 design units, including 1 entities, in source file util/gen_reset.v
    Info (12023): Found entity 1: gen_reset
Info (12021): Found 1 design units, including 1 entities, in source file controller/execcmd.v
    Info (12023): Found entity 1: execcmd
Info (12021): Found 1 design units, including 1 entities, in source file controller/controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file util/synchronizer.v
    Info (12023): Found entity 1: synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/udp_mac_complete.v
    Info (12023): Found entity 1: udp_mac_complete
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/udp_ip_tx.v
    Info (12023): Found entity 1: udp_ip_tx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/udp_ip_rx.v
    Info (12023): Found entity 1: udp_ip_rx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/udp_complete.v
    Info (12023): Found entity 1: udp_complete
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/udp_checksum_gen.v
    Info (12023): Found entity 1: udp_checksum_gen
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/udp.v
    Info (12023): Found entity 1: udp
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/priority_encoder.v
    Info (12023): Found entity 1: priority_encoder
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/mac_reset.v
    Info (12023): Found entity 1: mac_reset
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/lfsr.v
    Info (12023): Found entity 1: lfsr
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/ip_eth_tx.v
    Info (12023): Found entity 1: ip_eth_tx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/ip_eth_rx.v
    Info (12023): Found entity 1: ip_eth_rx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/ip_complete.v
    Info (12023): Found entity 1: ip_complete
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/ip_arb_mux.v
    Info (12023): Found entity 1: ip_arb_mux
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/ip.v
    Info (12023): Found entity 1: ip
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/icmp_reply.v
    Info (12023): Found entity 1: icmp_reply
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/eth_axis_tx.v
    Info (12023): Found entity 1: eth_axis_tx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/eth_axis_rx.v
    Info (12023): Found entity 1: eth_axis_rx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/eth_arb_mux.v
    Info (12023): Found entity 1: eth_arb_mux
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/axis_fifo.v
    Info (12023): Found entity 1: axis_fifo
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/avalon2axi.v
    Info (12023): Found entity 1: avalon2axi
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/arp_eth_tx.v
    Info (12023): Found entity 1: arp_eth_tx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/arp_eth_rx.v
    Info (12023): Found entity 1: arp_eth_rx
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/arp_cache.v
    Info (12023): Found entity 1: arp_cache
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/arp.v
    Info (12023): Found entity 1: arp
Info (12021): Found 1 design units, including 1 entities, in source file udp_mac_complete/arbiter.v
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file ip/ether1.v
    Info (12023): Found entity 1: ether1
Info (12021): Found 1 design units, including 1 entities, in source file controller/inputram.v
    Info (12023): Found entity 1: inputram
Info (12021): Found 1 design units, including 1 entities, in source file controller/outputram.v
    Info (12023): Found entity 1: outputram
Info (12021): Found 1 design units, including 1 entities, in source file ip/enet_clk_pll.v
    Info (12023): Found entity 1: enet_clk_pll
Info (12021): Found 2 design units, including 2 entities, in source file ip/clkctrl1.v
    Info (12023): Found entity 1: clkctrl1_altclkctrl_9gi
    Info (12023): Found entity 2: clkctrl1
Info (12021): Found 1 design units, including 1 entities, in source file ip/ddio_out1.v
    Info (12023): Found entity 1: ddio_out1
Info (12021): Found 1 design units, including 1 entities, in source file algorithm/fir_pcm_ram.v
    Info (12023): Found entity 1: fir_pcm_ram
Info (12021): Found 1 design units, including 1 entities, in source file util/mult.v
    Info (12023): Found entity 1: mult
Info (12021): Found 1 design units, including 1 entities, in source file ip/cic_inp.v
    Info (12023): Found entity 1: cic_inp
Info (12021): Found 4 design units, including 2 entities, in source file ip/cic_inp_cic.vhd
    Info (12022): Found design unit 1: cic_inp_cic_core-arch_of_cic_inp_cic_core
    Info (12022): Found design unit 2: cic_inp_cic-struct
    Info (12023): Found entity 1: cic_inp_cic_core
    Info (12023): Found entity 2: cic_inp_cic
Info (12021): Found 1 design units, including 0 entities, in source file ip/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_differentiator_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator_cic_121-SYN
    Info (12023): Found entity 1: auk_dspip_differentiator_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_downsample_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_downsample_cic_121-SYN
    Info (12023): Found entity 1: auk_dspip_downsample_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_variable_downsample_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_variable_downsample_cic_121-SYN
    Info (12023): Found entity 1: auk_dspip_variable_downsample_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_integrator_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator_cic_121-SYN
    Info (12023): Found entity 1: auk_dspip_integrator_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_upsample_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample_cic_121-SYN
    Info (12023): Found entity 1: auk_dspip_upsample_cic_121
Info (12021): Found 2 design units, including 0 entities, in source file ip/cic-library/auk_dspip_math_pkg_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_cic_121
    Info (12022): Found design unit 2: auk_dspip_math_pkg_cic_121-body
Info (12021): Found 1 design units, including 0 entities, in source file ip/cic-library/auk_dspip_lib_pkg_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_delay_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_delay_cic_121-rtl
    Info (12023): Found entity 1: auk_dspip_delay_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_fastadd_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd_cic_121-beh
    Info (12023): Found entity 1: auk_dspip_fastadd_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_fastaddsub_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub_cic_121-beh
    Info (12023): Found entity 1: auk_dspip_fastaddsub_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_cic_121-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_cic_121-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_cic_121-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_cic_121
Info (12021): Found 2 design units, including 1 entities, in source file ip/cic-library/auk_dspip_roundsat_cic_121.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_cic_121-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_cic_121
Info (12021): Found 1 design units, including 1 entities, in source file ip/main_pll.v
    Info (12023): Found entity 1: main_pll
Warning (10222): Verilog HDL Parameter Declaration warning at udp_arb_mux.v(122): Parameter Declaration in module "udp_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "ultrasound" for the top level hierarchy
Info (12128): Elaborating entity "enet_clk_pll" for hierarchy "enet_clk_pll:enet_clk_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=enet_clk_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/enet_clk_pll_altpll.v
    Info (12023): Found entity 1: enet_clk_pll_altpll
Info (12128): Elaborating entity "enet_clk_pll_altpll" for hierarchy "enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component|enet_clk_pll_altpll:auto_generated"
Info (12128): Elaborating entity "main_pll" for hierarchy "main_pll:main_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "main_pll:main_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "main_pll:main_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "main_pll:main_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "1"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=main_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/main_pll_altpll.v
    Info (12023): Found entity 1: main_pll_altpll
Info (12128): Elaborating entity "main_pll_altpll" for hierarchy "main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated"
Info (12128): Elaborating entity "gen_reset" for hierarchy "gen_reset:gen_sys_reset"
Info (12128): Elaborating entity "gen_reset" for hierarchy "gen_reset:gen_enet_reset"
Info (12128): Elaborating entity "gen_key_signal" for hierarchy "gen_key_signal:gen_key1_signal"
Info (12128): Elaborating entity "synchronizer" for hierarchy "synchronizer:synchronizer_mac"
Info (12128): Elaborating entity "clkctrl1" for hierarchy "clkctrl1:clkctrl1_mac"
Info (12128): Elaborating entity "clkctrl1_altclkctrl_9gi" for hierarchy "clkctrl1:clkctrl1_mac|clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component"
Info (12128): Elaborating entity "ddio_out1" for hierarchy "ddio_out1:ddio_out1_inst"
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_rnj.tdf
    Info (12023): Found entity 1: ddio_out_rnj
Info (12128): Elaborating entity "ddio_out_rnj" for hierarchy "ddio_out1:ddio_out1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_rnj:auto_generated"
Info (12128): Elaborating entity "udp_mac_complete" for hierarchy "udp_mac_complete:udp_mac_complete_inst"
Info (12128): Elaborating entity "udp_complete" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst"
Info (12128): Elaborating entity "ip_arb_mux" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst"
Info (12128): Elaborating entity "arbiter" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst"
Info (12128): Elaborating entity "priority_encoder" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst"
Warning (10230): Verilog HDL assignment warning at priority_encoder.v(96): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "ip_complete" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst"
Info (12128): Elaborating entity "eth_arb_mux" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst"
Info (12128): Elaborating entity "ip" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst"
Info (12128): Elaborating entity "ip_eth_rx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"
Info (12128): Elaborating entity "ip_eth_tx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"
Info (12128): Elaborating entity "arp" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"
Warning (10230): Verilog HDL assignment warning at arp.v(351): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "arp_eth_rx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst"
Info (12128): Elaborating entity "arp_eth_tx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst"
Info (12128): Elaborating entity "arp_cache" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst"
Info (12128): Elaborating entity "lfsr" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash"
Info (12128): Elaborating entity "udp" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst"
Info (12128): Elaborating entity "udp_ip_rx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst"
Warning (10270): Verilog HDL Case Statement warning at udp_ip_rx.v(285): incomplete case statement has no default case item
Info (12128): Elaborating entity "udp_ip_tx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst"
Info (12128): Elaborating entity "icmp_reply" for hierarchy "udp_mac_complete:udp_mac_complete_inst|icmp_reply:icmp_reply_inst"
Warning (10230): Verilog HDL assignment warning at icmp_reply.v(83): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at icmp_reply.v(181): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at icmp_reply.v(246): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "eth_axis_rx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|eth_axis_rx:eth_axis_rx_inst"
Info (12128): Elaborating entity "eth_axis_tx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|eth_axis_tx:eth_axis_tx_inst"
Warning (10230): Verilog HDL assignment warning at eth_axis_tx.v(152): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "avalon2axi" for hierarchy "udp_mac_complete:udp_mac_complete_inst|avalon2axi:avalon2axi_inst"
Info (12128): Elaborating entity "ether1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst"
Warning (12125): Using design file ip/triple_speed_ethernet-library/altera_tse_mac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_mac
Info (12128): Elaborating entity "altera_tse_mac" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst"
Warning (12125): Using design file ip/triple_speed_ethernet-library/altera_tse_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_reset_synchronizer
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host
Info (12128): Elaborating entity "altera_tse_top_gen_host" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1" with the following parameter:
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl
Info (12128): Elaborating entity "altera_tse_rx_counter_cntl" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32
Info (12128): Elaborating entity "altera_tse_dpram_16x32" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n6k1.tdf
    Info (12023): Found entity 1: altsyncram_n6k1
Info (12128): Elaborating entity "altsyncram_n6k1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl
Info (12128): Elaborating entity "altera_tse_tx_counter_cntl" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32
Info (12128): Elaborating entity "altera_tse_dpram_8x32" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3k1.tdf
    Info (12023): Found entity 1: altsyncram_n3k1
Info (12128): Elaborating entity "altsyncram_n3k1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_n3k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio
Info (12128): Elaborating entity "altera_tse_top_mdio" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen
Info (12128): Elaborating entity "altera_tse_mdio_clk_gen" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl
Info (12128): Elaborating entity "altera_tse_mdio_cntl" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio
Info (12128): Elaborating entity "altera_tse_mdio" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3" with the following parameter:
    Info (12134): Parameter "width" = "5"
    Info (12134): Parameter "depth" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2" with the following parameter:
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "depth" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qfg1.tdf
    Info (12023): Found entity 1: altsyncram_qfg1
Info (12128): Elaborating entity "altsyncram_qfg1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9g1.tdf
    Info (12023): Found entity 1: altsyncram_o9g1
Info (12128): Elaborating entity "altsyncram_o9g1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF"
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ifg1.tdf
    Info (12023): Found entity 1: altsyncram_ifg1
Info (12128): Elaborating entity "altsyncram_ifg1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ifg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ip/triple_speed_ethernet-library/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6g1.tdf
    Info (12023): Found entity 1: altsyncram_i6g1
Info (12128): Elaborating entity "altsyncram_i6g1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i6g1:auto_generated"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
    Info (12134): Parameter "width" = "8"
    Info (12134): Parameter "depth" = "3"
Warning (12125): Using design file ip/triple_speed_ethernet-library/altera_tse_rgmii_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_module
Info (12128): Elaborating entity "altera_tse_rgmii_module" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII"
Warning (12125): Using design file ip/triple_speed_ethernet-library/altera_tse_rgmii_in4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_in4
Info (12128): Elaborating entity "altera_tse_rgmii_in4" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4"
Info (12128): Elaborating entity "altddio_in" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_15e.tdf
    Info (12023): Found entity 1: ddio_in_15e
Info (12128): Elaborating entity "ddio_in_15e" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_15e:auto_generated"
Warning (12125): Using design file ip/triple_speed_ethernet-library/altera_tse_rgmii_in1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_in1
Info (12128): Elaborating entity "altera_tse_rgmii_in1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1"
Info (12128): Elaborating entity "altddio_in" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_u4e.tdf
    Info (12023): Found entity 1: ddio_in_u4e
Info (12128): Elaborating entity "ddio_in_u4e" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_u4e:auto_generated"
Warning (12125): Using design file ip/triple_speed_ethernet-library/altera_tse_rgmii_out4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_out4
Info (12128): Elaborating entity "altera_tse_rgmii_out4" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4"
Info (12128): Elaborating entity "altddio_out" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_1qb.tdf
    Info (12023): Found entity 1: ddio_out_1qb
Info (12128): Elaborating entity "ddio_out_1qb" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_1qb:auto_generated"
Warning (12125): Using design file ip/triple_speed_ethernet-library/altera_tse_rgmii_out1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_out1
Info (12128): Elaborating entity "altera_tse_rgmii_out1" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1"
Info (12128): Elaborating entity "altddio_out" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_upb.tdf
    Info (12023): Found entity 1: ddio_out_upb
Info (12128): Elaborating entity "ddio_out_upb" for hierarchy "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_upb:auto_generated"
Info (12128): Elaborating entity "mac_reset" for hierarchy "udp_mac_complete:udp_mac_complete_inst|mac_reset:mac_reset_inst"
Warning (10230): Verilog HDL assignment warning at mac_reset.v(86): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "dac_tx" for hierarchy "dac_tx:dac_tx_inst"
Warning (10230): Verilog HDL assignment warning at dac_tx.v(136): truncated value with size 40 to match size of target (16)
Info (12128): Elaborating entity "source_mem" for hierarchy "dac_tx:dac_tx_inst|source_mem:source_mem_inst"
Warning (10230): Verilog HDL assignment warning at source_mem.v(100): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "generic_dpram" for hierarchy "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pei2.tdf
    Info (12023): Found entity 1: altsyncram_pei2
Info (12128): Elaborating entity "altsyncram_pei2" for hierarchy "dac_tx:dac_tx_inst|source_mem:source_mem_inst|generic_dpram:dac_mem[0].pcm_mem|altsyncram:altsyncram_component|altsyncram_pei2:auto_generated"
Info (12128): Elaborating entity "cic_inp" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst"
Info (12128): Elaborating entity "cic_inp_cic" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink"
Info (12128): Elaborating entity "scfifo" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ghh1.tdf
    Info (12023): Found entity 1: scfifo_ghh1
Info (12128): Elaborating entity "scfifo_ghh1" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9s81.tdf
    Info (12023): Found entity 1: a_dpfifo_9s81
Info (12128): Elaborating entity "a_dpfifo_9s81" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf
    Info (12023): Found entity 1: altsyncram_0tf1
Info (12128): Elaborating entity "altsyncram_0tf1" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller"
Info (12128): Elaborating entity "cic_inp_cic_core" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core"
Info (12128): Elaborating entity "auk_dspip_differentiator_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0"
Info (12128): Elaborating entity "auk_dspip_delay_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|LPM_ADD_SUB:u0"
Info (12130): Elaborated megafunction instantiation "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|LPM_ADD_SUB:u0"
Info (12133): Instantiated megafunction "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|LPM_ADD_SUB:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n0j.tdf
    Info (12023): Found entity 1: add_sub_n0j
Info (12128): Elaborating entity "add_sub_n0j" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_n0j:auto_generated"
Info (12128): Elaborating entity "auk_dspip_differentiator_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1"
Info (12128): Elaborating entity "auk_dspip_delay_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|LPM_ADD_SUB:u0"
Info (12130): Elaborated megafunction instantiation "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|LPM_ADD_SUB:u0"
Info (12133): Instantiated megafunction "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|LPM_ADD_SUB:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o0j.tdf
    Info (12023): Found entity 1: add_sub_o0j
Info (12128): Elaborating entity "add_sub_o0j" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_o0j:auto_generated"
Info (12128): Elaborating entity "auk_dspip_upsample_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_upsample_cic_121:auk_dspip_upsample_inst"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nvi.tdf
    Info (12023): Found entity 1: add_sub_nvi
Info (12128): Elaborating entity "add_sub_nvi" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_nvi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "29"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi
Info (12128): Elaborating entity "add_sub_pvi" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_pvi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "40"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf
    Info (12023): Found entity 1: add_sub_ivi
Info (12128): Elaborating entity "add_sub_ivi" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_ivi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay_cic_121" for hierarchy "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|cic_inp_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "pcmmux_fifo" for hierarchy "pcmmux_fifo:da_loopback[0].ad_da_mux"
Warning (10230): Verilog HDL assignment warning at pcmmux_fifo.v(159): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mix_freq_mc" for hierarchy "mix_freq_mc:mix_inst[0].mix_freq_mc_inst"
Warning (10230): Verilog HDL assignment warning at mix_freq_mc.v(244): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at mix_freq_mc.v(252): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at mix_freq_mc.v(255): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "mix_freq" for hierarchy "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0"
Warning (10230): Verilog HDL assignment warning at mix_freq.v(201): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mix_freq.v(205): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mix_freq.v(256): truncated value with size 48 to match size of target (32)
Info (12128): Elaborating entity "pcmmux_fifo" for hierarchy "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|pcmmux_fifo:pcmmux_fifo_in"
Warning (10230): Verilog HDL assignment warning at pcmmux_fifo.v(159): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mult" for hierarchy "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ups.tdf
    Info (12023): Found entity 1: mult_ups
Info (12128): Elaborating entity "mult_ups" for hierarchy "mix_freq_mc:mix_inst[0].mix_freq_mc_inst|mix_freq:mix_freq_inst0|mult:mult_inst|lpm_mult:lpm_mult_component|mult_ups:auto_generated"
Info (12128): Elaborating entity "pcm2udp" for hierarchy "pcm2udp:pcm2udp_inst"
Warning (10230): Verilog HDL assignment warning at pcm2udp.v(113): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at pcm2udp.v(228): truncated value with size 24 to match size of target (10)
Info (12128): Elaborating entity "pcmmux_fifo" for hierarchy "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst"
Warning (10230): Verilog HDL assignment warning at pcmmux_fifo.v(159): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "rowo_dpram" for hierarchy "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ttl1.tdf
    Info (12023): Found entity 1: altsyncram_ttl1
Info (12128): Elaborating entity "altsyncram_ttl1" for hierarchy "pcm2udp:pcm2udp_inst|pcmmux_fifo:pcmmux_fifo_inst|rowo_dpram:rowo_dpram_inst|altsyncram:altsyncram_component|altsyncram_ttl1:auto_generated"
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller_inst"
Warning (10230): Verilog HDL assignment warning at controller.v(401): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at controller.v(493): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "execcmd" for hierarchy "controller:controller_inst|execcmd:execcmd_inst"
Info (12128): Elaborating entity "reg_dec_rate" for hierarchy "controller:controller_inst|execcmd:execcmd_inst|reg_dec_rate:reg_dec_rate_inst"
Info (12128): Elaborating entity "inputram" for hierarchy "controller:controller_inst|inputram:inputram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=cin"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjj1.tdf
    Info (12023): Found entity 1: altsyncram_kjj1
Info (12128): Elaborating entity "altsyncram_kjj1" for hierarchy "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3b2.tdf
    Info (12023): Found entity 1: altsyncram_p3b2
Info (12128): Elaborating entity "altsyncram_p3b2" for hierarchy "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|altsyncram_p3b2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1667853824"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "controller:controller_inst|inputram:inputram_inst|altsyncram:altsyncram_component|altsyncram_kjj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "outputram" for hierarchy "controller:controller_inst|outputram:outputram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=cout"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnj1.tdf
    Info (12023): Found entity 1: altsyncram_lnj1
Info (12128): Elaborating entity "altsyncram_lnj1" for hierarchy "controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "controller:controller_inst|outputram:outputram_inst|altsyncram:altsyncram_component|altsyncram_lnj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1668248948"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "udp_arb_mux" for hierarchy "udp_arb_mux:udp_arb_mux_inst"
Warning (10036): Verilog HDL or VHDL warning at udp_arb_mux.v(197): object "current_s_tready" assigned a value but never read
Info (12128): Elaborating entity "arbiter" for hierarchy "udp_arb_mux:udp_arb_mux_inst|arbiter:arb_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t324.tdf
    Info (12023): Found entity 1: altsyncram_t324
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf
    Info (12023): Found entity 1: cntr_0ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[3].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[2].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[1].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "dac_tx:dac_tx_inst|cic_inp:dac_cic[0].cic_inp_inst|cic_inp_cic:cic_inp_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o9g1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qfg1:auto_generated|q_b[13]"
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "udp_mac_complete:udp_mac_complete_inst|avalon2axi:avalon2axi_inst|data_queue" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "udp_mac_complete:udp_mac_complete_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|mac_addr_mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "udp_mac_complete:udp_mac_complete_inst|ether1:ether1_inst|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_unm.tdf
    Info (12023): Found entity 1: shift_taps_unm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce81.tdf
    Info (12023): Found entity 1: altsyncram_ce81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf
    Info (12023): Found entity 1: cntr_qqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ENET0_CONFIG" is stuck at GND
    Warning (13410): Pin "AD_MODE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 305 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/chenyu/RTL_work/RTL_work/UltraSound/output_files/UltraSound.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 225 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (15667): Changed source nodes of Clock Control Block "clkctrl1:clkctrl1_mac|clkctrl1_altclkctrl_9gi:clkctrl1_altclkctrl_9gi_component|clkctrl1" inclk[] ports to use legal port connections and adjusted corresponding clkselect[] port connections
    Info (15668): Replaced inclk[0] input port, which is driven by node enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component|enet_clk_pll_altpll:auto_generated|wire_pll1_clk[1], with inclk[2] port
    Info (15668): Replaced inclk[1] input port, which is driven by node enet_clk_pll:enet_clk_pll_inst|altpll:altpll_component|enet_clk_pll_altpll:auto_generated|wire_pll1_clk[0], with inclk[3] port
Info (21057): Implemented 21721 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 94 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 21042 logic cells
    Info (21064): Implemented 514 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 572 megabytes
    Info: Processing ended: Sun Sep 15 21:05:01 2019
    Info: Elapsed time: 00:02:15
    Info: Total CPU time (on all processors): 00:02:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/chenyu/RTL_work/RTL_work/UltraSound/output_files/UltraSound.map.smsg.


