|laba6
hitMiss0 <= Cash:inst42.hitMiss0
clk => inst40.CLK
clk => inst30.CLK
clk => inst29.CLK
clk => inst15.CLK
clk => inst14.CLK
clk => inst12.CLK
clk => lpm_counter3:inst19.clock
clk => Cash:inst42.clk
clk => lpm_counter2:inst2.clock
clk => lpm_counter1:inst6.clock
clk => RAM:inst.controlBux[0]
WRITE => inst4.IN1
WRITE => Cash:inst42.writeFromCPU
WRITE => RAM:inst.controlBux[1]
READ => inst11.IN1
READ => inst9.IN1
READ => inst10.IN1
ADDRESS[0] => Cash:inst42.AddressIn[0]
ADDRESS[1] => Cash:inst42.AddressIn[1]
ADDRESS[2] => Cash:inst42.AddressIn[2]
ADDRESS[3] => Cash:inst42.AddressIn[3]
ADDRESS[4] => Cash:inst42.AddressIn[4]
ADDRESS[5] => Cash:inst42.AddressIn[5]
ADDRESS[6] => Cash:inst42.AddressIn[6]
DATACP[0] => Cash:inst42.DataFromCPU[0]
DATACP[1] => Cash:inst42.DataFromCPU[1]
DATACP[2] => Cash:inst42.DataFromCPU[2]
DATACP[3] => Cash:inst42.DataFromCPU[3]
DATACP[4] => Cash:inst42.DataFromCPU[4]
kekOut[0] <= lpm_decode0:inst3.eq0
kekOut[1] <= lpm_decode0:inst3.eq1
kekOut[2] <= lpm_decode0:inst3.eq2
kekOut[3] <= lpm_decode0:inst3.eq3
hitMiss1 <= Cash:inst42.hitMiss1
hitMiss2 <= Cash:inst42.hitMiss2
hitMiss3 <= Cash:inst42.hitMiss3
HITMISS <= HIT.DB_MAX_OUTPUT_PORT_TYPE
validFlag0 <= Cash:inst42.flag0
validFlag1 <= Cash:inst42.flag1
validFlag2 <= Cash:inst42.flag2
validFlag3 <= Cash:inst42.flag3
priority0 <= Cash:inst42.eq0
priority1 <= Cash:inst42.eq1
priority2 <= Cash:inst42.eq2
priority3 <= Cash:inst42.eq3
addri[0] <= addrOut[0].DB_MAX_OUTPUT_PORT_TYPE
addri[1] <= addrOut[1].DB_MAX_OUTPUT_PORT_TYPE
addri[2] <= addrOut[2].DB_MAX_OUTPUT_PORT_TYPE
addri[3] <= addrOut[3].DB_MAX_OUTPUT_PORT_TYPE
addri[4] <= addrOut[4].DB_MAX_OUTPUT_PORT_TYPE
addri[5] <= addrOut[5].DB_MAX_OUTPUT_PORT_TYPE
addri[6] <= addrOut[6].DB_MAX_OUTPUT_PORT_TYPE
counter0[0] <= Cash:inst42.countPriority0[0]
counter0[1] <= Cash:inst42.countPriority0[1]
counter0[2] <= Cash:inst42.countPriority0[2]
counter0[3] <= Cash:inst42.countPriority0[3]
counter0[4] <= Cash:inst42.countPriority0[4]
counter0[5] <= Cash:inst42.countPriority0[5]
counter0[6] <= Cash:inst42.countPriority0[6]
counter0[7] <= Cash:inst42.countPriority0[7]
counter0[8] <= Cash:inst42.countPriority0[8]
counter0[9] <= Cash:inst42.countPriority0[9]
counter0[10] <= Cash:inst42.countPriority0[10]
counter0[11] <= Cash:inst42.countPriority0[11]
counter0[12] <= Cash:inst42.countPriority0[12]
counter0[13] <= Cash:inst42.countPriority0[13]
counter0[14] <= Cash:inst42.countPriority0[14]
counter0[15] <= Cash:inst42.countPriority0[15]
counter1[0] <= Cash:inst42.countPriority1[0]
counter1[1] <= Cash:inst42.countPriority1[1]
counter1[2] <= Cash:inst42.countPriority1[2]
counter1[3] <= Cash:inst42.countPriority1[3]
counter1[4] <= Cash:inst42.countPriority1[4]
counter1[5] <= Cash:inst42.countPriority1[5]
counter1[6] <= Cash:inst42.countPriority1[6]
counter1[7] <= Cash:inst42.countPriority1[7]
counter1[8] <= Cash:inst42.countPriority1[8]
counter1[9] <= Cash:inst42.countPriority1[9]
counter1[10] <= Cash:inst42.countPriority1[10]
counter1[11] <= Cash:inst42.countPriority1[11]
counter1[12] <= Cash:inst42.countPriority1[12]
counter1[13] <= Cash:inst42.countPriority1[13]
counter1[14] <= Cash:inst42.countPriority1[14]
counter1[15] <= Cash:inst42.countPriority1[15]
counter2[0] <= Cash:inst42.countPriority2[0]
counter2[1] <= Cash:inst42.countPriority2[1]
counter2[2] <= Cash:inst42.countPriority2[2]
counter2[3] <= Cash:inst42.countPriority2[3]
counter2[4] <= Cash:inst42.countPriority2[4]
counter2[5] <= Cash:inst42.countPriority2[5]
counter2[6] <= Cash:inst42.countPriority2[6]
counter2[7] <= Cash:inst42.countPriority2[7]
counter2[8] <= Cash:inst42.countPriority2[8]
counter2[9] <= Cash:inst42.countPriority2[9]
counter2[10] <= Cash:inst42.countPriority2[10]
counter2[11] <= Cash:inst42.countPriority2[11]
counter2[12] <= Cash:inst42.countPriority2[12]
counter2[13] <= Cash:inst42.countPriority2[13]
counter2[14] <= Cash:inst42.countPriority2[14]
counter2[15] <= Cash:inst42.countPriority2[15]
counter3[0] <= Cash:inst42.countPriority3[0]
counter3[1] <= Cash:inst42.countPriority3[1]
counter3[2] <= Cash:inst42.countPriority3[2]
counter3[3] <= Cash:inst42.countPriority3[3]
counter3[4] <= Cash:inst42.countPriority3[4]
counter3[5] <= Cash:inst42.countPriority3[5]
counter3[6] <= Cash:inst42.countPriority3[6]
counter3[7] <= Cash:inst42.countPriority3[7]
counter3[8] <= Cash:inst42.countPriority3[8]
counter3[9] <= Cash:inst42.countPriority3[9]
counter3[10] <= Cash:inst42.countPriority3[10]
counter3[11] <= Cash:inst42.countPriority3[11]
counter3[12] <= Cash:inst42.countPriority3[12]
counter3[13] <= Cash:inst42.countPriority3[13]
counter3[14] <= Cash:inst42.countPriority3[14]
counter3[15] <= Cash:inst42.countPriority3[15]
DATABUS[0] <= Cash:inst42.DataBus[0]
DATABUS[1] <= Cash:inst42.DataBus[1]
DATABUS[2] <= Cash:inst42.DataBus[2]
DATABUS[3] <= Cash:inst42.DataBus[3]
DATABUS[4] <= Cash:inst42.DataBus[4]
dataFromRAM[0] <= dataRam[0].DB_MAX_OUTPUT_PORT_TYPE
dataFromRAM[1] <= dataRam[1].DB_MAX_OUTPUT_PORT_TYPE
dataFromRAM[2] <= dataRam[2].DB_MAX_OUTPUT_PORT_TYPE
dataFromRAM[3] <= dataRam[3].DB_MAX_OUTPUT_PORT_TYPE
dataFromRAM[4] <= dataRam[4].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[0] <= dataIn[0].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[1] <= dataIn[1].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[2] <= dataIn[2].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[3] <= dataIn[3].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[4] <= dataIn[4].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[5] <= dataIn[5].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[6] <= dataIn[6].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[7] <= dataIn[7].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[8] <= dataIn[8].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[9] <= dataIn[9].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[10] <= dataIn[10].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[11] <= dataIn[11].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[12] <= dataIn[12].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[13] <= dataIn[13].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[14] <= dataIn[14].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[15] <= dataIn[15].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[16] <= dataIn[16].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[17] <= dataIn[17].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[18] <= dataIn[18].DB_MAX_OUTPUT_PORT_TYPE
dataInCash[19] <= dataIn[19].DB_MAX_OUTPUT_PORT_TYPE
outData0[0] <= Cash:inst42.outData0[0]
outData0[1] <= Cash:inst42.outData0[1]
outData0[2] <= Cash:inst42.outData0[2]
outData0[3] <= Cash:inst42.outData0[3]
outData0[4] <= Cash:inst42.outData0[4]
outData1[0] <= Cash:inst42.outData1[0]
outData1[1] <= Cash:inst42.outData1[1]
outData1[2] <= Cash:inst42.outData1[2]
outData1[3] <= Cash:inst42.outData1[3]
outData1[4] <= Cash:inst42.outData1[4]
outData2[0] <= Cash:inst42.outData2[0]
outData2[1] <= Cash:inst42.outData2[1]
outData2[2] <= Cash:inst42.outData2[2]
outData2[3] <= Cash:inst42.outData2[3]
outData2[4] <= Cash:inst42.outData2[4]
outData3[0] <= Cash:inst42.outData3[0]
outData3[1] <= Cash:inst42.outData3[1]
outData3[2] <= Cash:inst42.outData3[2]
outData3[3] <= Cash:inst42.outData3[3]
outData3[4] <= Cash:inst42.outData3[4]


|laba6|Cash:inst42
hitMiss <= inst31.DB_MAX_OUTPUT_PORT_TYPE
clk => lpm_dff1:inst4.clock
clk => CashBlock:inst.clk
clk => CashBlock:inst64.clk
clk => lpm_dff1:inst6.clock
clk => inst50.CLK
clk => inst83.CLK
clk => CashBlock:inst70.clk
clk => lpm_dff1:inst5.clock
clk => inst49.CLK
clk => CashBlock:inst72.clk
clk => lpm_dff1:inst7.clock
clk => inst52.CLK
clk => four:inst76.clk
clk => four:inst75.clk
clk => four:inst74.clk
clk => four:inst73.clk
clk => inst47.CLK
clk => lpm_counter1:inst10.clock
clk => inst25.CLK
writeEnable => inst90.IN0
writeEnable => inst23.IN0
writeEnable => inst88.IN0
writeEnable => inst39.IN0
writeEnable => inst87.IN0
writeEnable => inst89.IN0
writeEnable => inst40.IN2
writeEnable => inst38.IN2
DataIn[0] => lpm_mux9:inst98.data0x[0]
DataIn[0] => lpm_mux9:inst100.data0x[0]
DataIn[0] => lpm_mux9:inst94.data0x[0]
DataIn[0] => lpm_mux9:inst85.data0x[0]
DataIn[1] => lpm_mux9:inst98.data0x[1]
DataIn[1] => lpm_mux9:inst100.data0x[1]
DataIn[1] => lpm_mux9:inst94.data0x[1]
DataIn[1] => lpm_mux9:inst85.data0x[1]
DataIn[2] => lpm_mux9:inst98.data0x[2]
DataIn[2] => lpm_mux9:inst100.data0x[2]
DataIn[2] => lpm_mux9:inst94.data0x[2]
DataIn[2] => lpm_mux9:inst85.data0x[2]
DataIn[3] => lpm_mux9:inst98.data0x[3]
DataIn[3] => lpm_mux9:inst100.data0x[3]
DataIn[3] => lpm_mux9:inst94.data0x[3]
DataIn[3] => lpm_mux9:inst85.data0x[3]
DataIn[4] => lpm_mux9:inst98.data0x[4]
DataIn[4] => lpm_mux9:inst100.data0x[4]
DataIn[4] => lpm_mux9:inst94.data0x[4]
DataIn[4] => lpm_mux9:inst85.data0x[4]
DataIn[5] => lpm_mux9:inst98.data0x[5]
DataIn[5] => lpm_mux9:inst100.data0x[5]
DataIn[5] => lpm_mux9:inst94.data0x[5]
DataIn[5] => lpm_mux9:inst85.data0x[5]
DataIn[6] => lpm_mux9:inst98.data0x[6]
DataIn[6] => lpm_mux9:inst100.data0x[6]
DataIn[6] => lpm_mux9:inst94.data0x[6]
DataIn[6] => lpm_mux9:inst85.data0x[6]
DataIn[7] => lpm_mux9:inst98.data0x[7]
DataIn[7] => lpm_mux9:inst100.data0x[7]
DataIn[7] => lpm_mux9:inst94.data0x[7]
DataIn[7] => lpm_mux9:inst85.data0x[7]
DataIn[8] => lpm_mux9:inst98.data0x[8]
DataIn[8] => lpm_mux9:inst100.data0x[8]
DataIn[8] => lpm_mux9:inst94.data0x[8]
DataIn[8] => lpm_mux9:inst85.data0x[8]
DataIn[9] => lpm_mux9:inst98.data0x[9]
DataIn[9] => lpm_mux9:inst100.data0x[9]
DataIn[9] => lpm_mux9:inst94.data0x[9]
DataIn[9] => lpm_mux9:inst85.data0x[9]
DataIn[10] => lpm_mux9:inst98.data0x[10]
DataIn[10] => lpm_mux9:inst100.data0x[10]
DataIn[10] => lpm_mux9:inst94.data0x[10]
DataIn[10] => lpm_mux9:inst85.data0x[10]
DataIn[11] => lpm_mux9:inst98.data0x[11]
DataIn[11] => lpm_mux9:inst100.data0x[11]
DataIn[11] => lpm_mux9:inst94.data0x[11]
DataIn[11] => lpm_mux9:inst85.data0x[11]
DataIn[12] => lpm_mux9:inst98.data0x[12]
DataIn[12] => lpm_mux9:inst100.data0x[12]
DataIn[12] => lpm_mux9:inst94.data0x[12]
DataIn[12] => lpm_mux9:inst85.data0x[12]
DataIn[13] => lpm_mux9:inst98.data0x[13]
DataIn[13] => lpm_mux9:inst100.data0x[13]
DataIn[13] => lpm_mux9:inst94.data0x[13]
DataIn[13] => lpm_mux9:inst85.data0x[13]
DataIn[14] => lpm_mux9:inst98.data0x[14]
DataIn[14] => lpm_mux9:inst100.data0x[14]
DataIn[14] => lpm_mux9:inst94.data0x[14]
DataIn[14] => lpm_mux9:inst85.data0x[14]
DataIn[15] => lpm_mux9:inst98.data0x[15]
DataIn[15] => lpm_mux9:inst100.data0x[15]
DataIn[15] => lpm_mux9:inst94.data0x[15]
DataIn[15] => lpm_mux9:inst85.data0x[15]
DataIn[15] => lpm_compare11:inst8.dataa[0]
DataIn[16] => lpm_mux9:inst98.data0x[16]
DataIn[16] => lpm_mux9:inst100.data0x[16]
DataIn[16] => lpm_mux9:inst94.data0x[16]
DataIn[16] => lpm_mux9:inst85.data0x[16]
DataIn[16] => lpm_compare11:inst8.dataa[1]
DataIn[17] => lpm_mux9:inst98.data0x[17]
DataIn[17] => lpm_mux9:inst100.data0x[17]
DataIn[17] => lpm_mux9:inst94.data0x[17]
DataIn[17] => lpm_mux9:inst85.data0x[17]
DataIn[17] => lpm_compare11:inst8.dataa[2]
DataIn[18] => lpm_mux9:inst98.data0x[18]
DataIn[18] => lpm_mux9:inst100.data0x[18]
DataIn[18] => lpm_mux9:inst94.data0x[18]
DataIn[18] => lpm_mux9:inst85.data0x[18]
DataIn[18] => lpm_compare11:inst8.dataa[3]
DataIn[19] => lpm_mux9:inst98.data0x[19]
DataIn[19] => lpm_mux9:inst100.data0x[19]
DataIn[19] => lpm_mux9:inst94.data0x[19]
DataIn[19] => lpm_mux9:inst85.data0x[19]
DataIn[19] => lpm_compare11:inst8.dataa[4]
readEnable => inst2.IN1
readEnable => inst3.IN1
readEnable => inst11.IN1
readEnable => inst1.IN1
writeFromCPU => inst42.IN0
writeFromCPU => inst95.IN0
writeFromCPU => inst96.IN0
writeFromCPU => inst58.IN0
writeFromCPU => lpm_mux8:inst41.sel
AddressIn[0] => lpm_mux8:inst41.data1x[0]
AddressIn[0] => lpm_decode0:inst63.data[0]
AddressIn[0] => CashBlock:inst70.NumOfWordRead[0]
AddressIn[0] => CashBlock:inst72.NumOfWordRead[0]
AddressIn[0] => CashBlock:inst64.NumOfWordRead[0]
AddressIn[0] => CashBlock:inst.NumOfWordRead[0]
AddressIn[1] => lpm_mux8:inst41.data1x[1]
AddressIn[1] => lpm_decode0:inst63.data[1]
AddressIn[1] => CashBlock:inst70.NumOfWordRead[1]
AddressIn[1] => CashBlock:inst72.NumOfWordRead[1]
AddressIn[1] => CashBlock:inst64.NumOfWordRead[1]
AddressIn[1] => CashBlock:inst.NumOfWordRead[1]
AddressIn[2] => lpm_mux8:inst41.data1x[2]
AddressIn[2] => lpm_compare0:inst15.dataa[0]
AddressIn[2] => lpm_compare1:inst16.dataa[0]
AddressIn[2] => lpm_mux8:inst41.data0x[2]
AddressIn[3] => lpm_mux8:inst41.data1x[3]
AddressIn[3] => lpm_dff1:inst5.data[0]
AddressIn[3] => lpm_compare2:inst18.datab[0]
AddressIn[3] => lpm_dff1:inst7.data[0]
AddressIn[3] => lpm_compare2:inst19.datab[0]
AddressIn[3] => lpm_dff1:inst6.data[0]
AddressIn[3] => lpm_compare2:inst20.datab[0]
AddressIn[3] => lpm_dff1:inst4.data[0]
AddressIn[3] => lpm_compare2:inst17.datab[0]
AddressIn[3] => lpm_mux8:inst41.data0x[3]
AddressIn[4] => lpm_mux8:inst41.data1x[4]
AddressIn[4] => lpm_dff1:inst5.data[1]
AddressIn[4] => lpm_compare2:inst18.datab[1]
AddressIn[4] => lpm_dff1:inst7.data[1]
AddressIn[4] => lpm_compare2:inst19.datab[1]
AddressIn[4] => lpm_dff1:inst6.data[1]
AddressIn[4] => lpm_compare2:inst20.datab[1]
AddressIn[4] => lpm_dff1:inst4.data[1]
AddressIn[4] => lpm_compare2:inst17.datab[1]
AddressIn[4] => lpm_mux8:inst41.data0x[4]
AddressIn[5] => lpm_mux8:inst41.data1x[5]
AddressIn[5] => lpm_dff1:inst5.data[2]
AddressIn[5] => lpm_compare2:inst18.datab[2]
AddressIn[5] => lpm_dff1:inst7.data[2]
AddressIn[5] => lpm_compare2:inst19.datab[2]
AddressIn[5] => lpm_dff1:inst6.data[2]
AddressIn[5] => lpm_compare2:inst20.datab[2]
AddressIn[5] => lpm_dff1:inst4.data[2]
AddressIn[5] => lpm_compare2:inst17.datab[2]
AddressIn[5] => lpm_mux8:inst41.data0x[5]
AddressIn[6] => lpm_mux8:inst41.data1x[6]
AddressIn[6] => lpm_dff1:inst5.data[3]
AddressIn[6] => lpm_compare2:inst18.datab[3]
AddressIn[6] => lpm_dff1:inst7.data[3]
AddressIn[6] => lpm_compare2:inst19.datab[3]
AddressIn[6] => lpm_dff1:inst6.data[3]
AddressIn[6] => lpm_compare2:inst20.datab[3]
AddressIn[6] => lpm_dff1:inst4.data[3]
AddressIn[6] => lpm_compare2:inst17.datab[3]
AddressIn[6] => lpm_mux8:inst41.data0x[6]
eq0 <= lpm_mux4:inst77.result
eq1 <= lpm_mux4:inst78.result
eq2 <= lpm_mux4:inst80.result
DataFromCPU[0] => dataToRAM[0].DATAIN
DataFromCPU[0] => lpm_mux9:inst98.data1x[10]
DataFromCPU[0] => lpm_mux9:inst100.data1x[10]
DataFromCPU[0] => lpm_mux9:inst94.data1x[10]
DataFromCPU[0] => lpm_mux9:inst85.data1x[10]
DataFromCPU[0] => lpm_mux9:inst98.data1x[15]
DataFromCPU[0] => lpm_mux9:inst100.data1x[15]
DataFromCPU[0] => lpm_mux9:inst94.data1x[15]
DataFromCPU[0] => lpm_mux9:inst85.data1x[15]
DataFromCPU[0] => lpm_mux9:inst98.data1x[0]
DataFromCPU[0] => lpm_mux9:inst100.data1x[0]
DataFromCPU[0] => lpm_mux9:inst94.data1x[0]
DataFromCPU[0] => lpm_mux9:inst85.data1x[0]
DataFromCPU[0] => lpm_mux9:inst98.data1x[5]
DataFromCPU[0] => lpm_mux9:inst100.data1x[5]
DataFromCPU[0] => lpm_mux9:inst94.data1x[5]
DataFromCPU[0] => lpm_mux9:inst85.data1x[5]
DataFromCPU[1] => dataToRAM[1].DATAIN
DataFromCPU[1] => lpm_mux9:inst98.data1x[11]
DataFromCPU[1] => lpm_mux9:inst100.data1x[11]
DataFromCPU[1] => lpm_mux9:inst94.data1x[11]
DataFromCPU[1] => lpm_mux9:inst85.data1x[11]
DataFromCPU[1] => lpm_mux9:inst98.data1x[16]
DataFromCPU[1] => lpm_mux9:inst100.data1x[16]
DataFromCPU[1] => lpm_mux9:inst94.data1x[16]
DataFromCPU[1] => lpm_mux9:inst85.data1x[16]
DataFromCPU[1] => lpm_mux9:inst98.data1x[1]
DataFromCPU[1] => lpm_mux9:inst100.data1x[1]
DataFromCPU[1] => lpm_mux9:inst94.data1x[1]
DataFromCPU[1] => lpm_mux9:inst85.data1x[1]
DataFromCPU[1] => lpm_mux9:inst98.data1x[6]
DataFromCPU[1] => lpm_mux9:inst100.data1x[6]
DataFromCPU[1] => lpm_mux9:inst94.data1x[6]
DataFromCPU[1] => lpm_mux9:inst85.data1x[6]
DataFromCPU[2] => dataToRAM[2].DATAIN
DataFromCPU[2] => lpm_mux9:inst98.data1x[12]
DataFromCPU[2] => lpm_mux9:inst100.data1x[12]
DataFromCPU[2] => lpm_mux9:inst94.data1x[12]
DataFromCPU[2] => lpm_mux9:inst85.data1x[12]
DataFromCPU[2] => lpm_mux9:inst98.data1x[17]
DataFromCPU[2] => lpm_mux9:inst100.data1x[17]
DataFromCPU[2] => lpm_mux9:inst94.data1x[17]
DataFromCPU[2] => lpm_mux9:inst85.data1x[17]
DataFromCPU[2] => lpm_mux9:inst98.data1x[2]
DataFromCPU[2] => lpm_mux9:inst100.data1x[2]
DataFromCPU[2] => lpm_mux9:inst94.data1x[2]
DataFromCPU[2] => lpm_mux9:inst85.data1x[2]
DataFromCPU[2] => lpm_mux9:inst98.data1x[7]
DataFromCPU[2] => lpm_mux9:inst100.data1x[7]
DataFromCPU[2] => lpm_mux9:inst94.data1x[7]
DataFromCPU[2] => lpm_mux9:inst85.data1x[7]
DataFromCPU[3] => dataToRAM[3].DATAIN
DataFromCPU[3] => lpm_mux9:inst98.data1x[13]
DataFromCPU[3] => lpm_mux9:inst100.data1x[13]
DataFromCPU[3] => lpm_mux9:inst94.data1x[13]
DataFromCPU[3] => lpm_mux9:inst85.data1x[13]
DataFromCPU[3] => lpm_mux9:inst98.data1x[18]
DataFromCPU[3] => lpm_mux9:inst100.data1x[18]
DataFromCPU[3] => lpm_mux9:inst94.data1x[18]
DataFromCPU[3] => lpm_mux9:inst85.data1x[18]
DataFromCPU[3] => lpm_mux9:inst98.data1x[3]
DataFromCPU[3] => lpm_mux9:inst100.data1x[3]
DataFromCPU[3] => lpm_mux9:inst94.data1x[3]
DataFromCPU[3] => lpm_mux9:inst85.data1x[3]
DataFromCPU[3] => lpm_mux9:inst98.data1x[8]
DataFromCPU[3] => lpm_mux9:inst100.data1x[8]
DataFromCPU[3] => lpm_mux9:inst94.data1x[8]
DataFromCPU[3] => lpm_mux9:inst85.data1x[8]
DataFromCPU[4] => dataToRAM[4].DATAIN
DataFromCPU[4] => lpm_mux9:inst98.data1x[14]
DataFromCPU[4] => lpm_mux9:inst100.data1x[14]
DataFromCPU[4] => lpm_mux9:inst94.data1x[14]
DataFromCPU[4] => lpm_mux9:inst85.data1x[14]
DataFromCPU[4] => lpm_mux9:inst98.data1x[19]
DataFromCPU[4] => lpm_mux9:inst100.data1x[19]
DataFromCPU[4] => lpm_mux9:inst94.data1x[19]
DataFromCPU[4] => lpm_mux9:inst85.data1x[19]
DataFromCPU[4] => lpm_mux9:inst98.data1x[4]
DataFromCPU[4] => lpm_mux9:inst100.data1x[4]
DataFromCPU[4] => lpm_mux9:inst94.data1x[4]
DataFromCPU[4] => lpm_mux9:inst85.data1x[4]
DataFromCPU[4] => lpm_mux9:inst98.data1x[9]
DataFromCPU[4] => lpm_mux9:inst100.data1x[9]
DataFromCPU[4] => lpm_mux9:inst94.data1x[9]
DataFromCPU[4] => lpm_mux9:inst85.data1x[9]
numOfWordToWrite[0] => lpm_mux1:inst99.data0x[0]
numOfWordToWrite[0] => lpm_mux1:inst101.data0x[0]
numOfWordToWrite[0] => lpm_mux1:inst97.data0x[0]
numOfWordToWrite[0] => lpm_mux1:inst59.data0x[0]
numOfWordToWrite[1] => lpm_mux1:inst99.data0x[1]
numOfWordToWrite[1] => lpm_mux1:inst101.data0x[1]
numOfWordToWrite[1] => lpm_mux1:inst97.data0x[1]
numOfWordToWrite[1] => lpm_mux1:inst59.data0x[1]
numOfWordToWrite[2] => lpm_mux1:inst99.data0x[2]
numOfWordToWrite[2] => lpm_mux1:inst101.data0x[2]
numOfWordToWrite[2] => lpm_mux1:inst97.data0x[2]
numOfWordToWrite[2] => lpm_mux1:inst59.data0x[2]
numOfWordToWrite[3] => lpm_mux1:inst99.data0x[3]
numOfWordToWrite[3] => lpm_mux1:inst101.data0x[3]
numOfWordToWrite[3] => lpm_mux1:inst97.data0x[3]
numOfWordToWrite[3] => lpm_mux1:inst59.data0x[3]
eq3 <= lpm_mux4:inst81.result
flag0 <= fl0.DB_MAX_OUTPUT_PORT_TYPE
flag1 <= fl1.DB_MAX_OUTPUT_PORT_TYPE
flag2 <= fl2.DB_MAX_OUTPUT_PORT_TYPE
flag3 <= fl3.DB_MAX_OUTPUT_PORT_TYPE
hitMiss0 <= inst43.DB_MAX_OUTPUT_PORT_TYPE
hitMiss1 <= inst44.DB_MAX_OUTPUT_PORT_TYPE
hitMiss2 <= inst46.DB_MAX_OUTPUT_PORT_TYPE
hitMiss3 <= inst45.DB_MAX_OUTPUT_PORT_TYPE
addressOut[0] <= lpm_mux8:inst41.result[0]
addressOut[1] <= lpm_mux8:inst41.result[1]
addressOut[2] <= lpm_mux8:inst41.result[2]
addressOut[3] <= lpm_mux8:inst41.result[3]
addressOut[4] <= lpm_mux8:inst41.result[4]
addressOut[5] <= lpm_mux8:inst41.result[5]
addressOut[6] <= lpm_mux8:inst41.result[6]
check => inst9.IN0
check => inst9.IN1
countPriority0[0] <= CashBlock:inst.count[0]
countPriority0[1] <= CashBlock:inst.count[1]
countPriority0[2] <= CashBlock:inst.count[2]
countPriority0[3] <= CashBlock:inst.count[3]
countPriority0[4] <= CashBlock:inst.count[4]
countPriority0[5] <= CashBlock:inst.count[5]
countPriority0[6] <= CashBlock:inst.count[6]
countPriority0[7] <= CashBlock:inst.count[7]
countPriority0[8] <= CashBlock:inst.count[8]
countPriority0[9] <= CashBlock:inst.count[9]
countPriority0[10] <= CashBlock:inst.count[10]
countPriority0[11] <= CashBlock:inst.count[11]
countPriority0[12] <= CashBlock:inst.count[12]
countPriority0[13] <= CashBlock:inst.count[13]
countPriority0[14] <= CashBlock:inst.count[14]
countPriority0[15] <= CashBlock:inst.count[15]
countPriority1[0] <= CashBlock:inst64.count[0]
countPriority1[1] <= CashBlock:inst64.count[1]
countPriority1[2] <= CashBlock:inst64.count[2]
countPriority1[3] <= CashBlock:inst64.count[3]
countPriority1[4] <= CashBlock:inst64.count[4]
countPriority1[5] <= CashBlock:inst64.count[5]
countPriority1[6] <= CashBlock:inst64.count[6]
countPriority1[7] <= CashBlock:inst64.count[7]
countPriority1[8] <= CashBlock:inst64.count[8]
countPriority1[9] <= CashBlock:inst64.count[9]
countPriority1[10] <= CashBlock:inst64.count[10]
countPriority1[11] <= CashBlock:inst64.count[11]
countPriority1[12] <= CashBlock:inst64.count[12]
countPriority1[13] <= CashBlock:inst64.count[13]
countPriority1[14] <= CashBlock:inst64.count[14]
countPriority1[15] <= CashBlock:inst64.count[15]
countPriority2[0] <= CashBlock:inst70.count[0]
countPriority2[1] <= CashBlock:inst70.count[1]
countPriority2[2] <= CashBlock:inst70.count[2]
countPriority2[3] <= CashBlock:inst70.count[3]
countPriority2[4] <= CashBlock:inst70.count[4]
countPriority2[5] <= CashBlock:inst70.count[5]
countPriority2[6] <= CashBlock:inst70.count[6]
countPriority2[7] <= CashBlock:inst70.count[7]
countPriority2[8] <= CashBlock:inst70.count[8]
countPriority2[9] <= CashBlock:inst70.count[9]
countPriority2[10] <= CashBlock:inst70.count[10]
countPriority2[11] <= CashBlock:inst70.count[11]
countPriority2[12] <= CashBlock:inst70.count[12]
countPriority2[13] <= CashBlock:inst70.count[13]
countPriority2[14] <= CashBlock:inst70.count[14]
countPriority2[15] <= CashBlock:inst70.count[15]
countPriority3[0] <= CashBlock:inst72.count[0]
countPriority3[1] <= CashBlock:inst72.count[1]
countPriority3[2] <= CashBlock:inst72.count[2]
countPriority3[3] <= CashBlock:inst72.count[3]
countPriority3[4] <= CashBlock:inst72.count[4]
countPriority3[5] <= CashBlock:inst72.count[5]
countPriority3[6] <= CashBlock:inst72.count[6]
countPriority3[7] <= CashBlock:inst72.count[7]
countPriority3[8] <= CashBlock:inst72.count[8]
countPriority3[9] <= CashBlock:inst72.count[9]
countPriority3[10] <= CashBlock:inst72.count[10]
countPriority3[11] <= CashBlock:inst72.count[11]
countPriority3[12] <= CashBlock:inst72.count[12]
countPriority3[13] <= CashBlock:inst72.count[13]
countPriority3[14] <= CashBlock:inst72.count[14]
countPriority3[15] <= CashBlock:inst72.count[15]
DataBus[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataBus[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataBus[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataBus[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataBus[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
dataToRAM[0] <= DataFromCPU[0].DB_MAX_OUTPUT_PORT_TYPE
dataToRAM[1] <= DataFromCPU[1].DB_MAX_OUTPUT_PORT_TYPE
dataToRAM[2] <= DataFromCPU[2].DB_MAX_OUTPUT_PORT_TYPE
dataToRAM[3] <= DataFromCPU[3].DB_MAX_OUTPUT_PORT_TYPE
dataToRAM[4] <= DataFromCPU[4].DB_MAX_OUTPUT_PORT_TYPE
outData0[0] <= dataFromCash0[0].DB_MAX_OUTPUT_PORT_TYPE
outData0[1] <= dataFromCash0[1].DB_MAX_OUTPUT_PORT_TYPE
outData0[2] <= dataFromCash0[2].DB_MAX_OUTPUT_PORT_TYPE
outData0[3] <= dataFromCash0[3].DB_MAX_OUTPUT_PORT_TYPE
outData0[4] <= dataFromCash0[4].DB_MAX_OUTPUT_PORT_TYPE
outData1[0] <= dataFromCash1[0].DB_MAX_OUTPUT_PORT_TYPE
outData1[1] <= dataFromCash1[1].DB_MAX_OUTPUT_PORT_TYPE
outData1[2] <= dataFromCash1[2].DB_MAX_OUTPUT_PORT_TYPE
outData1[3] <= dataFromCash1[3].DB_MAX_OUTPUT_PORT_TYPE
outData1[4] <= dataFromCash1[4].DB_MAX_OUTPUT_PORT_TYPE
outData2[0] <= dataFromCash2[0].DB_MAX_OUTPUT_PORT_TYPE
outData2[1] <= dataFromCash2[1].DB_MAX_OUTPUT_PORT_TYPE
outData2[2] <= dataFromCash2[2].DB_MAX_OUTPUT_PORT_TYPE
outData2[3] <= dataFromCash2[3].DB_MAX_OUTPUT_PORT_TYPE
outData2[4] <= dataFromCash2[4].DB_MAX_OUTPUT_PORT_TYPE
outData3[0] <= dataFromCash3[0].DB_MAX_OUTPUT_PORT_TYPE
outData3[1] <= dataFromCash3[1].DB_MAX_OUTPUT_PORT_TYPE
outData3[2] <= dataFromCash3[2].DB_MAX_OUTPUT_PORT_TYPE
outData3[3] <= dataFromCash3[3].DB_MAX_OUTPUT_PORT_TYPE
outData3[4] <= dataFromCash3[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_compare2:inst17
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare2:inst17|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare2:inst17|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|laba6|Cash:inst42|lpm_dff1:inst4
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|laba6|Cash:inst42|lpm_dff1:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[3]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_compare11:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
AgB <= lpm_compare:lpm_compare_component.AgB


|laba6|Cash:inst42|lpm_compare11:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pni:auto_generated.dataa[0]
dataa[1] => cmpr_pni:auto_generated.dataa[1]
dataa[2] => cmpr_pni:auto_generated.dataa[2]
dataa[3] => cmpr_pni:auto_generated.dataa[3]
dataa[4] => cmpr_pni:auto_generated.dataa[4]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_pni:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare11:inst8|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2


|laba6|Cash:inst42|CashBlock:inst
flag <= inst2.DB_MAX_OUTPUT_PORT_TYPE
writeEn => lpm_mux1:inst7.sel
writeEn => inst20.IN0
NumOfWord[0] => lpm_mux1:inst7.data1x[0]
NumOfWord[1] => lpm_mux1:inst7.data1x[1]
NumOfWord[2] => lpm_mux1:inst7.data1x[2]
NumOfWord[3] => lpm_mux1:inst7.data1x[3]
clk => inst14.IN1
clk => lpm_counter0:inst9.clock
clk => String:inst.clk
count[0] <= lpm_counter0:inst9.q[0]
count[1] <= lpm_counter0:inst9.q[1]
count[2] <= lpm_counter0:inst9.q[2]
count[3] <= lpm_counter0:inst9.q[3]
count[4] <= lpm_counter0:inst9.q[4]
count[5] <= lpm_counter0:inst9.q[5]
count[6] <= lpm_counter0:inst9.q[6]
count[7] <= lpm_counter0:inst9.q[7]
count[8] <= lpm_counter0:inst9.q[8]
count[9] <= lpm_counter0:inst9.q[9]
count[10] <= lpm_counter0:inst9.q[10]
count[11] <= lpm_counter0:inst9.q[11]
count[12] <= lpm_counter0:inst9.q[12]
count[13] <= lpm_counter0:inst9.q[13]
count[14] <= lpm_counter0:inst9.q[14]
count[15] <= lpm_counter0:inst9.q[15]
enable => inst20.IN1
enable => lpm_mux5:inst4.sel
OutputData[0] <= lpm_mux5:inst4.result[0]
OutputData[1] <= lpm_mux5:inst4.result[1]
OutputData[2] <= lpm_mux5:inst4.result[2]
OutputData[3] <= lpm_mux5:inst4.result[3]
OutputData[4] <= lpm_mux5:inst4.result[4]
Data[0] => String:inst.DataIn[0]
Data[1] => String:inst.DataIn[1]
Data[2] => String:inst.DataIn[2]
Data[3] => String:inst.DataIn[3]
Data[4] => String:inst.DataIn[4]
Data[5] => String:inst.DataIn[5]
Data[6] => String:inst.DataIn[6]
Data[7] => String:inst.DataIn[7]
Data[8] => String:inst.DataIn[8]
Data[9] => String:inst.DataIn[9]
Data[10] => String:inst.DataIn[10]
Data[11] => String:inst.DataIn[11]
Data[12] => String:inst.DataIn[12]
Data[13] => String:inst.DataIn[13]
Data[14] => String:inst.DataIn[14]
Data[15] => String:inst.DataIn[15]
Data[16] => String:inst.DataIn[16]
Data[17] => String:inst.DataIn[17]
Data[18] => String:inst.DataIn[18]
Data[19] => String:inst.DataIn[19]
NumOfWordRead[0] => lpm_mux0:inst3.sel[0]
NumOfWordRead[1] => lpm_mux0:inst3.sel[1]


|laba6|Cash:inst42|CashBlock:inst|lpm_compare4:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
AgB <= lpm_compare:lpm_compare_component.AgB


|laba6|Cash:inst42|CashBlock:inst|lpm_compare4:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_oni:auto_generated.dataa[0]
dataa[1] => cmpr_oni:auto_generated.dataa[1]
dataa[2] => cmpr_oni:auto_generated.dataa[2]
dataa[3] => cmpr_oni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_oni:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|CashBlock:inst|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_oni:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2


|laba6|Cash:inst42|CashBlock:inst|lpm_mux1:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|CashBlock:inst|lpm_mux1:inst7|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|CashBlock:inst|lpm_mux1:inst7|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|CashBlock:inst|lpm_constant0:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst|lpm_constant0:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst|lpm_counter0:inst9
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|laba6|Cash:inst42|CashBlock:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_6qi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6qi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_6qi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6qi:auto_generated.q[0]
q[1] <= cntr_6qi:auto_generated.q[1]
q[2] <= cntr_6qi:auto_generated.q[2]
q[3] <= cntr_6qi:auto_generated.q[3]
q[4] <= cntr_6qi:auto_generated.q[4]
q[5] <= cntr_6qi:auto_generated.q[5]
q[6] <= cntr_6qi:auto_generated.q[6]
q[7] <= cntr_6qi:auto_generated.q[7]
q[8] <= cntr_6qi:auto_generated.q[8]
q[9] <= cntr_6qi:auto_generated.q[9]
q[10] <= cntr_6qi:auto_generated.q[10]
q[11] <= cntr_6qi:auto_generated.q[11]
q[12] <= cntr_6qi:auto_generated.q[12]
q[13] <= cntr_6qi:auto_generated.q[13]
q[14] <= cntr_6qi:auto_generated.q[14]
q[15] <= cntr_6qi:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|Cash:inst42|CashBlock:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~33.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|laba6|Cash:inst42|CashBlock:inst|lpm_mux5:inst4
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst|lpm_mux5:inst4|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst|lpm_mux5:inst4|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|Cash:inst42|CashBlock:inst|lpm_constant5:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst|lpm_constant5:inst1|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst|lpm_mux0:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst|lpm_mux0:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_94e:auto_generated.data[0]
data[0][1] => mux_94e:auto_generated.data[1]
data[0][2] => mux_94e:auto_generated.data[2]
data[0][3] => mux_94e:auto_generated.data[3]
data[0][4] => mux_94e:auto_generated.data[4]
data[1][0] => mux_94e:auto_generated.data[5]
data[1][1] => mux_94e:auto_generated.data[6]
data[1][2] => mux_94e:auto_generated.data[7]
data[1][3] => mux_94e:auto_generated.data[8]
data[1][4] => mux_94e:auto_generated.data[9]
data[2][0] => mux_94e:auto_generated.data[10]
data[2][1] => mux_94e:auto_generated.data[11]
data[2][2] => mux_94e:auto_generated.data[12]
data[2][3] => mux_94e:auto_generated.data[13]
data[2][4] => mux_94e:auto_generated.data[14]
data[3][0] => mux_94e:auto_generated.data[15]
data[3][1] => mux_94e:auto_generated.data[16]
data[3][2] => mux_94e:auto_generated.data[17]
data[3][3] => mux_94e:auto_generated.data[18]
data[3][4] => mux_94e:auto_generated.data[19]
sel[0] => mux_94e:auto_generated.sel[0]
sel[1] => mux_94e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_94e:auto_generated.result[0]
result[1] <= mux_94e:auto_generated.result[1]
result[2] <= mux_94e:auto_generated.result[2]
result[3] <= mux_94e:auto_generated.result[3]
result[4] <= mux_94e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst|lpm_mux0:inst3|LPM_MUX:lpm_mux_component|mux_94e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
data[10] => l1_w0_n1_mux_dataout~1.IN1
data[11] => l1_w1_n1_mux_dataout~1.IN1
data[12] => l1_w2_n1_mux_dataout~1.IN1
data[13] => l1_w3_n1_mux_dataout~1.IN1
data[14] => l1_w4_n1_mux_dataout~1.IN1
data[15] => l1_w0_n1_mux_dataout~0.IN1
data[16] => l1_w1_n1_mux_dataout~0.IN1
data[17] => l1_w2_n1_mux_dataout~0.IN1
data[18] => l1_w3_n1_mux_dataout~0.IN1
data[19] => l1_w4_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~10.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~11.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~12.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~13.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~14.IN0


|laba6|Cash:inst42|CashBlock:inst|String:inst
Data0[0] <= lpm_dff0:inst.q[0]
Data0[1] <= lpm_dff0:inst.q[1]
Data0[2] <= lpm_dff0:inst.q[2]
Data0[3] <= lpm_dff0:inst.q[3]
Data0[4] <= lpm_dff0:inst.q[4]
clk => lpm_dff0:inst.clock
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
NumOfWord[0] => lpm_dff0:inst.enable
NumOfWord[1] => lpm_dff0:inst1.enable
NumOfWord[2] => lpm_dff0:inst2.enable
NumOfWord[3] => lpm_dff0:inst3.enable
DataIn[0] => lpm_dff0:inst.data[0]
DataIn[1] => lpm_dff0:inst.data[1]
DataIn[2] => lpm_dff0:inst.data[2]
DataIn[3] => lpm_dff0:inst.data[3]
DataIn[4] => lpm_dff0:inst.data[4]
DataIn[5] => lpm_dff0:inst1.data[0]
DataIn[6] => lpm_dff0:inst1.data[1]
DataIn[7] => lpm_dff0:inst1.data[2]
DataIn[8] => lpm_dff0:inst1.data[3]
DataIn[9] => lpm_dff0:inst1.data[4]
DataIn[10] => lpm_dff0:inst2.data[0]
DataIn[11] => lpm_dff0:inst2.data[1]
DataIn[12] => lpm_dff0:inst2.data[2]
DataIn[13] => lpm_dff0:inst2.data[3]
DataIn[14] => lpm_dff0:inst2.data[4]
DataIn[15] => lpm_dff0:inst3.data[0]
DataIn[16] => lpm_dff0:inst3.data[1]
DataIn[17] => lpm_dff0:inst3.data[2]
DataIn[18] => lpm_dff0:inst3.data[3]
DataIn[19] => lpm_dff0:inst3.data[4]
Data1[0] <= lpm_dff0:inst1.q[0]
Data1[1] <= lpm_dff0:inst1.q[1]
Data1[2] <= lpm_dff0:inst1.q[2]
Data1[3] <= lpm_dff0:inst1.q[3]
Data1[4] <= lpm_dff0:inst1.q[4]
Data2[0] <= lpm_dff0:inst2.q[0]
Data2[1] <= lpm_dff0:inst2.q[1]
Data2[2] <= lpm_dff0:inst2.q[2]
Data2[3] <= lpm_dff0:inst2.q[3]
Data2[4] <= lpm_dff0:inst2.q[4]
Data3[0] <= lpm_dff0:inst3.q[0]
Data3[1] <= lpm_dff0:inst3.q[1]
Data3[2] <= lpm_dff0:inst3.q[2]
Data3[3] <= lpm_dff0:inst3.q[3]
Data3[4] <= lpm_dff0:inst3.q[4]


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|four:inst73
out <= inst86.DB_MAX_OUTPUT_PORT_TYPE
clk => inst86.CLK
clk => inst85.CLK
clk => inst8.CLK
writeEn => inst8.DATAIN
writeEn => inst1.IN1


|laba6|Cash:inst42|lpm_compare0:inst15
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare0:inst15|lpm_compare:lpm_compare_component
dataa[0] => cmpr_jni:auto_generated.dataa[0]
datab[0] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_jni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare0:inst15|lpm_compare:lpm_compare_component|cmpr_jni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0


|laba6|Cash:inst42|lpm_mux4:inst77
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|laba6|Cash:inst42|lpm_mux4:inst77|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|laba6|Cash:inst42|lpm_mux4:inst77|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|laba6|Cash:inst42|lpm_constant1:inst82
result[0] <= lpm_constant:lpm_constant_component.result[0]


|laba6|Cash:inst42|lpm_constant1:inst82|lpm_constant:lpm_constant_component
result[0] <= <GND>


|laba6|Cash:inst42|lpm_compare6:inst66
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare6:inst66|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ujg:auto_generated.dataa[0]
dataa[1] => cmpr_ujg:auto_generated.dataa[1]
dataa[2] => cmpr_ujg:auto_generated.dataa[2]
dataa[3] => cmpr_ujg:auto_generated.dataa[3]
dataa[4] => cmpr_ujg:auto_generated.dataa[4]
dataa[5] => cmpr_ujg:auto_generated.dataa[5]
dataa[6] => cmpr_ujg:auto_generated.dataa[6]
dataa[7] => cmpr_ujg:auto_generated.dataa[7]
dataa[8] => cmpr_ujg:auto_generated.dataa[8]
dataa[9] => cmpr_ujg:auto_generated.dataa[9]
dataa[10] => cmpr_ujg:auto_generated.dataa[10]
dataa[11] => cmpr_ujg:auto_generated.dataa[11]
dataa[12] => cmpr_ujg:auto_generated.dataa[12]
dataa[13] => cmpr_ujg:auto_generated.dataa[13]
dataa[14] => cmpr_ujg:auto_generated.dataa[14]
dataa[15] => cmpr_ujg:auto_generated.dataa[15]
datab[0] => cmpr_ujg:auto_generated.datab[0]
datab[1] => cmpr_ujg:auto_generated.datab[1]
datab[2] => cmpr_ujg:auto_generated.datab[2]
datab[3] => cmpr_ujg:auto_generated.datab[3]
datab[4] => cmpr_ujg:auto_generated.datab[4]
datab[5] => cmpr_ujg:auto_generated.datab[5]
datab[6] => cmpr_ujg:auto_generated.datab[6]
datab[7] => cmpr_ujg:auto_generated.datab[7]
datab[8] => cmpr_ujg:auto_generated.datab[8]
datab[9] => cmpr_ujg:auto_generated.datab[9]
datab[10] => cmpr_ujg:auto_generated.datab[10]
datab[11] => cmpr_ujg:auto_generated.datab[11]
datab[12] => cmpr_ujg:auto_generated.datab[12]
datab[13] => cmpr_ujg:auto_generated.datab[13]
datab[14] => cmpr_ujg:auto_generated.datab[14]
datab[15] => cmpr_ujg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_ujg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare6:inst66|lpm_compare:lpm_compare_component|cmpr_ujg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~14.IN0
dataa[1] => data_wire[2]~15.IN0
dataa[2] => data_wire[3]~12.IN0
dataa[3] => data_wire[3]~13.IN0
dataa[4] => data_wire[4]~10.IN0
dataa[5] => data_wire[4]~11.IN0
dataa[6] => data_wire[5]~8.IN0
dataa[7] => data_wire[5]~9.IN0
dataa[8] => data_wire[6]~6.IN0
dataa[9] => data_wire[6]~7.IN0
dataa[10] => data_wire[7]~4.IN0
dataa[11] => data_wire[7]~5.IN0
dataa[12] => data_wire[8]~2.IN0
dataa[13] => data_wire[8]~3.IN0
dataa[14] => data_wire[9]~0.IN0
dataa[15] => data_wire[9]~1.IN0
datab[0] => data_wire[2]~14.IN1
datab[1] => data_wire[2]~15.IN1
datab[2] => data_wire[3]~12.IN1
datab[3] => data_wire[3]~13.IN1
datab[4] => data_wire[4]~10.IN1
datab[5] => data_wire[4]~11.IN1
datab[6] => data_wire[5]~8.IN1
datab[7] => data_wire[5]~9.IN1
datab[8] => data_wire[6]~6.IN1
datab[9] => data_wire[6]~7.IN1
datab[10] => data_wire[7]~4.IN1
datab[11] => data_wire[7]~5.IN1
datab[12] => data_wire[8]~2.IN1
datab[13] => data_wire[8]~3.IN1
datab[14] => data_wire[9]~0.IN1
datab[15] => data_wire[9]~1.IN1


|laba6|Cash:inst42|lpm_mux3:inst61
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|laba6|Cash:inst42|lpm_mux3:inst61|LPM_MUX:lpm_mux_component
data[0][0] => mux_o5e:auto_generated.data[0]
data[0][1] => mux_o5e:auto_generated.data[1]
data[0][2] => mux_o5e:auto_generated.data[2]
data[0][3] => mux_o5e:auto_generated.data[3]
data[0][4] => mux_o5e:auto_generated.data[4]
data[0][5] => mux_o5e:auto_generated.data[5]
data[0][6] => mux_o5e:auto_generated.data[6]
data[0][7] => mux_o5e:auto_generated.data[7]
data[0][8] => mux_o5e:auto_generated.data[8]
data[0][9] => mux_o5e:auto_generated.data[9]
data[0][10] => mux_o5e:auto_generated.data[10]
data[0][11] => mux_o5e:auto_generated.data[11]
data[0][12] => mux_o5e:auto_generated.data[12]
data[0][13] => mux_o5e:auto_generated.data[13]
data[0][14] => mux_o5e:auto_generated.data[14]
data[0][15] => mux_o5e:auto_generated.data[15]
data[1][0] => mux_o5e:auto_generated.data[16]
data[1][1] => mux_o5e:auto_generated.data[17]
data[1][2] => mux_o5e:auto_generated.data[18]
data[1][3] => mux_o5e:auto_generated.data[19]
data[1][4] => mux_o5e:auto_generated.data[20]
data[1][5] => mux_o5e:auto_generated.data[21]
data[1][6] => mux_o5e:auto_generated.data[22]
data[1][7] => mux_o5e:auto_generated.data[23]
data[1][8] => mux_o5e:auto_generated.data[24]
data[1][9] => mux_o5e:auto_generated.data[25]
data[1][10] => mux_o5e:auto_generated.data[26]
data[1][11] => mux_o5e:auto_generated.data[27]
data[1][12] => mux_o5e:auto_generated.data[28]
data[1][13] => mux_o5e:auto_generated.data[29]
data[1][14] => mux_o5e:auto_generated.data[30]
data[1][15] => mux_o5e:auto_generated.data[31]
sel[0] => mux_o5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_o5e:auto_generated.result[0]
result[1] <= mux_o5e:auto_generated.result[1]
result[2] <= mux_o5e:auto_generated.result[2]
result[3] <= mux_o5e:auto_generated.result[3]
result[4] <= mux_o5e:auto_generated.result[4]
result[5] <= mux_o5e:auto_generated.result[5]
result[6] <= mux_o5e:auto_generated.result[6]
result[7] <= mux_o5e:auto_generated.result[7]
result[8] <= mux_o5e:auto_generated.result[8]
result[9] <= mux_o5e:auto_generated.result[9]
result[10] <= mux_o5e:auto_generated.result[10]
result[11] <= mux_o5e:auto_generated.result[11]
result[12] <= mux_o5e:auto_generated.result[12]
result[13] <= mux_o5e:auto_generated.result[13]
result[14] <= mux_o5e:auto_generated.result[14]
result[15] <= mux_o5e:auto_generated.result[15]


|laba6|Cash:inst42|lpm_mux3:inst61|LPM_MUX:lpm_mux_component|mux_o5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w0_n0_mux_dataout~0.IN1
data[17] => l1_w1_n0_mux_dataout~0.IN1
data[18] => l1_w2_n0_mux_dataout~0.IN1
data[19] => l1_w3_n0_mux_dataout~0.IN1
data[20] => l1_w4_n0_mux_dataout~0.IN1
data[21] => l1_w5_n0_mux_dataout~0.IN1
data[22] => l1_w6_n0_mux_dataout~0.IN1
data[23] => l1_w7_n0_mux_dataout~0.IN1
data[24] => l1_w8_n0_mux_dataout~0.IN1
data[25] => l1_w9_n0_mux_dataout~0.IN1
data[26] => l1_w10_n0_mux_dataout~0.IN1
data[27] => l1_w11_n0_mux_dataout~0.IN1
data[28] => l1_w12_n0_mux_dataout~0.IN1
data[29] => l1_w13_n0_mux_dataout~0.IN1
data[30] => l1_w14_n0_mux_dataout~0.IN1
data[31] => l1_w15_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0


|laba6|Cash:inst42|lpm_compare5:inst60
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
AleB <= lpm_compare:lpm_compare_component.AleB


|laba6|Cash:inst42|lpm_compare5:inst60|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ang:auto_generated.dataa[0]
dataa[1] => cmpr_ang:auto_generated.dataa[1]
dataa[2] => cmpr_ang:auto_generated.dataa[2]
dataa[3] => cmpr_ang:auto_generated.dataa[3]
dataa[4] => cmpr_ang:auto_generated.dataa[4]
dataa[5] => cmpr_ang:auto_generated.dataa[5]
dataa[6] => cmpr_ang:auto_generated.dataa[6]
dataa[7] => cmpr_ang:auto_generated.dataa[7]
dataa[8] => cmpr_ang:auto_generated.dataa[8]
dataa[9] => cmpr_ang:auto_generated.dataa[9]
dataa[10] => cmpr_ang:auto_generated.dataa[10]
dataa[11] => cmpr_ang:auto_generated.dataa[11]
dataa[12] => cmpr_ang:auto_generated.dataa[12]
dataa[13] => cmpr_ang:auto_generated.dataa[13]
dataa[14] => cmpr_ang:auto_generated.dataa[14]
dataa[15] => cmpr_ang:auto_generated.dataa[15]
datab[0] => cmpr_ang:auto_generated.datab[0]
datab[1] => cmpr_ang:auto_generated.datab[1]
datab[2] => cmpr_ang:auto_generated.datab[2]
datab[3] => cmpr_ang:auto_generated.datab[3]
datab[4] => cmpr_ang:auto_generated.datab[4]
datab[5] => cmpr_ang:auto_generated.datab[5]
datab[6] => cmpr_ang:auto_generated.datab[6]
datab[7] => cmpr_ang:auto_generated.datab[7]
datab[8] => cmpr_ang:auto_generated.datab[8]
datab[9] => cmpr_ang:auto_generated.datab[9]
datab[10] => cmpr_ang:auto_generated.datab[10]
datab[11] => cmpr_ang:auto_generated.datab[11]
datab[12] => cmpr_ang:auto_generated.datab[12]
datab[13] => cmpr_ang:auto_generated.datab[13]
datab[14] => cmpr_ang:auto_generated.datab[14]
datab[15] => cmpr_ang:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_ang:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare5:inst60|lpm_compare:lpm_compare_component|cmpr_ang:auto_generated
aleb <= aleb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~15.IN0
dataa[0] => op_1.IN31
dataa[1] => _~14.IN0
dataa[1] => op_1.IN29
dataa[2] => _~13.IN0
dataa[2] => op_1.IN27
dataa[3] => _~12.IN0
dataa[3] => op_1.IN25
dataa[4] => _~11.IN0
dataa[4] => op_1.IN23
dataa[5] => _~10.IN0
dataa[5] => op_1.IN21
dataa[6] => _~9.IN0
dataa[6] => op_1.IN19
dataa[7] => _~8.IN0
dataa[7] => op_1.IN17
dataa[8] => _~7.IN0
dataa[8] => op_1.IN15
dataa[9] => _~6.IN0
dataa[9] => op_1.IN13
dataa[10] => _~5.IN0
dataa[10] => op_1.IN11
dataa[11] => _~4.IN0
dataa[11] => op_1.IN9
dataa[12] => _~3.IN0
dataa[12] => op_1.IN7
dataa[13] => _~2.IN0
dataa[13] => op_1.IN5
dataa[14] => _~1.IN0
dataa[14] => op_1.IN3
dataa[15] => _~0.IN0
dataa[15] => op_1.IN1
datab[0] => _~15.IN1
datab[0] => op_1.IN32
datab[1] => _~14.IN1
datab[1] => op_1.IN30
datab[2] => _~13.IN1
datab[2] => op_1.IN28
datab[3] => _~12.IN1
datab[3] => op_1.IN26
datab[4] => _~11.IN1
datab[4] => op_1.IN24
datab[5] => _~10.IN1
datab[5] => op_1.IN22
datab[6] => _~9.IN1
datab[6] => op_1.IN20
datab[7] => _~8.IN1
datab[7] => op_1.IN18
datab[8] => _~7.IN1
datab[8] => op_1.IN16
datab[9] => _~6.IN1
datab[9] => op_1.IN14
datab[10] => _~5.IN1
datab[10] => op_1.IN12
datab[11] => _~4.IN1
datab[11] => op_1.IN10
datab[12] => _~3.IN1
datab[12] => op_1.IN8
datab[13] => _~2.IN1
datab[13] => op_1.IN6
datab[14] => _~1.IN1
datab[14] => op_1.IN4
datab[15] => _~0.IN1
datab[15] => op_1.IN2


|laba6|Cash:inst42|CashBlock:inst64
flag <= inst2.DB_MAX_OUTPUT_PORT_TYPE
writeEn => lpm_mux1:inst7.sel
writeEn => inst20.IN0
NumOfWord[0] => lpm_mux1:inst7.data1x[0]
NumOfWord[1] => lpm_mux1:inst7.data1x[1]
NumOfWord[2] => lpm_mux1:inst7.data1x[2]
NumOfWord[3] => lpm_mux1:inst7.data1x[3]
clk => inst14.IN1
clk => lpm_counter0:inst9.clock
clk => String:inst.clk
count[0] <= lpm_counter0:inst9.q[0]
count[1] <= lpm_counter0:inst9.q[1]
count[2] <= lpm_counter0:inst9.q[2]
count[3] <= lpm_counter0:inst9.q[3]
count[4] <= lpm_counter0:inst9.q[4]
count[5] <= lpm_counter0:inst9.q[5]
count[6] <= lpm_counter0:inst9.q[6]
count[7] <= lpm_counter0:inst9.q[7]
count[8] <= lpm_counter0:inst9.q[8]
count[9] <= lpm_counter0:inst9.q[9]
count[10] <= lpm_counter0:inst9.q[10]
count[11] <= lpm_counter0:inst9.q[11]
count[12] <= lpm_counter0:inst9.q[12]
count[13] <= lpm_counter0:inst9.q[13]
count[14] <= lpm_counter0:inst9.q[14]
count[15] <= lpm_counter0:inst9.q[15]
enable => inst20.IN1
enable => lpm_mux5:inst4.sel
OutputData[0] <= lpm_mux5:inst4.result[0]
OutputData[1] <= lpm_mux5:inst4.result[1]
OutputData[2] <= lpm_mux5:inst4.result[2]
OutputData[3] <= lpm_mux5:inst4.result[3]
OutputData[4] <= lpm_mux5:inst4.result[4]
Data[0] => String:inst.DataIn[0]
Data[1] => String:inst.DataIn[1]
Data[2] => String:inst.DataIn[2]
Data[3] => String:inst.DataIn[3]
Data[4] => String:inst.DataIn[4]
Data[5] => String:inst.DataIn[5]
Data[6] => String:inst.DataIn[6]
Data[7] => String:inst.DataIn[7]
Data[8] => String:inst.DataIn[8]
Data[9] => String:inst.DataIn[9]
Data[10] => String:inst.DataIn[10]
Data[11] => String:inst.DataIn[11]
Data[12] => String:inst.DataIn[12]
Data[13] => String:inst.DataIn[13]
Data[14] => String:inst.DataIn[14]
Data[15] => String:inst.DataIn[15]
Data[16] => String:inst.DataIn[16]
Data[17] => String:inst.DataIn[17]
Data[18] => String:inst.DataIn[18]
Data[19] => String:inst.DataIn[19]
NumOfWordRead[0] => lpm_mux0:inst3.sel[0]
NumOfWordRead[1] => lpm_mux0:inst3.sel[1]


|laba6|Cash:inst42|CashBlock:inst64|lpm_compare4:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
AgB <= lpm_compare:lpm_compare_component.AgB


|laba6|Cash:inst42|CashBlock:inst64|lpm_compare4:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_oni:auto_generated.dataa[0]
dataa[1] => cmpr_oni:auto_generated.dataa[1]
dataa[2] => cmpr_oni:auto_generated.dataa[2]
dataa[3] => cmpr_oni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_oni:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|CashBlock:inst64|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_oni:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux1:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux1:inst7|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux1:inst7|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|CashBlock:inst64|lpm_constant0:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst64|lpm_constant0:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst64|lpm_counter0:inst9
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|laba6|Cash:inst42|CashBlock:inst64|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_6qi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6qi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_6qi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6qi:auto_generated.q[0]
q[1] <= cntr_6qi:auto_generated.q[1]
q[2] <= cntr_6qi:auto_generated.q[2]
q[3] <= cntr_6qi:auto_generated.q[3]
q[4] <= cntr_6qi:auto_generated.q[4]
q[5] <= cntr_6qi:auto_generated.q[5]
q[6] <= cntr_6qi:auto_generated.q[6]
q[7] <= cntr_6qi:auto_generated.q[7]
q[8] <= cntr_6qi:auto_generated.q[8]
q[9] <= cntr_6qi:auto_generated.q[9]
q[10] <= cntr_6qi:auto_generated.q[10]
q[11] <= cntr_6qi:auto_generated.q[11]
q[12] <= cntr_6qi:auto_generated.q[12]
q[13] <= cntr_6qi:auto_generated.q[13]
q[14] <= cntr_6qi:auto_generated.q[14]
q[15] <= cntr_6qi:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|Cash:inst42|CashBlock:inst64|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~33.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux5:inst4
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux5:inst4|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux5:inst4|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|Cash:inst42|CashBlock:inst64|lpm_constant5:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst64|lpm_constant5:inst1|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux0:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux0:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_94e:auto_generated.data[0]
data[0][1] => mux_94e:auto_generated.data[1]
data[0][2] => mux_94e:auto_generated.data[2]
data[0][3] => mux_94e:auto_generated.data[3]
data[0][4] => mux_94e:auto_generated.data[4]
data[1][0] => mux_94e:auto_generated.data[5]
data[1][1] => mux_94e:auto_generated.data[6]
data[1][2] => mux_94e:auto_generated.data[7]
data[1][3] => mux_94e:auto_generated.data[8]
data[1][4] => mux_94e:auto_generated.data[9]
data[2][0] => mux_94e:auto_generated.data[10]
data[2][1] => mux_94e:auto_generated.data[11]
data[2][2] => mux_94e:auto_generated.data[12]
data[2][3] => mux_94e:auto_generated.data[13]
data[2][4] => mux_94e:auto_generated.data[14]
data[3][0] => mux_94e:auto_generated.data[15]
data[3][1] => mux_94e:auto_generated.data[16]
data[3][2] => mux_94e:auto_generated.data[17]
data[3][3] => mux_94e:auto_generated.data[18]
data[3][4] => mux_94e:auto_generated.data[19]
sel[0] => mux_94e:auto_generated.sel[0]
sel[1] => mux_94e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_94e:auto_generated.result[0]
result[1] <= mux_94e:auto_generated.result[1]
result[2] <= mux_94e:auto_generated.result[2]
result[3] <= mux_94e:auto_generated.result[3]
result[4] <= mux_94e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst64|lpm_mux0:inst3|LPM_MUX:lpm_mux_component|mux_94e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
data[10] => l1_w0_n1_mux_dataout~1.IN1
data[11] => l1_w1_n1_mux_dataout~1.IN1
data[12] => l1_w2_n1_mux_dataout~1.IN1
data[13] => l1_w3_n1_mux_dataout~1.IN1
data[14] => l1_w4_n1_mux_dataout~1.IN1
data[15] => l1_w0_n1_mux_dataout~0.IN1
data[16] => l1_w1_n1_mux_dataout~0.IN1
data[17] => l1_w2_n1_mux_dataout~0.IN1
data[18] => l1_w3_n1_mux_dataout~0.IN1
data[19] => l1_w4_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~10.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~11.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~12.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~13.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~14.IN0


|laba6|Cash:inst42|CashBlock:inst64|String:inst
Data0[0] <= lpm_dff0:inst.q[0]
Data0[1] <= lpm_dff0:inst.q[1]
Data0[2] <= lpm_dff0:inst.q[2]
Data0[3] <= lpm_dff0:inst.q[3]
Data0[4] <= lpm_dff0:inst.q[4]
clk => lpm_dff0:inst.clock
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
NumOfWord[0] => lpm_dff0:inst.enable
NumOfWord[1] => lpm_dff0:inst1.enable
NumOfWord[2] => lpm_dff0:inst2.enable
NumOfWord[3] => lpm_dff0:inst3.enable
DataIn[0] => lpm_dff0:inst.data[0]
DataIn[1] => lpm_dff0:inst.data[1]
DataIn[2] => lpm_dff0:inst.data[2]
DataIn[3] => lpm_dff0:inst.data[3]
DataIn[4] => lpm_dff0:inst.data[4]
DataIn[5] => lpm_dff0:inst1.data[0]
DataIn[6] => lpm_dff0:inst1.data[1]
DataIn[7] => lpm_dff0:inst1.data[2]
DataIn[8] => lpm_dff0:inst1.data[3]
DataIn[9] => lpm_dff0:inst1.data[4]
DataIn[10] => lpm_dff0:inst2.data[0]
DataIn[11] => lpm_dff0:inst2.data[1]
DataIn[12] => lpm_dff0:inst2.data[2]
DataIn[13] => lpm_dff0:inst2.data[3]
DataIn[14] => lpm_dff0:inst2.data[4]
DataIn[15] => lpm_dff0:inst3.data[0]
DataIn[16] => lpm_dff0:inst3.data[1]
DataIn[17] => lpm_dff0:inst3.data[2]
DataIn[18] => lpm_dff0:inst3.data[3]
DataIn[19] => lpm_dff0:inst3.data[4]
Data1[0] <= lpm_dff0:inst1.q[0]
Data1[1] <= lpm_dff0:inst1.q[1]
Data1[2] <= lpm_dff0:inst1.q[2]
Data1[3] <= lpm_dff0:inst1.q[3]
Data1[4] <= lpm_dff0:inst1.q[4]
Data2[0] <= lpm_dff0:inst2.q[0]
Data2[1] <= lpm_dff0:inst2.q[1]
Data2[2] <= lpm_dff0:inst2.q[2]
Data2[3] <= lpm_dff0:inst2.q[3]
Data2[4] <= lpm_dff0:inst2.q[4]
Data3[0] <= lpm_dff0:inst3.q[0]
Data3[1] <= lpm_dff0:inst3.q[1]
Data3[2] <= lpm_dff0:inst3.q[2]
Data3[3] <= lpm_dff0:inst3.q[3]
Data3[4] <= lpm_dff0:inst3.q[4]


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst64|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_compare2:inst20
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare2:inst20|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare2:inst20|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|laba6|Cash:inst42|lpm_dff1:inst6
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|laba6|Cash:inst42|lpm_dff1:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[3]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|four:inst74
out <= inst86.DB_MAX_OUTPUT_PORT_TYPE
clk => inst86.CLK
clk => inst85.CLK
clk => inst8.CLK
writeEn => inst8.DATAIN
writeEn => inst1.IN1


|laba6|Cash:inst42|lpm_mux4:inst78
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|laba6|Cash:inst42|lpm_mux4:inst78|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|laba6|Cash:inst42|lpm_mux4:inst78|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|laba6|Cash:inst42|lpm_compare6:inst67
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare6:inst67|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ujg:auto_generated.dataa[0]
dataa[1] => cmpr_ujg:auto_generated.dataa[1]
dataa[2] => cmpr_ujg:auto_generated.dataa[2]
dataa[3] => cmpr_ujg:auto_generated.dataa[3]
dataa[4] => cmpr_ujg:auto_generated.dataa[4]
dataa[5] => cmpr_ujg:auto_generated.dataa[5]
dataa[6] => cmpr_ujg:auto_generated.dataa[6]
dataa[7] => cmpr_ujg:auto_generated.dataa[7]
dataa[8] => cmpr_ujg:auto_generated.dataa[8]
dataa[9] => cmpr_ujg:auto_generated.dataa[9]
dataa[10] => cmpr_ujg:auto_generated.dataa[10]
dataa[11] => cmpr_ujg:auto_generated.dataa[11]
dataa[12] => cmpr_ujg:auto_generated.dataa[12]
dataa[13] => cmpr_ujg:auto_generated.dataa[13]
dataa[14] => cmpr_ujg:auto_generated.dataa[14]
dataa[15] => cmpr_ujg:auto_generated.dataa[15]
datab[0] => cmpr_ujg:auto_generated.datab[0]
datab[1] => cmpr_ujg:auto_generated.datab[1]
datab[2] => cmpr_ujg:auto_generated.datab[2]
datab[3] => cmpr_ujg:auto_generated.datab[3]
datab[4] => cmpr_ujg:auto_generated.datab[4]
datab[5] => cmpr_ujg:auto_generated.datab[5]
datab[6] => cmpr_ujg:auto_generated.datab[6]
datab[7] => cmpr_ujg:auto_generated.datab[7]
datab[8] => cmpr_ujg:auto_generated.datab[8]
datab[9] => cmpr_ujg:auto_generated.datab[9]
datab[10] => cmpr_ujg:auto_generated.datab[10]
datab[11] => cmpr_ujg:auto_generated.datab[11]
datab[12] => cmpr_ujg:auto_generated.datab[12]
datab[13] => cmpr_ujg:auto_generated.datab[13]
datab[14] => cmpr_ujg:auto_generated.datab[14]
datab[15] => cmpr_ujg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_ujg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare6:inst67|lpm_compare:lpm_compare_component|cmpr_ujg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~14.IN0
dataa[1] => data_wire[2]~15.IN0
dataa[2] => data_wire[3]~12.IN0
dataa[3] => data_wire[3]~13.IN0
dataa[4] => data_wire[4]~10.IN0
dataa[5] => data_wire[4]~11.IN0
dataa[6] => data_wire[5]~8.IN0
dataa[7] => data_wire[5]~9.IN0
dataa[8] => data_wire[6]~6.IN0
dataa[9] => data_wire[6]~7.IN0
dataa[10] => data_wire[7]~4.IN0
dataa[11] => data_wire[7]~5.IN0
dataa[12] => data_wire[8]~2.IN0
dataa[13] => data_wire[8]~3.IN0
dataa[14] => data_wire[9]~0.IN0
dataa[15] => data_wire[9]~1.IN0
datab[0] => data_wire[2]~14.IN1
datab[1] => data_wire[2]~15.IN1
datab[2] => data_wire[3]~12.IN1
datab[3] => data_wire[3]~13.IN1
datab[4] => data_wire[4]~10.IN1
datab[5] => data_wire[4]~11.IN1
datab[6] => data_wire[5]~8.IN1
datab[7] => data_wire[5]~9.IN1
datab[8] => data_wire[6]~6.IN1
datab[9] => data_wire[6]~7.IN1
datab[10] => data_wire[7]~4.IN1
datab[11] => data_wire[7]~5.IN1
datab[12] => data_wire[8]~2.IN1
datab[13] => data_wire[8]~3.IN1
datab[14] => data_wire[9]~0.IN1
datab[15] => data_wire[9]~1.IN1


|laba6|Cash:inst42|four:inst75
out <= inst86.DB_MAX_OUTPUT_PORT_TYPE
clk => inst86.CLK
clk => inst85.CLK
clk => inst8.CLK
writeEn => inst8.DATAIN
writeEn => inst1.IN1


|laba6|Cash:inst42|lpm_compare1:inst16
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare1:inst16|lpm_compare:lpm_compare_component
dataa[0] => cmpr_f8j:auto_generated.dataa[0]
datab[0] => cmpr_f8j:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_f8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare1:inst16|lpm_compare:lpm_compare_component|cmpr_f8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|laba6|Cash:inst42|lpm_mux4:inst80
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|laba6|Cash:inst42|lpm_mux4:inst80|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|laba6|Cash:inst42|lpm_mux4:inst80|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|laba6|Cash:inst42|lpm_compare6:inst68
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare6:inst68|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ujg:auto_generated.dataa[0]
dataa[1] => cmpr_ujg:auto_generated.dataa[1]
dataa[2] => cmpr_ujg:auto_generated.dataa[2]
dataa[3] => cmpr_ujg:auto_generated.dataa[3]
dataa[4] => cmpr_ujg:auto_generated.dataa[4]
dataa[5] => cmpr_ujg:auto_generated.dataa[5]
dataa[6] => cmpr_ujg:auto_generated.dataa[6]
dataa[7] => cmpr_ujg:auto_generated.dataa[7]
dataa[8] => cmpr_ujg:auto_generated.dataa[8]
dataa[9] => cmpr_ujg:auto_generated.dataa[9]
dataa[10] => cmpr_ujg:auto_generated.dataa[10]
dataa[11] => cmpr_ujg:auto_generated.dataa[11]
dataa[12] => cmpr_ujg:auto_generated.dataa[12]
dataa[13] => cmpr_ujg:auto_generated.dataa[13]
dataa[14] => cmpr_ujg:auto_generated.dataa[14]
dataa[15] => cmpr_ujg:auto_generated.dataa[15]
datab[0] => cmpr_ujg:auto_generated.datab[0]
datab[1] => cmpr_ujg:auto_generated.datab[1]
datab[2] => cmpr_ujg:auto_generated.datab[2]
datab[3] => cmpr_ujg:auto_generated.datab[3]
datab[4] => cmpr_ujg:auto_generated.datab[4]
datab[5] => cmpr_ujg:auto_generated.datab[5]
datab[6] => cmpr_ujg:auto_generated.datab[6]
datab[7] => cmpr_ujg:auto_generated.datab[7]
datab[8] => cmpr_ujg:auto_generated.datab[8]
datab[9] => cmpr_ujg:auto_generated.datab[9]
datab[10] => cmpr_ujg:auto_generated.datab[10]
datab[11] => cmpr_ujg:auto_generated.datab[11]
datab[12] => cmpr_ujg:auto_generated.datab[12]
datab[13] => cmpr_ujg:auto_generated.datab[13]
datab[14] => cmpr_ujg:auto_generated.datab[14]
datab[15] => cmpr_ujg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_ujg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare6:inst68|lpm_compare:lpm_compare_component|cmpr_ujg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~14.IN0
dataa[1] => data_wire[2]~15.IN0
dataa[2] => data_wire[3]~12.IN0
dataa[3] => data_wire[3]~13.IN0
dataa[4] => data_wire[4]~10.IN0
dataa[5] => data_wire[4]~11.IN0
dataa[6] => data_wire[5]~8.IN0
dataa[7] => data_wire[5]~9.IN0
dataa[8] => data_wire[6]~6.IN0
dataa[9] => data_wire[6]~7.IN0
dataa[10] => data_wire[7]~4.IN0
dataa[11] => data_wire[7]~5.IN0
dataa[12] => data_wire[8]~2.IN0
dataa[13] => data_wire[8]~3.IN0
dataa[14] => data_wire[9]~0.IN0
dataa[15] => data_wire[9]~1.IN0
datab[0] => data_wire[2]~14.IN1
datab[1] => data_wire[2]~15.IN1
datab[2] => data_wire[3]~12.IN1
datab[3] => data_wire[3]~13.IN1
datab[4] => data_wire[4]~10.IN1
datab[5] => data_wire[4]~11.IN1
datab[6] => data_wire[5]~8.IN1
datab[7] => data_wire[5]~9.IN1
datab[8] => data_wire[6]~6.IN1
datab[9] => data_wire[6]~7.IN1
datab[10] => data_wire[7]~4.IN1
datab[11] => data_wire[7]~5.IN1
datab[12] => data_wire[8]~2.IN1
datab[13] => data_wire[8]~3.IN1
datab[14] => data_wire[9]~0.IN1
datab[15] => data_wire[9]~1.IN1


|laba6|Cash:inst42|CashBlock:inst70
flag <= inst2.DB_MAX_OUTPUT_PORT_TYPE
writeEn => lpm_mux1:inst7.sel
writeEn => inst20.IN0
NumOfWord[0] => lpm_mux1:inst7.data1x[0]
NumOfWord[1] => lpm_mux1:inst7.data1x[1]
NumOfWord[2] => lpm_mux1:inst7.data1x[2]
NumOfWord[3] => lpm_mux1:inst7.data1x[3]
clk => inst14.IN1
clk => lpm_counter0:inst9.clock
clk => String:inst.clk
count[0] <= lpm_counter0:inst9.q[0]
count[1] <= lpm_counter0:inst9.q[1]
count[2] <= lpm_counter0:inst9.q[2]
count[3] <= lpm_counter0:inst9.q[3]
count[4] <= lpm_counter0:inst9.q[4]
count[5] <= lpm_counter0:inst9.q[5]
count[6] <= lpm_counter0:inst9.q[6]
count[7] <= lpm_counter0:inst9.q[7]
count[8] <= lpm_counter0:inst9.q[8]
count[9] <= lpm_counter0:inst9.q[9]
count[10] <= lpm_counter0:inst9.q[10]
count[11] <= lpm_counter0:inst9.q[11]
count[12] <= lpm_counter0:inst9.q[12]
count[13] <= lpm_counter0:inst9.q[13]
count[14] <= lpm_counter0:inst9.q[14]
count[15] <= lpm_counter0:inst9.q[15]
enable => inst20.IN1
enable => lpm_mux5:inst4.sel
OutputData[0] <= lpm_mux5:inst4.result[0]
OutputData[1] <= lpm_mux5:inst4.result[1]
OutputData[2] <= lpm_mux5:inst4.result[2]
OutputData[3] <= lpm_mux5:inst4.result[3]
OutputData[4] <= lpm_mux5:inst4.result[4]
Data[0] => String:inst.DataIn[0]
Data[1] => String:inst.DataIn[1]
Data[2] => String:inst.DataIn[2]
Data[3] => String:inst.DataIn[3]
Data[4] => String:inst.DataIn[4]
Data[5] => String:inst.DataIn[5]
Data[6] => String:inst.DataIn[6]
Data[7] => String:inst.DataIn[7]
Data[8] => String:inst.DataIn[8]
Data[9] => String:inst.DataIn[9]
Data[10] => String:inst.DataIn[10]
Data[11] => String:inst.DataIn[11]
Data[12] => String:inst.DataIn[12]
Data[13] => String:inst.DataIn[13]
Data[14] => String:inst.DataIn[14]
Data[15] => String:inst.DataIn[15]
Data[16] => String:inst.DataIn[16]
Data[17] => String:inst.DataIn[17]
Data[18] => String:inst.DataIn[18]
Data[19] => String:inst.DataIn[19]
NumOfWordRead[0] => lpm_mux0:inst3.sel[0]
NumOfWordRead[1] => lpm_mux0:inst3.sel[1]


|laba6|Cash:inst42|CashBlock:inst70|lpm_compare4:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
AgB <= lpm_compare:lpm_compare_component.AgB


|laba6|Cash:inst42|CashBlock:inst70|lpm_compare4:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_oni:auto_generated.dataa[0]
dataa[1] => cmpr_oni:auto_generated.dataa[1]
dataa[2] => cmpr_oni:auto_generated.dataa[2]
dataa[3] => cmpr_oni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_oni:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|CashBlock:inst70|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_oni:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux1:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux1:inst7|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux1:inst7|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|CashBlock:inst70|lpm_constant0:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst70|lpm_constant0:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst70|lpm_counter0:inst9
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|laba6|Cash:inst42|CashBlock:inst70|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_6qi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6qi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_6qi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6qi:auto_generated.q[0]
q[1] <= cntr_6qi:auto_generated.q[1]
q[2] <= cntr_6qi:auto_generated.q[2]
q[3] <= cntr_6qi:auto_generated.q[3]
q[4] <= cntr_6qi:auto_generated.q[4]
q[5] <= cntr_6qi:auto_generated.q[5]
q[6] <= cntr_6qi:auto_generated.q[6]
q[7] <= cntr_6qi:auto_generated.q[7]
q[8] <= cntr_6qi:auto_generated.q[8]
q[9] <= cntr_6qi:auto_generated.q[9]
q[10] <= cntr_6qi:auto_generated.q[10]
q[11] <= cntr_6qi:auto_generated.q[11]
q[12] <= cntr_6qi:auto_generated.q[12]
q[13] <= cntr_6qi:auto_generated.q[13]
q[14] <= cntr_6qi:auto_generated.q[14]
q[15] <= cntr_6qi:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|Cash:inst42|CashBlock:inst70|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~33.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux5:inst4
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux5:inst4|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux5:inst4|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|Cash:inst42|CashBlock:inst70|lpm_constant5:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst70|lpm_constant5:inst1|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux0:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux0:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_94e:auto_generated.data[0]
data[0][1] => mux_94e:auto_generated.data[1]
data[0][2] => mux_94e:auto_generated.data[2]
data[0][3] => mux_94e:auto_generated.data[3]
data[0][4] => mux_94e:auto_generated.data[4]
data[1][0] => mux_94e:auto_generated.data[5]
data[1][1] => mux_94e:auto_generated.data[6]
data[1][2] => mux_94e:auto_generated.data[7]
data[1][3] => mux_94e:auto_generated.data[8]
data[1][4] => mux_94e:auto_generated.data[9]
data[2][0] => mux_94e:auto_generated.data[10]
data[2][1] => mux_94e:auto_generated.data[11]
data[2][2] => mux_94e:auto_generated.data[12]
data[2][3] => mux_94e:auto_generated.data[13]
data[2][4] => mux_94e:auto_generated.data[14]
data[3][0] => mux_94e:auto_generated.data[15]
data[3][1] => mux_94e:auto_generated.data[16]
data[3][2] => mux_94e:auto_generated.data[17]
data[3][3] => mux_94e:auto_generated.data[18]
data[3][4] => mux_94e:auto_generated.data[19]
sel[0] => mux_94e:auto_generated.sel[0]
sel[1] => mux_94e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_94e:auto_generated.result[0]
result[1] <= mux_94e:auto_generated.result[1]
result[2] <= mux_94e:auto_generated.result[2]
result[3] <= mux_94e:auto_generated.result[3]
result[4] <= mux_94e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst70|lpm_mux0:inst3|LPM_MUX:lpm_mux_component|mux_94e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
data[10] => l1_w0_n1_mux_dataout~1.IN1
data[11] => l1_w1_n1_mux_dataout~1.IN1
data[12] => l1_w2_n1_mux_dataout~1.IN1
data[13] => l1_w3_n1_mux_dataout~1.IN1
data[14] => l1_w4_n1_mux_dataout~1.IN1
data[15] => l1_w0_n1_mux_dataout~0.IN1
data[16] => l1_w1_n1_mux_dataout~0.IN1
data[17] => l1_w2_n1_mux_dataout~0.IN1
data[18] => l1_w3_n1_mux_dataout~0.IN1
data[19] => l1_w4_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~10.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~11.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~12.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~13.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~14.IN0


|laba6|Cash:inst42|CashBlock:inst70|String:inst
Data0[0] <= lpm_dff0:inst.q[0]
Data0[1] <= lpm_dff0:inst.q[1]
Data0[2] <= lpm_dff0:inst.q[2]
Data0[3] <= lpm_dff0:inst.q[3]
Data0[4] <= lpm_dff0:inst.q[4]
clk => lpm_dff0:inst.clock
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
NumOfWord[0] => lpm_dff0:inst.enable
NumOfWord[1] => lpm_dff0:inst1.enable
NumOfWord[2] => lpm_dff0:inst2.enable
NumOfWord[3] => lpm_dff0:inst3.enable
DataIn[0] => lpm_dff0:inst.data[0]
DataIn[1] => lpm_dff0:inst.data[1]
DataIn[2] => lpm_dff0:inst.data[2]
DataIn[3] => lpm_dff0:inst.data[3]
DataIn[4] => lpm_dff0:inst.data[4]
DataIn[5] => lpm_dff0:inst1.data[0]
DataIn[6] => lpm_dff0:inst1.data[1]
DataIn[7] => lpm_dff0:inst1.data[2]
DataIn[8] => lpm_dff0:inst1.data[3]
DataIn[9] => lpm_dff0:inst1.data[4]
DataIn[10] => lpm_dff0:inst2.data[0]
DataIn[11] => lpm_dff0:inst2.data[1]
DataIn[12] => lpm_dff0:inst2.data[2]
DataIn[13] => lpm_dff0:inst2.data[3]
DataIn[14] => lpm_dff0:inst2.data[4]
DataIn[15] => lpm_dff0:inst3.data[0]
DataIn[16] => lpm_dff0:inst3.data[1]
DataIn[17] => lpm_dff0:inst3.data[2]
DataIn[18] => lpm_dff0:inst3.data[3]
DataIn[19] => lpm_dff0:inst3.data[4]
Data1[0] <= lpm_dff0:inst1.q[0]
Data1[1] <= lpm_dff0:inst1.q[1]
Data1[2] <= lpm_dff0:inst1.q[2]
Data1[3] <= lpm_dff0:inst1.q[3]
Data1[4] <= lpm_dff0:inst1.q[4]
Data2[0] <= lpm_dff0:inst2.q[0]
Data2[1] <= lpm_dff0:inst2.q[1]
Data2[2] <= lpm_dff0:inst2.q[2]
Data2[3] <= lpm_dff0:inst2.q[3]
Data2[4] <= lpm_dff0:inst2.q[4]
Data3[0] <= lpm_dff0:inst3.q[0]
Data3[1] <= lpm_dff0:inst3.q[1]
Data3[2] <= lpm_dff0:inst3.q[2]
Data3[3] <= lpm_dff0:inst3.q[3]
Data3[4] <= lpm_dff0:inst3.q[4]


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst70|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_compare2:inst18
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare2:inst18|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare2:inst18|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|laba6|Cash:inst42|lpm_dff1:inst5
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|laba6|Cash:inst42|lpm_dff1:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[3]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_mux9:inst98
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]


|laba6|Cash:inst42|lpm_mux9:inst98|LPM_MUX:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[0][11] => mux_j5e:auto_generated.data[11]
data[0][12] => mux_j5e:auto_generated.data[12]
data[0][13] => mux_j5e:auto_generated.data[13]
data[0][14] => mux_j5e:auto_generated.data[14]
data[0][15] => mux_j5e:auto_generated.data[15]
data[0][16] => mux_j5e:auto_generated.data[16]
data[0][17] => mux_j5e:auto_generated.data[17]
data[0][18] => mux_j5e:auto_generated.data[18]
data[0][19] => mux_j5e:auto_generated.data[19]
data[1][0] => mux_j5e:auto_generated.data[20]
data[1][1] => mux_j5e:auto_generated.data[21]
data[1][2] => mux_j5e:auto_generated.data[22]
data[1][3] => mux_j5e:auto_generated.data[23]
data[1][4] => mux_j5e:auto_generated.data[24]
data[1][5] => mux_j5e:auto_generated.data[25]
data[1][6] => mux_j5e:auto_generated.data[26]
data[1][7] => mux_j5e:auto_generated.data[27]
data[1][8] => mux_j5e:auto_generated.data[28]
data[1][9] => mux_j5e:auto_generated.data[29]
data[1][10] => mux_j5e:auto_generated.data[30]
data[1][11] => mux_j5e:auto_generated.data[31]
data[1][12] => mux_j5e:auto_generated.data[32]
data[1][13] => mux_j5e:auto_generated.data[33]
data[1][14] => mux_j5e:auto_generated.data[34]
data[1][15] => mux_j5e:auto_generated.data[35]
data[1][16] => mux_j5e:auto_generated.data[36]
data[1][17] => mux_j5e:auto_generated.data[37]
data[1][18] => mux_j5e:auto_generated.data[38]
data[1][19] => mux_j5e:auto_generated.data[39]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]
result[11] <= mux_j5e:auto_generated.result[11]
result[12] <= mux_j5e:auto_generated.result[12]
result[13] <= mux_j5e:auto_generated.result[13]
result[14] <= mux_j5e:auto_generated.result[14]
result[15] <= mux_j5e:auto_generated.result[15]
result[16] <= mux_j5e:auto_generated.result[16]
result[17] <= mux_j5e:auto_generated.result[17]
result[18] <= mux_j5e:auto_generated.result[18]
result[19] <= mux_j5e:auto_generated.result[19]


|laba6|Cash:inst42|lpm_mux9:inst98|LPM_MUX:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w16_n0_mux_dataout~1.IN1
data[17] => l1_w17_n0_mux_dataout~1.IN1
data[18] => l1_w18_n0_mux_dataout~1.IN1
data[19] => l1_w19_n0_mux_dataout~1.IN1
data[20] => l1_w0_n0_mux_dataout~0.IN1
data[21] => l1_w1_n0_mux_dataout~0.IN1
data[22] => l1_w2_n0_mux_dataout~0.IN1
data[23] => l1_w3_n0_mux_dataout~0.IN1
data[24] => l1_w4_n0_mux_dataout~0.IN1
data[25] => l1_w5_n0_mux_dataout~0.IN1
data[26] => l1_w6_n0_mux_dataout~0.IN1
data[27] => l1_w7_n0_mux_dataout~0.IN1
data[28] => l1_w8_n0_mux_dataout~0.IN1
data[29] => l1_w9_n0_mux_dataout~0.IN1
data[30] => l1_w10_n0_mux_dataout~0.IN1
data[31] => l1_w11_n0_mux_dataout~0.IN1
data[32] => l1_w12_n0_mux_dataout~0.IN1
data[33] => l1_w13_n0_mux_dataout~0.IN1
data[34] => l1_w14_n0_mux_dataout~0.IN1
data[35] => l1_w15_n0_mux_dataout~0.IN1
data[36] => l1_w16_n0_mux_dataout~0.IN1
data[37] => l1_w17_n0_mux_dataout~0.IN1
data[38] => l1_w18_n0_mux_dataout~0.IN1
data[39] => l1_w19_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w16_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w17_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w18_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w19_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~19.IN0


|laba6|Cash:inst42|lpm_mux1:inst99
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|lpm_mux1:inst99|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|lpm_mux1:inst99|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|lpm_decode0:inst63
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|laba6|Cash:inst42|lpm_decode0:inst63|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|laba6|Cash:inst42|lpm_decode0:inst63|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_mux3:inst65
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|laba6|Cash:inst42|lpm_mux3:inst65|LPM_MUX:lpm_mux_component
data[0][0] => mux_o5e:auto_generated.data[0]
data[0][1] => mux_o5e:auto_generated.data[1]
data[0][2] => mux_o5e:auto_generated.data[2]
data[0][3] => mux_o5e:auto_generated.data[3]
data[0][4] => mux_o5e:auto_generated.data[4]
data[0][5] => mux_o5e:auto_generated.data[5]
data[0][6] => mux_o5e:auto_generated.data[6]
data[0][7] => mux_o5e:auto_generated.data[7]
data[0][8] => mux_o5e:auto_generated.data[8]
data[0][9] => mux_o5e:auto_generated.data[9]
data[0][10] => mux_o5e:auto_generated.data[10]
data[0][11] => mux_o5e:auto_generated.data[11]
data[0][12] => mux_o5e:auto_generated.data[12]
data[0][13] => mux_o5e:auto_generated.data[13]
data[0][14] => mux_o5e:auto_generated.data[14]
data[0][15] => mux_o5e:auto_generated.data[15]
data[1][0] => mux_o5e:auto_generated.data[16]
data[1][1] => mux_o5e:auto_generated.data[17]
data[1][2] => mux_o5e:auto_generated.data[18]
data[1][3] => mux_o5e:auto_generated.data[19]
data[1][4] => mux_o5e:auto_generated.data[20]
data[1][5] => mux_o5e:auto_generated.data[21]
data[1][6] => mux_o5e:auto_generated.data[22]
data[1][7] => mux_o5e:auto_generated.data[23]
data[1][8] => mux_o5e:auto_generated.data[24]
data[1][9] => mux_o5e:auto_generated.data[25]
data[1][10] => mux_o5e:auto_generated.data[26]
data[1][11] => mux_o5e:auto_generated.data[27]
data[1][12] => mux_o5e:auto_generated.data[28]
data[1][13] => mux_o5e:auto_generated.data[29]
data[1][14] => mux_o5e:auto_generated.data[30]
data[1][15] => mux_o5e:auto_generated.data[31]
sel[0] => mux_o5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_o5e:auto_generated.result[0]
result[1] <= mux_o5e:auto_generated.result[1]
result[2] <= mux_o5e:auto_generated.result[2]
result[3] <= mux_o5e:auto_generated.result[3]
result[4] <= mux_o5e:auto_generated.result[4]
result[5] <= mux_o5e:auto_generated.result[5]
result[6] <= mux_o5e:auto_generated.result[6]
result[7] <= mux_o5e:auto_generated.result[7]
result[8] <= mux_o5e:auto_generated.result[8]
result[9] <= mux_o5e:auto_generated.result[9]
result[10] <= mux_o5e:auto_generated.result[10]
result[11] <= mux_o5e:auto_generated.result[11]
result[12] <= mux_o5e:auto_generated.result[12]
result[13] <= mux_o5e:auto_generated.result[13]
result[14] <= mux_o5e:auto_generated.result[14]
result[15] <= mux_o5e:auto_generated.result[15]


|laba6|Cash:inst42|lpm_mux3:inst65|LPM_MUX:lpm_mux_component|mux_o5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w0_n0_mux_dataout~0.IN1
data[17] => l1_w1_n0_mux_dataout~0.IN1
data[18] => l1_w2_n0_mux_dataout~0.IN1
data[19] => l1_w3_n0_mux_dataout~0.IN1
data[20] => l1_w4_n0_mux_dataout~0.IN1
data[21] => l1_w5_n0_mux_dataout~0.IN1
data[22] => l1_w6_n0_mux_dataout~0.IN1
data[23] => l1_w7_n0_mux_dataout~0.IN1
data[24] => l1_w8_n0_mux_dataout~0.IN1
data[25] => l1_w9_n0_mux_dataout~0.IN1
data[26] => l1_w10_n0_mux_dataout~0.IN1
data[27] => l1_w11_n0_mux_dataout~0.IN1
data[28] => l1_w12_n0_mux_dataout~0.IN1
data[29] => l1_w13_n0_mux_dataout~0.IN1
data[30] => l1_w14_n0_mux_dataout~0.IN1
data[31] => l1_w15_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0


|laba6|Cash:inst42|lpm_compare5:inst62
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
AleB <= lpm_compare:lpm_compare_component.AleB


|laba6|Cash:inst42|lpm_compare5:inst62|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ang:auto_generated.dataa[0]
dataa[1] => cmpr_ang:auto_generated.dataa[1]
dataa[2] => cmpr_ang:auto_generated.dataa[2]
dataa[3] => cmpr_ang:auto_generated.dataa[3]
dataa[4] => cmpr_ang:auto_generated.dataa[4]
dataa[5] => cmpr_ang:auto_generated.dataa[5]
dataa[6] => cmpr_ang:auto_generated.dataa[6]
dataa[7] => cmpr_ang:auto_generated.dataa[7]
dataa[8] => cmpr_ang:auto_generated.dataa[8]
dataa[9] => cmpr_ang:auto_generated.dataa[9]
dataa[10] => cmpr_ang:auto_generated.dataa[10]
dataa[11] => cmpr_ang:auto_generated.dataa[11]
dataa[12] => cmpr_ang:auto_generated.dataa[12]
dataa[13] => cmpr_ang:auto_generated.dataa[13]
dataa[14] => cmpr_ang:auto_generated.dataa[14]
dataa[15] => cmpr_ang:auto_generated.dataa[15]
datab[0] => cmpr_ang:auto_generated.datab[0]
datab[1] => cmpr_ang:auto_generated.datab[1]
datab[2] => cmpr_ang:auto_generated.datab[2]
datab[3] => cmpr_ang:auto_generated.datab[3]
datab[4] => cmpr_ang:auto_generated.datab[4]
datab[5] => cmpr_ang:auto_generated.datab[5]
datab[6] => cmpr_ang:auto_generated.datab[6]
datab[7] => cmpr_ang:auto_generated.datab[7]
datab[8] => cmpr_ang:auto_generated.datab[8]
datab[9] => cmpr_ang:auto_generated.datab[9]
datab[10] => cmpr_ang:auto_generated.datab[10]
datab[11] => cmpr_ang:auto_generated.datab[11]
datab[12] => cmpr_ang:auto_generated.datab[12]
datab[13] => cmpr_ang:auto_generated.datab[13]
datab[14] => cmpr_ang:auto_generated.datab[14]
datab[15] => cmpr_ang:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_ang:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare5:inst62|lpm_compare:lpm_compare_component|cmpr_ang:auto_generated
aleb <= aleb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~15.IN0
dataa[0] => op_1.IN31
dataa[1] => _~14.IN0
dataa[1] => op_1.IN29
dataa[2] => _~13.IN0
dataa[2] => op_1.IN27
dataa[3] => _~12.IN0
dataa[3] => op_1.IN25
dataa[4] => _~11.IN0
dataa[4] => op_1.IN23
dataa[5] => _~10.IN0
dataa[5] => op_1.IN21
dataa[6] => _~9.IN0
dataa[6] => op_1.IN19
dataa[7] => _~8.IN0
dataa[7] => op_1.IN17
dataa[8] => _~7.IN0
dataa[8] => op_1.IN15
dataa[9] => _~6.IN0
dataa[9] => op_1.IN13
dataa[10] => _~5.IN0
dataa[10] => op_1.IN11
dataa[11] => _~4.IN0
dataa[11] => op_1.IN9
dataa[12] => _~3.IN0
dataa[12] => op_1.IN7
dataa[13] => _~2.IN0
dataa[13] => op_1.IN5
dataa[14] => _~1.IN0
dataa[14] => op_1.IN3
dataa[15] => _~0.IN0
dataa[15] => op_1.IN1
datab[0] => _~15.IN1
datab[0] => op_1.IN32
datab[1] => _~14.IN1
datab[1] => op_1.IN30
datab[2] => _~13.IN1
datab[2] => op_1.IN28
datab[3] => _~12.IN1
datab[3] => op_1.IN26
datab[4] => _~11.IN1
datab[4] => op_1.IN24
datab[5] => _~10.IN1
datab[5] => op_1.IN22
datab[6] => _~9.IN1
datab[6] => op_1.IN20
datab[7] => _~8.IN1
datab[7] => op_1.IN18
datab[8] => _~7.IN1
datab[8] => op_1.IN16
datab[9] => _~6.IN1
datab[9] => op_1.IN14
datab[10] => _~5.IN1
datab[10] => op_1.IN12
datab[11] => _~4.IN1
datab[11] => op_1.IN10
datab[12] => _~3.IN1
datab[12] => op_1.IN8
datab[13] => _~2.IN1
datab[13] => op_1.IN6
datab[14] => _~1.IN1
datab[14] => op_1.IN4
datab[15] => _~0.IN1
datab[15] => op_1.IN2


|laba6|Cash:inst42|CashBlock:inst72
flag <= inst2.DB_MAX_OUTPUT_PORT_TYPE
writeEn => lpm_mux1:inst7.sel
writeEn => inst20.IN0
NumOfWord[0] => lpm_mux1:inst7.data1x[0]
NumOfWord[1] => lpm_mux1:inst7.data1x[1]
NumOfWord[2] => lpm_mux1:inst7.data1x[2]
NumOfWord[3] => lpm_mux1:inst7.data1x[3]
clk => inst14.IN1
clk => lpm_counter0:inst9.clock
clk => String:inst.clk
count[0] <= lpm_counter0:inst9.q[0]
count[1] <= lpm_counter0:inst9.q[1]
count[2] <= lpm_counter0:inst9.q[2]
count[3] <= lpm_counter0:inst9.q[3]
count[4] <= lpm_counter0:inst9.q[4]
count[5] <= lpm_counter0:inst9.q[5]
count[6] <= lpm_counter0:inst9.q[6]
count[7] <= lpm_counter0:inst9.q[7]
count[8] <= lpm_counter0:inst9.q[8]
count[9] <= lpm_counter0:inst9.q[9]
count[10] <= lpm_counter0:inst9.q[10]
count[11] <= lpm_counter0:inst9.q[11]
count[12] <= lpm_counter0:inst9.q[12]
count[13] <= lpm_counter0:inst9.q[13]
count[14] <= lpm_counter0:inst9.q[14]
count[15] <= lpm_counter0:inst9.q[15]
enable => inst20.IN1
enable => lpm_mux5:inst4.sel
OutputData[0] <= lpm_mux5:inst4.result[0]
OutputData[1] <= lpm_mux5:inst4.result[1]
OutputData[2] <= lpm_mux5:inst4.result[2]
OutputData[3] <= lpm_mux5:inst4.result[3]
OutputData[4] <= lpm_mux5:inst4.result[4]
Data[0] => String:inst.DataIn[0]
Data[1] => String:inst.DataIn[1]
Data[2] => String:inst.DataIn[2]
Data[3] => String:inst.DataIn[3]
Data[4] => String:inst.DataIn[4]
Data[5] => String:inst.DataIn[5]
Data[6] => String:inst.DataIn[6]
Data[7] => String:inst.DataIn[7]
Data[8] => String:inst.DataIn[8]
Data[9] => String:inst.DataIn[9]
Data[10] => String:inst.DataIn[10]
Data[11] => String:inst.DataIn[11]
Data[12] => String:inst.DataIn[12]
Data[13] => String:inst.DataIn[13]
Data[14] => String:inst.DataIn[14]
Data[15] => String:inst.DataIn[15]
Data[16] => String:inst.DataIn[16]
Data[17] => String:inst.DataIn[17]
Data[18] => String:inst.DataIn[18]
Data[19] => String:inst.DataIn[19]
NumOfWordRead[0] => lpm_mux0:inst3.sel[0]
NumOfWordRead[1] => lpm_mux0:inst3.sel[1]


|laba6|Cash:inst42|CashBlock:inst72|lpm_compare4:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
AgB <= lpm_compare:lpm_compare_component.AgB


|laba6|Cash:inst42|CashBlock:inst72|lpm_compare4:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_oni:auto_generated.dataa[0]
dataa[1] => cmpr_oni:auto_generated.dataa[1]
dataa[2] => cmpr_oni:auto_generated.dataa[2]
dataa[3] => cmpr_oni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_oni:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|CashBlock:inst72|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_oni:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux1:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux1:inst7|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux1:inst7|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|CashBlock:inst72|lpm_constant0:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst72|lpm_constant0:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst72|lpm_counter0:inst9
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|laba6|Cash:inst42|CashBlock:inst72|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_6qi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6qi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_6qi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6qi:auto_generated.q[0]
q[1] <= cntr_6qi:auto_generated.q[1]
q[2] <= cntr_6qi:auto_generated.q[2]
q[3] <= cntr_6qi:auto_generated.q[3]
q[4] <= cntr_6qi:auto_generated.q[4]
q[5] <= cntr_6qi:auto_generated.q[5]
q[6] <= cntr_6qi:auto_generated.q[6]
q[7] <= cntr_6qi:auto_generated.q[7]
q[8] <= cntr_6qi:auto_generated.q[8]
q[9] <= cntr_6qi:auto_generated.q[9]
q[10] <= cntr_6qi:auto_generated.q[10]
q[11] <= cntr_6qi:auto_generated.q[11]
q[12] <= cntr_6qi:auto_generated.q[12]
q[13] <= cntr_6qi:auto_generated.q[13]
q[14] <= cntr_6qi:auto_generated.q[14]
q[15] <= cntr_6qi:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|Cash:inst42|CashBlock:inst72|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~33.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux5:inst4
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux5:inst4|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux5:inst4|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|Cash:inst42|CashBlock:inst72|lpm_constant5:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|Cash:inst42|CashBlock:inst72|lpm_constant5:inst1|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux0:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux0:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_94e:auto_generated.data[0]
data[0][1] => mux_94e:auto_generated.data[1]
data[0][2] => mux_94e:auto_generated.data[2]
data[0][3] => mux_94e:auto_generated.data[3]
data[0][4] => mux_94e:auto_generated.data[4]
data[1][0] => mux_94e:auto_generated.data[5]
data[1][1] => mux_94e:auto_generated.data[6]
data[1][2] => mux_94e:auto_generated.data[7]
data[1][3] => mux_94e:auto_generated.data[8]
data[1][4] => mux_94e:auto_generated.data[9]
data[2][0] => mux_94e:auto_generated.data[10]
data[2][1] => mux_94e:auto_generated.data[11]
data[2][2] => mux_94e:auto_generated.data[12]
data[2][3] => mux_94e:auto_generated.data[13]
data[2][4] => mux_94e:auto_generated.data[14]
data[3][0] => mux_94e:auto_generated.data[15]
data[3][1] => mux_94e:auto_generated.data[16]
data[3][2] => mux_94e:auto_generated.data[17]
data[3][3] => mux_94e:auto_generated.data[18]
data[3][4] => mux_94e:auto_generated.data[19]
sel[0] => mux_94e:auto_generated.sel[0]
sel[1] => mux_94e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_94e:auto_generated.result[0]
result[1] <= mux_94e:auto_generated.result[1]
result[2] <= mux_94e:auto_generated.result[2]
result[3] <= mux_94e:auto_generated.result[3]
result[4] <= mux_94e:auto_generated.result[4]


|laba6|Cash:inst42|CashBlock:inst72|lpm_mux0:inst3|LPM_MUX:lpm_mux_component|mux_94e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
data[10] => l1_w0_n1_mux_dataout~1.IN1
data[11] => l1_w1_n1_mux_dataout~1.IN1
data[12] => l1_w2_n1_mux_dataout~1.IN1
data[13] => l1_w3_n1_mux_dataout~1.IN1
data[14] => l1_w4_n1_mux_dataout~1.IN1
data[15] => l1_w0_n1_mux_dataout~0.IN1
data[16] => l1_w1_n1_mux_dataout~0.IN1
data[17] => l1_w2_n1_mux_dataout~0.IN1
data[18] => l1_w3_n1_mux_dataout~0.IN1
data[19] => l1_w4_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~10.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~11.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~12.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~13.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~14.IN0


|laba6|Cash:inst42|CashBlock:inst72|String:inst
Data0[0] <= lpm_dff0:inst.q[0]
Data0[1] <= lpm_dff0:inst.q[1]
Data0[2] <= lpm_dff0:inst.q[2]
Data0[3] <= lpm_dff0:inst.q[3]
Data0[4] <= lpm_dff0:inst.q[4]
clk => lpm_dff0:inst.clock
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
NumOfWord[0] => lpm_dff0:inst.enable
NumOfWord[1] => lpm_dff0:inst1.enable
NumOfWord[2] => lpm_dff0:inst2.enable
NumOfWord[3] => lpm_dff0:inst3.enable
DataIn[0] => lpm_dff0:inst.data[0]
DataIn[1] => lpm_dff0:inst.data[1]
DataIn[2] => lpm_dff0:inst.data[2]
DataIn[3] => lpm_dff0:inst.data[3]
DataIn[4] => lpm_dff0:inst.data[4]
DataIn[5] => lpm_dff0:inst1.data[0]
DataIn[6] => lpm_dff0:inst1.data[1]
DataIn[7] => lpm_dff0:inst1.data[2]
DataIn[8] => lpm_dff0:inst1.data[3]
DataIn[9] => lpm_dff0:inst1.data[4]
DataIn[10] => lpm_dff0:inst2.data[0]
DataIn[11] => lpm_dff0:inst2.data[1]
DataIn[12] => lpm_dff0:inst2.data[2]
DataIn[13] => lpm_dff0:inst2.data[3]
DataIn[14] => lpm_dff0:inst2.data[4]
DataIn[15] => lpm_dff0:inst3.data[0]
DataIn[16] => lpm_dff0:inst3.data[1]
DataIn[17] => lpm_dff0:inst3.data[2]
DataIn[18] => lpm_dff0:inst3.data[3]
DataIn[19] => lpm_dff0:inst3.data[4]
Data1[0] <= lpm_dff0:inst1.q[0]
Data1[1] <= lpm_dff0:inst1.q[1]
Data1[2] <= lpm_dff0:inst1.q[2]
Data1[3] <= lpm_dff0:inst1.q[3]
Data1[4] <= lpm_dff0:inst1.q[4]
Data2[0] <= lpm_dff0:inst2.q[0]
Data2[1] <= lpm_dff0:inst2.q[1]
Data2[2] <= lpm_dff0:inst2.q[2]
Data2[3] <= lpm_dff0:inst2.q[3]
Data2[4] <= lpm_dff0:inst2.q[4]
Data3[0] <= lpm_dff0:inst3.q[0]
Data3[1] <= lpm_dff0:inst3.q[1]
Data3[2] <= lpm_dff0:inst3.q[2]
Data3[3] <= lpm_dff0:inst3.q[3]
Data3[4] <= lpm_dff0:inst3.q[4]


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|laba6|Cash:inst42|CashBlock:inst72|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_compare2:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare2:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|laba6|Cash:inst42|lpm_dff1:inst7
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|laba6|Cash:inst42|lpm_dff1:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[3]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|four:inst76
out <= inst86.DB_MAX_OUTPUT_PORT_TYPE
clk => inst86.CLK
clk => inst85.CLK
clk => inst8.CLK
writeEn => inst8.DATAIN
writeEn => inst1.IN1


|laba6|Cash:inst42|lpm_mux4:inst81
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|laba6|Cash:inst42|lpm_mux4:inst81|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|laba6|Cash:inst42|lpm_mux4:inst81|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|laba6|Cash:inst42|lpm_compare6:inst69
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare6:inst69|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ujg:auto_generated.dataa[0]
dataa[1] => cmpr_ujg:auto_generated.dataa[1]
dataa[2] => cmpr_ujg:auto_generated.dataa[2]
dataa[3] => cmpr_ujg:auto_generated.dataa[3]
dataa[4] => cmpr_ujg:auto_generated.dataa[4]
dataa[5] => cmpr_ujg:auto_generated.dataa[5]
dataa[6] => cmpr_ujg:auto_generated.dataa[6]
dataa[7] => cmpr_ujg:auto_generated.dataa[7]
dataa[8] => cmpr_ujg:auto_generated.dataa[8]
dataa[9] => cmpr_ujg:auto_generated.dataa[9]
dataa[10] => cmpr_ujg:auto_generated.dataa[10]
dataa[11] => cmpr_ujg:auto_generated.dataa[11]
dataa[12] => cmpr_ujg:auto_generated.dataa[12]
dataa[13] => cmpr_ujg:auto_generated.dataa[13]
dataa[14] => cmpr_ujg:auto_generated.dataa[14]
dataa[15] => cmpr_ujg:auto_generated.dataa[15]
datab[0] => cmpr_ujg:auto_generated.datab[0]
datab[1] => cmpr_ujg:auto_generated.datab[1]
datab[2] => cmpr_ujg:auto_generated.datab[2]
datab[3] => cmpr_ujg:auto_generated.datab[3]
datab[4] => cmpr_ujg:auto_generated.datab[4]
datab[5] => cmpr_ujg:auto_generated.datab[5]
datab[6] => cmpr_ujg:auto_generated.datab[6]
datab[7] => cmpr_ujg:auto_generated.datab[7]
datab[8] => cmpr_ujg:auto_generated.datab[8]
datab[9] => cmpr_ujg:auto_generated.datab[9]
datab[10] => cmpr_ujg:auto_generated.datab[10]
datab[11] => cmpr_ujg:auto_generated.datab[11]
datab[12] => cmpr_ujg:auto_generated.datab[12]
datab[13] => cmpr_ujg:auto_generated.datab[13]
datab[14] => cmpr_ujg:auto_generated.datab[14]
datab[15] => cmpr_ujg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_ujg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare6:inst69|lpm_compare:lpm_compare_component|cmpr_ujg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~14.IN0
dataa[1] => data_wire[2]~15.IN0
dataa[2] => data_wire[3]~12.IN0
dataa[3] => data_wire[3]~13.IN0
dataa[4] => data_wire[4]~10.IN0
dataa[5] => data_wire[4]~11.IN0
dataa[6] => data_wire[5]~8.IN0
dataa[7] => data_wire[5]~9.IN0
dataa[8] => data_wire[6]~6.IN0
dataa[9] => data_wire[6]~7.IN0
dataa[10] => data_wire[7]~4.IN0
dataa[11] => data_wire[7]~5.IN0
dataa[12] => data_wire[8]~2.IN0
dataa[13] => data_wire[8]~3.IN0
dataa[14] => data_wire[9]~0.IN0
dataa[15] => data_wire[9]~1.IN0
datab[0] => data_wire[2]~14.IN1
datab[1] => data_wire[2]~15.IN1
datab[2] => data_wire[3]~12.IN1
datab[3] => data_wire[3]~13.IN1
datab[4] => data_wire[4]~10.IN1
datab[5] => data_wire[4]~11.IN1
datab[6] => data_wire[5]~8.IN1
datab[7] => data_wire[5]~9.IN1
datab[8] => data_wire[6]~6.IN1
datab[9] => data_wire[6]~7.IN1
datab[10] => data_wire[7]~4.IN1
datab[11] => data_wire[7]~5.IN1
datab[12] => data_wire[8]~2.IN1
datab[13] => data_wire[8]~3.IN1
datab[14] => data_wire[9]~0.IN1
datab[15] => data_wire[9]~1.IN1


|laba6|Cash:inst42|lpm_mux9:inst100
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]


|laba6|Cash:inst42|lpm_mux9:inst100|LPM_MUX:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[0][11] => mux_j5e:auto_generated.data[11]
data[0][12] => mux_j5e:auto_generated.data[12]
data[0][13] => mux_j5e:auto_generated.data[13]
data[0][14] => mux_j5e:auto_generated.data[14]
data[0][15] => mux_j5e:auto_generated.data[15]
data[0][16] => mux_j5e:auto_generated.data[16]
data[0][17] => mux_j5e:auto_generated.data[17]
data[0][18] => mux_j5e:auto_generated.data[18]
data[0][19] => mux_j5e:auto_generated.data[19]
data[1][0] => mux_j5e:auto_generated.data[20]
data[1][1] => mux_j5e:auto_generated.data[21]
data[1][2] => mux_j5e:auto_generated.data[22]
data[1][3] => mux_j5e:auto_generated.data[23]
data[1][4] => mux_j5e:auto_generated.data[24]
data[1][5] => mux_j5e:auto_generated.data[25]
data[1][6] => mux_j5e:auto_generated.data[26]
data[1][7] => mux_j5e:auto_generated.data[27]
data[1][8] => mux_j5e:auto_generated.data[28]
data[1][9] => mux_j5e:auto_generated.data[29]
data[1][10] => mux_j5e:auto_generated.data[30]
data[1][11] => mux_j5e:auto_generated.data[31]
data[1][12] => mux_j5e:auto_generated.data[32]
data[1][13] => mux_j5e:auto_generated.data[33]
data[1][14] => mux_j5e:auto_generated.data[34]
data[1][15] => mux_j5e:auto_generated.data[35]
data[1][16] => mux_j5e:auto_generated.data[36]
data[1][17] => mux_j5e:auto_generated.data[37]
data[1][18] => mux_j5e:auto_generated.data[38]
data[1][19] => mux_j5e:auto_generated.data[39]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]
result[11] <= mux_j5e:auto_generated.result[11]
result[12] <= mux_j5e:auto_generated.result[12]
result[13] <= mux_j5e:auto_generated.result[13]
result[14] <= mux_j5e:auto_generated.result[14]
result[15] <= mux_j5e:auto_generated.result[15]
result[16] <= mux_j5e:auto_generated.result[16]
result[17] <= mux_j5e:auto_generated.result[17]
result[18] <= mux_j5e:auto_generated.result[18]
result[19] <= mux_j5e:auto_generated.result[19]


|laba6|Cash:inst42|lpm_mux9:inst100|LPM_MUX:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w16_n0_mux_dataout~1.IN1
data[17] => l1_w17_n0_mux_dataout~1.IN1
data[18] => l1_w18_n0_mux_dataout~1.IN1
data[19] => l1_w19_n0_mux_dataout~1.IN1
data[20] => l1_w0_n0_mux_dataout~0.IN1
data[21] => l1_w1_n0_mux_dataout~0.IN1
data[22] => l1_w2_n0_mux_dataout~0.IN1
data[23] => l1_w3_n0_mux_dataout~0.IN1
data[24] => l1_w4_n0_mux_dataout~0.IN1
data[25] => l1_w5_n0_mux_dataout~0.IN1
data[26] => l1_w6_n0_mux_dataout~0.IN1
data[27] => l1_w7_n0_mux_dataout~0.IN1
data[28] => l1_w8_n0_mux_dataout~0.IN1
data[29] => l1_w9_n0_mux_dataout~0.IN1
data[30] => l1_w10_n0_mux_dataout~0.IN1
data[31] => l1_w11_n0_mux_dataout~0.IN1
data[32] => l1_w12_n0_mux_dataout~0.IN1
data[33] => l1_w13_n0_mux_dataout~0.IN1
data[34] => l1_w14_n0_mux_dataout~0.IN1
data[35] => l1_w15_n0_mux_dataout~0.IN1
data[36] => l1_w16_n0_mux_dataout~0.IN1
data[37] => l1_w17_n0_mux_dataout~0.IN1
data[38] => l1_w18_n0_mux_dataout~0.IN1
data[39] => l1_w19_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w16_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w17_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w18_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w19_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~19.IN0


|laba6|Cash:inst42|lpm_mux1:inst101
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|lpm_mux1:inst101|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|lpm_mux1:inst101|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|lpm_mux9:inst94
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]


|laba6|Cash:inst42|lpm_mux9:inst94|LPM_MUX:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[0][11] => mux_j5e:auto_generated.data[11]
data[0][12] => mux_j5e:auto_generated.data[12]
data[0][13] => mux_j5e:auto_generated.data[13]
data[0][14] => mux_j5e:auto_generated.data[14]
data[0][15] => mux_j5e:auto_generated.data[15]
data[0][16] => mux_j5e:auto_generated.data[16]
data[0][17] => mux_j5e:auto_generated.data[17]
data[0][18] => mux_j5e:auto_generated.data[18]
data[0][19] => mux_j5e:auto_generated.data[19]
data[1][0] => mux_j5e:auto_generated.data[20]
data[1][1] => mux_j5e:auto_generated.data[21]
data[1][2] => mux_j5e:auto_generated.data[22]
data[1][3] => mux_j5e:auto_generated.data[23]
data[1][4] => mux_j5e:auto_generated.data[24]
data[1][5] => mux_j5e:auto_generated.data[25]
data[1][6] => mux_j5e:auto_generated.data[26]
data[1][7] => mux_j5e:auto_generated.data[27]
data[1][8] => mux_j5e:auto_generated.data[28]
data[1][9] => mux_j5e:auto_generated.data[29]
data[1][10] => mux_j5e:auto_generated.data[30]
data[1][11] => mux_j5e:auto_generated.data[31]
data[1][12] => mux_j5e:auto_generated.data[32]
data[1][13] => mux_j5e:auto_generated.data[33]
data[1][14] => mux_j5e:auto_generated.data[34]
data[1][15] => mux_j5e:auto_generated.data[35]
data[1][16] => mux_j5e:auto_generated.data[36]
data[1][17] => mux_j5e:auto_generated.data[37]
data[1][18] => mux_j5e:auto_generated.data[38]
data[1][19] => mux_j5e:auto_generated.data[39]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]
result[11] <= mux_j5e:auto_generated.result[11]
result[12] <= mux_j5e:auto_generated.result[12]
result[13] <= mux_j5e:auto_generated.result[13]
result[14] <= mux_j5e:auto_generated.result[14]
result[15] <= mux_j5e:auto_generated.result[15]
result[16] <= mux_j5e:auto_generated.result[16]
result[17] <= mux_j5e:auto_generated.result[17]
result[18] <= mux_j5e:auto_generated.result[18]
result[19] <= mux_j5e:auto_generated.result[19]


|laba6|Cash:inst42|lpm_mux9:inst94|LPM_MUX:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w16_n0_mux_dataout~1.IN1
data[17] => l1_w17_n0_mux_dataout~1.IN1
data[18] => l1_w18_n0_mux_dataout~1.IN1
data[19] => l1_w19_n0_mux_dataout~1.IN1
data[20] => l1_w0_n0_mux_dataout~0.IN1
data[21] => l1_w1_n0_mux_dataout~0.IN1
data[22] => l1_w2_n0_mux_dataout~0.IN1
data[23] => l1_w3_n0_mux_dataout~0.IN1
data[24] => l1_w4_n0_mux_dataout~0.IN1
data[25] => l1_w5_n0_mux_dataout~0.IN1
data[26] => l1_w6_n0_mux_dataout~0.IN1
data[27] => l1_w7_n0_mux_dataout~0.IN1
data[28] => l1_w8_n0_mux_dataout~0.IN1
data[29] => l1_w9_n0_mux_dataout~0.IN1
data[30] => l1_w10_n0_mux_dataout~0.IN1
data[31] => l1_w11_n0_mux_dataout~0.IN1
data[32] => l1_w12_n0_mux_dataout~0.IN1
data[33] => l1_w13_n0_mux_dataout~0.IN1
data[34] => l1_w14_n0_mux_dataout~0.IN1
data[35] => l1_w15_n0_mux_dataout~0.IN1
data[36] => l1_w16_n0_mux_dataout~0.IN1
data[37] => l1_w17_n0_mux_dataout~0.IN1
data[38] => l1_w18_n0_mux_dataout~0.IN1
data[39] => l1_w19_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w16_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w17_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w18_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w19_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~19.IN0


|laba6|Cash:inst42|lpm_mux1:inst97
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|lpm_mux1:inst97|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|lpm_mux1:inst97|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|lpm_mux9:inst85
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]


|laba6|Cash:inst42|lpm_mux9:inst85|LPM_MUX:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[0][11] => mux_j5e:auto_generated.data[11]
data[0][12] => mux_j5e:auto_generated.data[12]
data[0][13] => mux_j5e:auto_generated.data[13]
data[0][14] => mux_j5e:auto_generated.data[14]
data[0][15] => mux_j5e:auto_generated.data[15]
data[0][16] => mux_j5e:auto_generated.data[16]
data[0][17] => mux_j5e:auto_generated.data[17]
data[0][18] => mux_j5e:auto_generated.data[18]
data[0][19] => mux_j5e:auto_generated.data[19]
data[1][0] => mux_j5e:auto_generated.data[20]
data[1][1] => mux_j5e:auto_generated.data[21]
data[1][2] => mux_j5e:auto_generated.data[22]
data[1][3] => mux_j5e:auto_generated.data[23]
data[1][4] => mux_j5e:auto_generated.data[24]
data[1][5] => mux_j5e:auto_generated.data[25]
data[1][6] => mux_j5e:auto_generated.data[26]
data[1][7] => mux_j5e:auto_generated.data[27]
data[1][8] => mux_j5e:auto_generated.data[28]
data[1][9] => mux_j5e:auto_generated.data[29]
data[1][10] => mux_j5e:auto_generated.data[30]
data[1][11] => mux_j5e:auto_generated.data[31]
data[1][12] => mux_j5e:auto_generated.data[32]
data[1][13] => mux_j5e:auto_generated.data[33]
data[1][14] => mux_j5e:auto_generated.data[34]
data[1][15] => mux_j5e:auto_generated.data[35]
data[1][16] => mux_j5e:auto_generated.data[36]
data[1][17] => mux_j5e:auto_generated.data[37]
data[1][18] => mux_j5e:auto_generated.data[38]
data[1][19] => mux_j5e:auto_generated.data[39]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]
result[11] <= mux_j5e:auto_generated.result[11]
result[12] <= mux_j5e:auto_generated.result[12]
result[13] <= mux_j5e:auto_generated.result[13]
result[14] <= mux_j5e:auto_generated.result[14]
result[15] <= mux_j5e:auto_generated.result[15]
result[16] <= mux_j5e:auto_generated.result[16]
result[17] <= mux_j5e:auto_generated.result[17]
result[18] <= mux_j5e:auto_generated.result[18]
result[19] <= mux_j5e:auto_generated.result[19]


|laba6|Cash:inst42|lpm_mux9:inst85|LPM_MUX:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w16_n0_mux_dataout~1.IN1
data[17] => l1_w17_n0_mux_dataout~1.IN1
data[18] => l1_w18_n0_mux_dataout~1.IN1
data[19] => l1_w19_n0_mux_dataout~1.IN1
data[20] => l1_w0_n0_mux_dataout~0.IN1
data[21] => l1_w1_n0_mux_dataout~0.IN1
data[22] => l1_w2_n0_mux_dataout~0.IN1
data[23] => l1_w3_n0_mux_dataout~0.IN1
data[24] => l1_w4_n0_mux_dataout~0.IN1
data[25] => l1_w5_n0_mux_dataout~0.IN1
data[26] => l1_w6_n0_mux_dataout~0.IN1
data[27] => l1_w7_n0_mux_dataout~0.IN1
data[28] => l1_w8_n0_mux_dataout~0.IN1
data[29] => l1_w9_n0_mux_dataout~0.IN1
data[30] => l1_w10_n0_mux_dataout~0.IN1
data[31] => l1_w11_n0_mux_dataout~0.IN1
data[32] => l1_w12_n0_mux_dataout~0.IN1
data[33] => l1_w13_n0_mux_dataout~0.IN1
data[34] => l1_w14_n0_mux_dataout~0.IN1
data[35] => l1_w15_n0_mux_dataout~0.IN1
data[36] => l1_w16_n0_mux_dataout~0.IN1
data[37] => l1_w17_n0_mux_dataout~0.IN1
data[38] => l1_w18_n0_mux_dataout~0.IN1
data[39] => l1_w19_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w16_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w17_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w18_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w19_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~19.IN0


|laba6|Cash:inst42|lpm_mux1:inst59
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|laba6|Cash:inst42|lpm_mux1:inst59|LPM_MUX:lpm_mux_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[0][3] => mux_54e:auto_generated.data[3]
data[1][0] => mux_54e:auto_generated.data[4]
data[1][1] => mux_54e:auto_generated.data[5]
data[1][2] => mux_54e:auto_generated.data[6]
data[1][3] => mux_54e:auto_generated.data[7]
sel[0] => mux_54e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]
result[3] <= mux_54e:auto_generated.result[3]


|laba6|Cash:inst42|lpm_mux1:inst59|LPM_MUX:lpm_mux_component|mux_54e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|laba6|Cash:inst42|lpm_mux8:inst41
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|laba6|Cash:inst42|lpm_mux8:inst41|LPM_MUX:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[0][1] => mux_a4e:auto_generated.data[1]
data[0][2] => mux_a4e:auto_generated.data[2]
data[0][3] => mux_a4e:auto_generated.data[3]
data[0][4] => mux_a4e:auto_generated.data[4]
data[0][5] => mux_a4e:auto_generated.data[5]
data[0][6] => mux_a4e:auto_generated.data[6]
data[1][0] => mux_a4e:auto_generated.data[7]
data[1][1] => mux_a4e:auto_generated.data[8]
data[1][2] => mux_a4e:auto_generated.data[9]
data[1][3] => mux_a4e:auto_generated.data[10]
data[1][4] => mux_a4e:auto_generated.data[11]
data[1][5] => mux_a4e:auto_generated.data[12]
data[1][6] => mux_a4e:auto_generated.data[13]
sel[0] => mux_a4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]
result[1] <= mux_a4e:auto_generated.result[1]
result[2] <= mux_a4e:auto_generated.result[2]
result[3] <= mux_a4e:auto_generated.result[3]
result[4] <= mux_a4e:auto_generated.result[4]
result[5] <= mux_a4e:auto_generated.result[5]
result[6] <= mux_a4e:auto_generated.result[6]


|laba6|Cash:inst42|lpm_mux8:inst41|LPM_MUX:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|laba6|Cash:inst42|lpm_counter1:inst10
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|laba6|Cash:inst42|lpm_counter1:inst10|lpm_counter:lpm_counter_component
clock => cntr_hoi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_hoi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_hoi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_hoi:auto_generated.q[0]
q[1] <= cntr_hoi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|Cash:inst42|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_hoi:auto_generated
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|laba6|Cash:inst42|lpm_compare15:inst24
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|laba6|Cash:inst42|lpm_compare15:inst24|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|Cash:inst42|lpm_compare15:inst24|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0]~0.IN0
dataa[1] => aneb_result_wire[0]~1.IN0
datab[0] => aneb_result_wire[0]~0.IN1
datab[1] => aneb_result_wire[0]~1.IN1


|laba6|Cash:inst42|lpm_bustri2:inst104
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|laba6|Cash:inst42|lpm_bustri2:inst104|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_bustri2:inst103
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|laba6|Cash:inst42|lpm_bustri2:inst103|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_bustri2:inst106
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|laba6|Cash:inst42|lpm_bustri2:inst106|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|laba6|Cash:inst42|lpm_bustri2:inst105
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|laba6|Cash:inst42|lpm_bustri2:inst105|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|laba6|lpm_compare14:inst17
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB
AleB <= lpm_compare:lpm_compare_component.AleB


|laba6|lpm_compare14:inst17|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m0k:auto_generated.dataa[0]
dataa[1] => cmpr_m0k:auto_generated.dataa[1]
dataa[2] => cmpr_m0k:auto_generated.dataa[2]
datab[0] => cmpr_m0k:auto_generated.datab[0]
datab[1] => cmpr_m0k:auto_generated.datab[1]
datab[2] => cmpr_m0k:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_m0k:auto_generated.alb
aeb <= <GND>
agb <= cmpr_m0k:auto_generated.agb
aleb <= cmpr_m0k:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|laba6|lpm_compare14:inst17|lpm_compare:lpm_compare_component|cmpr_m0k:auto_generated
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
aleb <= aleb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN5
dataa[1] => _~1.IN0
dataa[1] => op_1.IN3
dataa[2] => _~0.IN0
dataa[2] => op_1.IN1
datab[0] => _~2.IN1
datab[0] => op_1.IN6
datab[1] => _~1.IN1
datab[1] => op_1.IN4
datab[2] => _~0.IN1
datab[2] => op_1.IN2


|laba6|lpm_counter3:inst19
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|laba6|lpm_counter3:inst19|lpm_counter:lpm_counter_component
clock => cntr_ioi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_ioi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_ioi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ioi:auto_generated.q[0]
q[1] <= cntr_ioi:auto_generated.q[1]
q[2] <= cntr_ioi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|lpm_counter3:inst19|lpm_counter:lpm_counter_component|cntr_ioi:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|laba6|lpm_compare16:inst36
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AlB <= lpm_compare:lpm_compare_component.AlB
AleB <= lpm_compare:lpm_compare_component.AleB


|laba6|lpm_compare16:inst36|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cmj:auto_generated.dataa[0]
dataa[1] => cmpr_cmj:auto_generated.dataa[1]
dataa[2] => cmpr_cmj:auto_generated.dataa[2]
datab[0] => cmpr_cmj:auto_generated.datab[0]
datab[1] => cmpr_cmj:auto_generated.datab[1]
datab[2] => cmpr_cmj:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_cmj:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_cmj:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|laba6|lpm_compare16:inst36|lpm_compare:lpm_compare_component|cmpr_cmj:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
aleb <= aleb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN5
dataa[1] => _~1.IN0
dataa[1] => op_1.IN3
dataa[2] => _~0.IN0
dataa[2] => op_1.IN1
datab[0] => _~2.IN1
datab[0] => op_1.IN6
datab[1] => _~1.IN1
datab[1] => op_1.IN4
datab[2] => _~0.IN1
datab[2] => op_1.IN2


|laba6|lpm_compare13:inst16
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AgB <= lpm_compare:lpm_compare_component.AgB
AgeB <= lpm_compare:lpm_compare_component.AgeB


|laba6|lpm_compare13:inst16|lpm_compare:lpm_compare_component
dataa[0] => cmpr_2mj:auto_generated.dataa[0]
dataa[1] => cmpr_2mj:auto_generated.dataa[1]
dataa[2] => cmpr_2mj:auto_generated.dataa[2]
datab[0] => cmpr_2mj:auto_generated.datab[0]
datab[1] => cmpr_2mj:auto_generated.datab[1]
datab[2] => cmpr_2mj:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_2mj:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_2mj:auto_generated.ageb


|laba6|lpm_compare13:inst16|lpm_compare:lpm_compare_component|cmpr_2mj:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN6
dataa[1] => _~1.IN0
dataa[1] => op_1.IN4
dataa[2] => _~0.IN0
dataa[2] => op_1.IN2
datab[0] => _~2.IN1
datab[0] => op_1.IN5
datab[1] => _~1.IN1
datab[1] => op_1.IN3
datab[2] => _~0.IN1
datab[2] => op_1.IN1


|laba6|lpm_compare18:inst38
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AlB <= lpm_compare:lpm_compare_component.AlB


|laba6|lpm_compare18:inst38|lpm_compare:lpm_compare_component
dataa[0] => cmpr_o8j:auto_generated.dataa[0]
dataa[1] => cmpr_o8j:auto_generated.dataa[1]
dataa[2] => cmpr_o8j:auto_generated.dataa[2]
datab[0] => cmpr_o8j:auto_generated.datab[0]
datab[1] => cmpr_o8j:auto_generated.datab[1]
datab[2] => cmpr_o8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_o8j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|laba6|lpm_compare18:inst38|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2


|laba6|lpm_mux6:inst22
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|lpm_mux6:inst22|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|lpm_mux6:inst22|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|laba6|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|laba6|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|laba6|lpm_counter2:inst2
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|laba6|lpm_counter2:inst2|lpm_counter:lpm_counter_component
clock => cntr_hoi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_hoi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_hoi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_hoi:auto_generated.q[0]
q[1] <= cntr_hoi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_hoi:auto_generated
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|laba6|lpm_constant6:inst26
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|laba6|lpm_constant6:inst26|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|laba6|RAM:inst
dataOut[0] <= lpm_bustri0:inst5.tridata[0]
dataOut[1] <= lpm_bustri0:inst5.tridata[1]
dataOut[2] <= lpm_bustri0:inst5.tridata[2]
dataOut[3] <= lpm_bustri0:inst5.tridata[3]
dataOut[4] <= lpm_bustri0:inst5.tridata[4]
controlBux[0] => lpm_ram_dq0:inst.inclock
controlBux[1] => lpm_ram_dq0:inst.wren
controlBux[2] => inst1.IN1
controlBux[3] => inst1.IN0
controlBux[4] => ~NO_FANOUT~
controlBux[5] => ~NO_FANOUT~
controlBux[6] => ~NO_FANOUT~
addressBus[0] => lpm_ram_dq0:inst.address[0]
addressBus[1] => lpm_ram_dq0:inst.address[1]
addressBus[2] => lpm_ram_dq0:inst.address[2]
addressBus[3] => lpm_ram_dq0:inst.address[3]
addressBus[4] => lpm_ram_dq0:inst.address[4]
addressBus[5] => lpm_ram_dq0:inst.address[5]
addressBus[6] => lpm_ram_dq0:inst.address[6]
dataBus[0] => lpm_ram_dq0:inst.data[0]
dataBus[1] => lpm_ram_dq0:inst.data[1]
dataBus[2] => lpm_ram_dq0:inst.data[2]
dataBus[3] => lpm_ram_dq0:inst.data[3]
dataBus[4] => lpm_ram_dq0:inst.data[4]


|laba6|RAM:inst|lpm_bustri0:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|laba6|RAM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|laba6|RAM:inst|lpm_ram_dq0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
inclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]


|laba6|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component
wren_a => altsyncram_v4d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v4d1:auto_generated.data_a[0]
data_a[1] => altsyncram_v4d1:auto_generated.data_a[1]
data_a[2] => altsyncram_v4d1:auto_generated.data_a[2]
data_a[3] => altsyncram_v4d1:auto_generated.data_a[3]
data_a[4] => altsyncram_v4d1:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v4d1:auto_generated.address_a[0]
address_a[1] => altsyncram_v4d1:auto_generated.address_a[1]
address_a[2] => altsyncram_v4d1:auto_generated.address_a[2]
address_a[3] => altsyncram_v4d1:auto_generated.address_a[3]
address_a[4] => altsyncram_v4d1:auto_generated.address_a[4]
address_a[5] => altsyncram_v4d1:auto_generated.address_a[5]
address_a[6] => altsyncram_v4d1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v4d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v4d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v4d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v4d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v4d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v4d1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|laba6|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_v4d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


|laba6|lpm_mux6:inst23
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|lpm_mux6:inst23|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|lpm_mux6:inst23|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|lpm_mux6:inst24
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|lpm_mux6:inst24|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|lpm_mux6:inst24|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|lpm_mux6:inst25
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|laba6|lpm_mux6:inst25|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|laba6|lpm_mux6:inst25|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|laba6|lpm_decode0:inst3
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|laba6|lpm_decode0:inst3|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|laba6|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|laba6|lpm_counter1:inst6
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|laba6|lpm_counter1:inst6|lpm_counter:lpm_counter_component
clock => cntr_hoi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_hoi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_hoi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_hoi:auto_generated.q[0]
q[1] <= cntr_hoi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|laba6|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_hoi:auto_generated
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


