// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/29/2018 03:34:09"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Typhoon (
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	LEDG,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_HS,
	VGA_VS,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	KEY,
	SW,
	BOARD_CLK);
inout 	reg [15:0] SRAM_DQ ;
output 	logic [19:0] SRAM_ADDR ;
output 	logic SRAM_UB_N ;
output 	logic SRAM_LB_N ;
output 	logic SRAM_CE_N ;
output 	logic SRAM_OE_N ;
output 	logic SRAM_WE_N ;
output 	logic [7:0] LEDG ;
output 	logic [17:0] LEDR ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_CLK ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_HS ;
output 	logic VGA_VS ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
input 	logic [3:0] KEY ;
input 	logic [17:0] SW ;
input 	logic BOARD_CLK ;

// Design Ports Information
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// BOARD_CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Typhoon_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \KEY[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \BOARD_CLK~input_o ;
wire \BOARD_CLK~inputclkctrl_outclk ;
wire \SW[0]~input_o ;
wire \rasterTileID~0_combout ;
wire \myTest|altpll_component|auto_generated|wire_pll1_fbout ;
wire \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \VGAtiming|Add0~0_combout ;
wire \VGAtiming|Add0~1 ;
wire \VGAtiming|Add0~2_combout ;
wire \VGAtiming|Add0~3 ;
wire \VGAtiming|Add0~4_combout ;
wire \VGAtiming|Add0~5 ;
wire \VGAtiming|Add0~6_combout ;
wire \VGAtiming|Add0~7 ;
wire \VGAtiming|Add0~8_combout ;
wire \VGAtiming|Equal0~0_combout ;
wire \VGAtiming|Add0~9 ;
wire \VGAtiming|Add0~10_combout ;
wire \VGAtiming|Equal0~1_combout ;
wire \VGAtiming|h_counter_in[8]~2_combout ;
wire \VGAtiming|Add0~15 ;
wire \VGAtiming|Add0~16_combout ;
wire \VGAtiming|h_counter_in[9]~0_combout ;
wire \VGAtiming|Add0~17 ;
wire \VGAtiming|Add0~18_combout ;
wire \VGAtiming|Equal0~2_combout ;
wire \VGAtiming|h_counter_in[5]~1_combout ;
wire \VGAtiming|Add0~11 ;
wire \VGAtiming|Add0~12_combout ;
wire \VGAtiming|Add0~13 ;
wire \VGAtiming|Add0~14_combout ;
wire \VGAtiming|always1~0_combout ;
wire \VGAtiming|v_counter[0]~0_combout ;
wire \VGAtiming|Add1~0_combout ;
wire \VGAtiming|Add1~1 ;
wire \VGAtiming|Add1~2_combout ;
wire \VGAtiming|v_counter_in[1]~8_combout ;
wire \VGAtiming|Add1~3 ;
wire \VGAtiming|Add1~4_combout ;
wire \VGAtiming|v_counter_in[2]~5_combout ;
wire \VGAtiming|Add1~5 ;
wire \VGAtiming|Add1~6_combout ;
wire \VGAtiming|Equal1~0_combout ;
wire \VGAtiming|Equal1~1_combout ;
wire \VGAtiming|Equal1~2_combout ;
wire \VGAtiming|v_counter_in[3]~7_combout ;
wire \VGAtiming|Add1~7 ;
wire \VGAtiming|Add1~8_combout ;
wire \VGAtiming|v_counter_in[4]~6_combout ;
wire \VGAtiming|Add1~9 ;
wire \VGAtiming|Add1~10_combout ;
wire \VGAtiming|v_counter_in[5]~0_combout ;
wire \VGAtiming|Add1~11 ;
wire \VGAtiming|Add1~12_combout ;
wire \VGAtiming|v_counter_in[6]~1_combout ;
wire \VGAtiming|Add1~13 ;
wire \VGAtiming|Add1~14_combout ;
wire \VGAtiming|v_counter_in[7]~2_combout ;
wire \VGAtiming|Add1~15 ;
wire \VGAtiming|Add1~16_combout ;
wire \VGAtiming|v_counter_in[8]~3_combout ;
wire \VGAtiming|Add1~17 ;
wire \VGAtiming|Add1~18_combout ;
wire \VGAtiming|v_counter_in[9]~4_combout ;
wire \VGAtiming|LessThan5~0_combout ;
wire \VGAtiming|always1~1_combout ;
wire \VGAtiming|VGA_BLANK_N~q ;
wire \SRAM|nextState.feedingVGA~0_combout ;
wire \SRAM|state.feedingVGA~feeder_combout ;
wire \SRAM|state.feedingVGA~q ;
wire \SRAM|tilePointerY[0]~8_combout ;
wire \~GND~combout ;
wire \SRAM|idle~q ;
wire \SRAM|Add5~0_combout ;
wire \SRAM|nextTilePointerX~0_combout ;
wire \SRAM|Add5~1 ;
wire \SRAM|Add5~2_combout ;
wire \SRAM|nextTilePointerX~1_combout ;
wire \SRAM|Add5~3 ;
wire \SRAM|Add5~4_combout ;
wire \SRAM|nextTilePointerX~2_combout ;
wire \SRAM|Add5~5 ;
wire \SRAM|Add5~6_combout ;
wire \SRAM|nextTilePointerX~3_combout ;
wire \SRAM|Equal1~0_combout ;
wire \SRAM|Add5~7 ;
wire \SRAM|Add5~8_combout ;
wire \SRAM|nextTilePointerX~4_combout ;
wire \SRAM|Add5~9 ;
wire \SRAM|Add5~10_combout ;
wire \SRAM|nextTilePointerX~5_combout ;
wire \SRAM|Add5~11 ;
wire \SRAM|Add5~12_combout ;
wire \SRAM|nextTilePointerX~7_combout ;
wire \SRAM|Add5~13 ;
wire \SRAM|Add5~14_combout ;
wire \SRAM|nextTilePointerX~8_combout ;
wire \SRAM|Equal1~1_combout ;
wire \SRAM|Equal1~2_combout ;
wire \SRAM|nextTilePointerX~6_combout ;
wire \SRAM|tilePointerY[0]~10_combout ;
wire \SRAM|tilePointerY[0]~9 ;
wire \SRAM|tilePointerY[1]~11_combout ;
wire \SRAM|tilePointerY[1]~12 ;
wire \SRAM|tilePointerY[2]~13_combout ;
wire \SRAM|tilePointerY[2]~14 ;
wire \SRAM|tilePointerY[3]~15_combout ;
wire \SRAM|tilePointerY[3]~16 ;
wire \SRAM|tilePointerY[4]~17_combout ;
wire \SRAM|tilePointerY[4]~18 ;
wire \SRAM|tilePointerY[5]~19_combout ;
wire \SRAM|tilePointerY[5]~20 ;
wire \SRAM|tilePointerY[6]~21_combout ;
wire \SRAM|always1~1_combout ;
wire \SRAM|always1~0_combout ;
wire \SRAM|tilePointerY[6]~22 ;
wire \SRAM|tilePointerY[7]~23_combout ;
wire \SRAM|always1~2_combout ;
wire \SRAM|nextDoneStreaming~0_combout ;
wire \SRAM|doneStreaming~q ;
wire \lastDoneStreaming~q ;
wire \Add4~1 ;
wire \Add4~3_combout ;
wire \rasterxOffset[5]~5_combout ;
wire \rasterxOffset[5]~6 ;
wire \rasterxOffset[6]~7_combout ;
wire \rasterxOffset[6]~8 ;
wire \rasterxOffset[7]~9_combout ;
wire \rasterxOffset[7]~10 ;
wire \rasterxOffset[8]~11_combout ;
wire \rasterxOffset[8]~12 ;
wire \rasterxOffset[9]~13_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \Add0~2_combout ;
wire \Add0~0_combout ;
wire \Add1~1_cout ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~4_combout ;
wire \Add1~8_combout ;
wire \Add1~6_combout ;
wire \Add1~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \Add4~11_combout ;
wire \rasteryOffset[9]~0_combout ;
wire \Add4~4 ;
wire \Add4~5_combout ;
wire \Add4~10_combout ;
wire \Add4~6 ;
wire \Add4~7_combout ;
wire \Add4~9_combout ;
wire \Add4~8 ;
wire \Add4~12_combout ;
wire \Add4~14_combout ;
wire \always1~0_combout ;
wire \Add4~0_combout ;
wire \Add4~2_combout ;
wire \nextState.endState~0_combout ;
wire \state.endState~q ;
wire \state.initState~feeder_combout ;
wire \state.initState~q ;
wire \rasterTrigger~0_combout ;
wire \rasterTrigger~q ;
wire \tiledRasterizer|Selector0~0_combout ;
wire \tiledRasterizer|state.init~q ;
wire \tiledRasterizer|Selector1~0_combout ;
wire \tiledRasterizer|state.rasterizing~q ;
wire \tiledRasterizer|Selector2~0_combout ;
wire \tiledRasterizer|state.done~q ;
wire \tiledRasterizer|doneRasterizing~q ;
wire \Selector0~1_combout ;
wire \Selector0~0_combout ;
wire \Selector0~2_combout ;
wire \state.rasterTile~q ;
wire \nextState.moveTile~0_combout ;
wire \state.moveTile~q ;
wire \rasterTileID~q ;
wire \tiledRasterizer|cBufferTile1[1][1][0]~q ;
wire \SRAM|DataToSRAM~2_combout ;
wire \SRAM|DataToSRAM~1_combout ;
wire \nextStreamingTileID~0_combout ;
wire \streamingTileID~q ;
wire \SRAM|DataToSRAM~0_combout ;
wire \SRAM|DataToSRAM~3_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][0]~q ;
wire \SRAM|DataToSRAM~4_combout ;
wire \SRAM|always0~1_combout ;
wire \SRAM|lastOpRead~1_combout ;
wire \SRAM|SRAM_WE_N~q ;
wire \SW[1]~input_o ;
wire \tiledRasterizer|cBufferTile1[1][1][1]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][1]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][1]~feeder_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][1]~q ;
wire \SRAM|DataToSRAM~5_combout ;
wire \SW[2]~input_o ;
wire \tiledRasterizer|cBufferTile1[1][1][2]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][2]~feeder_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][2]~q ;
wire \SRAM|DataToSRAM~6_combout ;
wire \SW[3]~input_o ;
wire \tiledRasterizer|cBufferTile1[1][1][3]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][3]~q ;
wire \SRAM|DataToSRAM~7_combout ;
wire \SW[4]~input_o ;
wire \tiledRasterizer|cBufferTile0[0][1][4]~q ;
wire \tiledRasterizer|cBufferTile1[1][1][4]~q ;
wire \SRAM|DataToSRAM~8_combout ;
wire \SW[5]~input_o ;
wire \tiledRasterizer|Add0~0_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][5]~feeder_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][5]~q ;
wire \tiledRasterizer|cBufferTile1[1][1][5]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][5]~q ;
wire \SRAM|DataToSRAM~9_combout ;
wire \SW[6]~input_o ;
wire \tiledRasterizer|Add0~1 ;
wire \tiledRasterizer|Add0~2_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][6]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][6]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][6]~q ;
wire \SRAM|DataToSRAM~10_combout ;
wire \SW[7]~input_o ;
wire \tiledRasterizer|Add0~3 ;
wire \tiledRasterizer|Add0~4_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][7]~q ;
wire \tiledRasterizer|cBufferTile1[1][1][7]~q ;
wire \SRAM|DataToSRAM~11_combout ;
wire \SW[8]~input_o ;
wire \tiledRasterizer|Add0~5 ;
wire \tiledRasterizer|Add0~6_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][8]~q ;
wire \tiledRasterizer|cBufferTile1[1][1][8]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][8]~q ;
wire \SRAM|DataToSRAM~12_combout ;
wire \SW[9]~input_o ;
wire \tiledRasterizer|Add0~7 ;
wire \tiledRasterizer|Add0~8_combout ;
wire \tiledRasterizer|cBufferTile0[0][1][9]~q ;
wire \tiledRasterizer|cBufferTile1[1][1][9]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][9]~q ;
wire \SRAM|DataToSRAM~13_combout ;
wire \SW[10]~input_o ;
wire \tiledRasterizer|Add0~9 ;
wire \tiledRasterizer|Add0~10_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][10]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][10]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][10]~q ;
wire \SRAM|DataToSRAM~14_combout ;
wire \SW[11]~input_o ;
wire \tiledRasterizer|Add0~11 ;
wire \tiledRasterizer|Add0~12_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][11]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][11]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][11]~q ;
wire \SRAM|DataToSRAM~15_combout ;
wire \SW[12]~input_o ;
wire \tiledRasterizer|Add0~13 ;
wire \tiledRasterizer|Add0~14_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][12]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][12]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][12]~q ;
wire \SRAM|DataToSRAM~16_combout ;
wire \SW[13]~input_o ;
wire \tiledRasterizer|Add0~15 ;
wire \tiledRasterizer|Add0~16_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][13]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][13]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][13]~q ;
wire \SRAM|DataToSRAM~17_combout ;
wire \SW[14]~input_o ;
wire \tiledRasterizer|Add0~17 ;
wire \tiledRasterizer|Add0~18_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][14]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][14]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][14]~q ;
wire \SRAM|DataToSRAM~18_combout ;
wire \SW[15]~input_o ;
wire \tiledRasterizer|Add0~19 ;
wire \tiledRasterizer|Add0~20_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][15]~feeder_combout ;
wire \tiledRasterizer|cBufferTile1[1][1][15]~q ;
wire \tiledRasterizer|cBufferTile0[0][1][15]~q ;
wire \SRAM|DataToSRAM~19_combout ;
wire \SRAM|SRAM_ADDR~15_combout ;
wire \SRAM|SRAM_ADDR[0]~feeder_combout ;
wire \SRAM|SRAM_ADDR[5]~16_combout ;
wire \SRAM|SRAM_ADDR~17_combout ;
wire \SRAM|SRAM_ADDR[1]~feeder_combout ;
wire \SRAM|SRAM_ADDR~18_combout ;
wire \SRAM|SRAM_ADDR[2]~feeder_combout ;
wire \SRAM|SRAM_ADDR~19_combout ;
wire \SRAM|SRAM_ADDR[3]~feeder_combout ;
wire \SRAM|SRAM_ADDR~20_combout ;
wire \SRAM|SRAM_ADDR[4]~feeder_combout ;
wire \streamTileTrigger~feeder_combout ;
wire \streamTileTrigger~q ;
wire \SRAM|lastTrigger~q ;
wire \SRAM|tileOffsetX[5]~0_combout ;
wire \SRAM|Add0~0_combout ;
wire \SRAM|SRAM_ADDR[5]~21_combout ;
wire \SRAM|SRAM_ADDR[5]~feeder_combout ;
wire \SRAM|Add3~0_combout ;
wire \SRAM|Add0~1 ;
wire \SRAM|Add0~2_combout ;
wire \SRAM|SRAM_ADDR[5]~22 ;
wire \SRAM|SRAM_ADDR[6]~23_combout ;
wire \SRAM|SRAM_ADDR[6]~feeder_combout ;
wire \SRAM|Add3~1 ;
wire \SRAM|Add3~2_combout ;
wire \SRAM|Add0~3 ;
wire \SRAM|Add0~4_combout ;
wire \SRAM|SRAM_ADDR[6]~24 ;
wire \SRAM|SRAM_ADDR[7]~25_combout ;
wire \SRAM|SRAM_ADDR[7]~feeder_combout ;
wire \SRAM|Add3~3 ;
wire \SRAM|Add3~4_combout ;
wire \SRAM|Mult0|mult_core|romout[0][8]~0_combout ;
wire \SRAM|Add0~5 ;
wire \SRAM|Add0~6_combout ;
wire \SRAM|SRAM_ADDR[7]~26 ;
wire \SRAM|SRAM_ADDR[8]~27_combout ;
wire \SRAM|SRAM_ADDR[8]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][8]~0_combout ;
wire \SRAM|Add3~5 ;
wire \SRAM|Add3~6_combout ;
wire \SRAM|Add0~7 ;
wire \SRAM|Add0~8_combout ;
wire \SRAM|Mult0|mult_core|romout[0][9]~1_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|SRAM_ADDR[8]~28 ;
wire \SRAM|SRAM_ADDR[9]~29_combout ;
wire \SRAM|SRAM_ADDR[9]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][9]~1_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|Add3~7 ;
wire \SRAM|Add3~8_combout ;
wire \SRAM|Add1~0_combout ;
wire \SRAM|Mult0|mult_core|romout[0][10]~2_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add0~9 ;
wire \SRAM|Add0~10_combout ;
wire \SRAM|SRAM_ADDR[9]~30 ;
wire \SRAM|SRAM_ADDR[10]~31_combout ;
wire \SRAM|SRAM_ADDR[10]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][10]~2_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add3~9 ;
wire \SRAM|Add3~10_combout ;
wire \SRAM|Mult0|mult_core|romout[0][11]~3_combout ;
wire \SRAM|Add1~1 ;
wire \SRAM|Add1~2_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|SRAM_ADDR[10]~32 ;
wire \SRAM|SRAM_ADDR[11]~33_combout ;
wire \SRAM|SRAM_ADDR[11]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][11]~3_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|Add3~11 ;
wire \SRAM|Add3~12_combout ;
wire \SRAM|Mult0|mult_core|romout[0][12]~5_combout ;
wire \SRAM|Add1~3 ;
wire \SRAM|Add1~4_combout ;
wire \SRAM|Mult0|mult_core|romout[1][8]~4_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|SRAM_ADDR[11]~34 ;
wire \SRAM|SRAM_ADDR[12]~35_combout ;
wire \SRAM|SRAM_ADDR[12]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][12]~5_combout ;
wire \SRAM|Mult1|mult_core|romout[1][8]~4_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|Add3~13 ;
wire \SRAM|Add3~14_combout ;
wire \SRAM|Add1~5 ;
wire \SRAM|Add1~6_combout ;
wire \SRAM|Mult0|mult_core|romout[0][13]~7_combout ;
wire \SRAM|Mult0|mult_core|romout[1][9]~6_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|SRAM_ADDR[12]~36 ;
wire \SRAM|SRAM_ADDR[13]~37_combout ;
wire \SRAM|SRAM_ADDR[13]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][13]~7_combout ;
wire \SRAM|Mult1|mult_core|romout[1][9]~6_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|Add3~15 ;
wire \SRAM|Add3~16_combout ;
wire \SRAM|Add1~7 ;
wire \SRAM|Add1~8_combout ;
wire \SRAM|Mult0|mult_core|romout[1][10]~8_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|SRAM_ADDR[13]~38 ;
wire \SRAM|SRAM_ADDR[14]~39_combout ;
wire \SRAM|SRAM_ADDR[14]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][10]~8_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add3~17 ;
wire \SRAM|Add3~18_combout ;
wire \SRAM|Mult0|mult_core|romout[1][11]~9_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Add1~9 ;
wire \SRAM|Add1~10_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|SRAM_ADDR[14]~40 ;
wire \SRAM|SRAM_ADDR[15]~41_combout ;
wire \SRAM|SRAM_ADDR[15]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][11]~9_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|Add3~19 ;
wire \SRAM|Add3~20_combout ;
wire \SRAM|Mult0|mult_core|romout[1][12]~10_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|SRAM_ADDR[15]~42 ;
wire \SRAM|SRAM_ADDR[16]~43_combout ;
wire \SRAM|SRAM_ADDR[16]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][12]~10_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|Add3~21 ;
wire \SRAM|Add3~22_combout ;
wire \SRAM|Mult0|mult_core|romout[1][13]~11_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SRAM|Mult0|mult_core|romout[2][9]~12_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|SRAM_ADDR[16]~44 ;
wire \SRAM|SRAM_ADDR[17]~45_combout ;
wire \SRAM|SRAM_ADDR[17]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][13]~11_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SRAM|Mult1|mult_core|romout[2][9]~12_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Add3~23 ;
wire \SRAM|Add3~24_combout ;
wire \SRAM|Mult0|mult_core|romout[2][10]~13_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|SRAM_ADDR[17]~46 ;
wire \SRAM|SRAM_ADDR[18]~47_combout ;
wire \SRAM|SRAM_ADDR[18]~feeder_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Add3~25 ;
wire \SRAM|Add3~26_combout ;
wire \SRAM|Mult0|mult_core|romout[2][11]~combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|SRAM_ADDR[18]~48 ;
wire \SRAM|SRAM_ADDR[19]~49_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Add3~27 ;
wire \SRAM|Add3~28_combout ;
wire \LEDR~3_combout ;
wire \LEDR~4_combout ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM|VGA_R[5]~feeder_combout ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM|VGA_R[7]~feeder_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM|VGA_G[2]~feeder_combout ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM|VGA_G[3]~feeder_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM|VGA_G[4]~feeder_combout ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM|VGA_G[5]~feeder_combout ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM|VGA_G[6]~feeder_combout ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM|VGA_B[3]~feeder_combout ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM|VGA_B[4]~feeder_combout ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM|VGA_B[5]~feeder_combout ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM|VGA_B[6]~feeder_combout ;
wire \SRAM_DQ[15]~input_o ;
wire \SRAM|VGA_B[7]~feeder_combout ;
wire \VGAtiming|always1~2_combout ;
wire \VGAtiming|always1~3_combout ;
wire \VGAtiming|VGA_HS~q ;
wire \VGAtiming|always1~4_combout ;
wire \VGAtiming|always1~5_combout ;
wire \VGAtiming|VGA_VS~q ;
wire [7:0] \SRAM|tilePointerY ;
wire [19:0] \SRAM|SRAM_ADDR ;
wire [9:0] streamingxOffset;
wire [4:0] \myTest|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \SRAM|VGA_G ;
wire [9:0] rasterxOffset;
wire [7:0] \SRAM|VGA_R ;
wire [7:0] \SRAM|VGA_B ;
wire [7:0] \SRAM|tilePointerX ;
wire [9:0] \VGAtiming|h_counter ;
wire [19:0] \SRAM|tileOffsetX ;
wire [9:0] \VGAtiming|v_counter ;
wire [19:0] \SRAM|tileOffsetY ;
wire [9:0] rasteryOffset;
wire [9:0] streamingyOffset;
wire [15:0] \SRAM|DataToSRAM ;

wire [4:0] \myTest|altpll_component|auto_generated|pll1_CLK_bus ;

assign \myTest|altpll_component|auto_generated|wire_pll1_clk [0] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [1] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [2] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [3] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [4] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\SRAM|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\SRAM|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(\SRAM|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(\SRAM|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(\SRAM|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(\SRAM|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(\SRAM|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(\SRAM|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(\SRAM|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(\SRAM|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(\SRAM|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(\SRAM|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(\SRAM|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(\SRAM|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(\SRAM|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(\SRAM|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(\SRAM|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(\SRAM|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(\SRAM|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(\SRAM|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\SRAM|SRAM_WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\LEDR~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\LEDR~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\state.initState~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\SRAM|VGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\SRAM|VGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\SRAM|VGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\SRAM|VGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\SRAM|VGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\SRAM|VGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\SRAM|VGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\SRAM|VGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\SRAM|VGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\SRAM|VGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\SRAM|VGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\SRAM|VGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\SRAM|VGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\SRAM|VGA_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\SRAM|VGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\SRAM|VGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGAtiming|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGAtiming|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGAtiming|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\SRAM|DataToSRAM [0]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\SRAM|DataToSRAM [1]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\SRAM|DataToSRAM [2]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\SRAM|DataToSRAM [3]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\SRAM|DataToSRAM [4]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\SRAM|DataToSRAM [5]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\SRAM|DataToSRAM [6]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\SRAM|DataToSRAM [7]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\SRAM|DataToSRAM [8]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\SRAM|DataToSRAM [9]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\SRAM|DataToSRAM [10]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\SRAM|DataToSRAM [11]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\SRAM|DataToSRAM [12]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\SRAM|DataToSRAM [13]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\SRAM|DataToSRAM [14]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\SRAM|DataToSRAM [15]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \BOARD_CLK~input (
	.i(BOARD_CLK),
	.ibar(gnd),
	.o(\BOARD_CLK~input_o ));
// synopsys translate_off
defparam \BOARD_CLK~input .bus_hold = "false";
defparam \BOARD_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \BOARD_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BOARD_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BOARD_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \BOARD_CLK~inputclkctrl .clock_type = "global clock";
defparam \BOARD_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N26
cycloneive_lcell_comb \rasterTileID~0 (
// Equation(s):
// \rasterTileID~0_combout  = !\rasterTileID~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rasterTileID~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rasterTileID~0_combout ),
	.cout());
// synopsys translate_off
defparam \rasterTileID~0 .lut_mask = 16'h0F0F;
defparam \rasterTileID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \myTest|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\BOARD_CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\myTest|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \myTest|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \myTest|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \myTest|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \myTest|altpll_component|auto_generated|pll1 .m = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .n = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \myTest|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \myTest|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myTest|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \VGAtiming|h_counter[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[7] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \VGAtiming|h_counter[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[1] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \VGAtiming|Add0~0 (
// Equation(s):
// \VGAtiming|Add0~0_combout  = \VGAtiming|h_counter [0] $ (VCC)
// \VGAtiming|Add0~1  = CARRY(\VGAtiming|h_counter [0])

	.dataa(\VGAtiming|h_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGAtiming|Add0~0_combout ),
	.cout(\VGAtiming|Add0~1 ));
// synopsys translate_off
defparam \VGAtiming|Add0~0 .lut_mask = 16'h55AA;
defparam \VGAtiming|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \VGAtiming|h_counter[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[0] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \VGAtiming|Add0~2 (
// Equation(s):
// \VGAtiming|Add0~2_combout  = (\VGAtiming|h_counter [1] & (!\VGAtiming|Add0~1 )) # (!\VGAtiming|h_counter [1] & ((\VGAtiming|Add0~1 ) # (GND)))
// \VGAtiming|Add0~3  = CARRY((!\VGAtiming|Add0~1 ) # (!\VGAtiming|h_counter [1]))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~1 ),
	.combout(\VGAtiming|Add0~2_combout ),
	.cout(\VGAtiming|Add0~3 ));
// synopsys translate_off
defparam \VGAtiming|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \VGAtiming|h_counter[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[4] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \VGAtiming|Add0~4 (
// Equation(s):
// \VGAtiming|Add0~4_combout  = (\VGAtiming|h_counter [2] & (\VGAtiming|Add0~3  $ (GND))) # (!\VGAtiming|h_counter [2] & (!\VGAtiming|Add0~3  & VCC))
// \VGAtiming|Add0~5  = CARRY((\VGAtiming|h_counter [2] & !\VGAtiming|Add0~3 ))

	.dataa(\VGAtiming|h_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~3 ),
	.combout(\VGAtiming|Add0~4_combout ),
	.cout(\VGAtiming|Add0~5 ));
// synopsys translate_off
defparam \VGAtiming|Add0~4 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \VGAtiming|h_counter[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[2] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \VGAtiming|Add0~6 (
// Equation(s):
// \VGAtiming|Add0~6_combout  = (\VGAtiming|h_counter [3] & (!\VGAtiming|Add0~5 )) # (!\VGAtiming|h_counter [3] & ((\VGAtiming|Add0~5 ) # (GND)))
// \VGAtiming|Add0~7  = CARRY((!\VGAtiming|Add0~5 ) # (!\VGAtiming|h_counter [3]))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~5 ),
	.combout(\VGAtiming|Add0~6_combout ),
	.cout(\VGAtiming|Add0~7 ));
// synopsys translate_off
defparam \VGAtiming|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \VGAtiming|h_counter[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[3] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \VGAtiming|Add0~8 (
// Equation(s):
// \VGAtiming|Add0~8_combout  = (\VGAtiming|h_counter [4] & (\VGAtiming|Add0~7  $ (GND))) # (!\VGAtiming|h_counter [4] & (!\VGAtiming|Add0~7  & VCC))
// \VGAtiming|Add0~9  = CARRY((\VGAtiming|h_counter [4] & !\VGAtiming|Add0~7 ))

	.dataa(\VGAtiming|h_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~7 ),
	.combout(\VGAtiming|Add0~8_combout ),
	.cout(\VGAtiming|Add0~9 ));
// synopsys translate_off
defparam \VGAtiming|Add0~8 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \VGAtiming|Equal0~0 (
// Equation(s):
// \VGAtiming|Equal0~0_combout  = (!\VGAtiming|Add0~12_combout  & (!\VGAtiming|Add0~2_combout  & (!\VGAtiming|Add0~8_combout  & !\VGAtiming|Add0~0_combout )))

	.dataa(\VGAtiming|Add0~12_combout ),
	.datab(\VGAtiming|Add0~2_combout ),
	.datac(\VGAtiming|Add0~8_combout ),
	.datad(\VGAtiming|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~0 .lut_mask = 16'h0001;
defparam \VGAtiming|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \VGAtiming|Add0~10 (
// Equation(s):
// \VGAtiming|Add0~10_combout  = (\VGAtiming|h_counter [5] & (!\VGAtiming|Add0~9 )) # (!\VGAtiming|h_counter [5] & ((\VGAtiming|Add0~9 ) # (GND)))
// \VGAtiming|Add0~11  = CARRY((!\VGAtiming|Add0~9 ) # (!\VGAtiming|h_counter [5]))

	.dataa(\VGAtiming|h_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~9 ),
	.combout(\VGAtiming|Add0~10_combout ),
	.cout(\VGAtiming|Add0~11 ));
// synopsys translate_off
defparam \VGAtiming|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \VGAtiming|Equal0~1 (
// Equation(s):
// \VGAtiming|Equal0~1_combout  = (!\VGAtiming|Add0~6_combout  & (!\VGAtiming|Add0~4_combout  & (!\VGAtiming|Add0~14_combout  & \VGAtiming|Add0~10_combout )))

	.dataa(\VGAtiming|Add0~6_combout ),
	.datab(\VGAtiming|Add0~4_combout ),
	.datac(\VGAtiming|Add0~14_combout ),
	.datad(\VGAtiming|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~1 .lut_mask = 16'h0100;
defparam \VGAtiming|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \VGAtiming|h_counter_in[8]~2 (
// Equation(s):
// \VGAtiming|h_counter_in[8]~2_combout  = (\VGAtiming|Add0~16_combout  & (((!\VGAtiming|Equal0~1_combout ) # (!\VGAtiming|Equal0~0_combout )) # (!\VGAtiming|Add0~18_combout )))

	.dataa(\VGAtiming|Add0~18_combout ),
	.datab(\VGAtiming|Equal0~0_combout ),
	.datac(\VGAtiming|Equal0~1_combout ),
	.datad(\VGAtiming|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[8]~2 .lut_mask = 16'h7F00;
defparam \VGAtiming|h_counter_in[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \VGAtiming|h_counter[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[8] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \VGAtiming|Add0~14 (
// Equation(s):
// \VGAtiming|Add0~14_combout  = (\VGAtiming|h_counter [7] & (!\VGAtiming|Add0~13 )) # (!\VGAtiming|h_counter [7] & ((\VGAtiming|Add0~13 ) # (GND)))
// \VGAtiming|Add0~15  = CARRY((!\VGAtiming|Add0~13 ) # (!\VGAtiming|h_counter [7]))

	.dataa(\VGAtiming|h_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~13 ),
	.combout(\VGAtiming|Add0~14_combout ),
	.cout(\VGAtiming|Add0~15 ));
// synopsys translate_off
defparam \VGAtiming|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \VGAtiming|Add0~16 (
// Equation(s):
// \VGAtiming|Add0~16_combout  = (\VGAtiming|h_counter [8] & (\VGAtiming|Add0~15  $ (GND))) # (!\VGAtiming|h_counter [8] & (!\VGAtiming|Add0~15  & VCC))
// \VGAtiming|Add0~17  = CARRY((\VGAtiming|h_counter [8] & !\VGAtiming|Add0~15 ))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~15 ),
	.combout(\VGAtiming|Add0~16_combout ),
	.cout(\VGAtiming|Add0~17 ));
// synopsys translate_off
defparam \VGAtiming|Add0~16 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \VGAtiming|h_counter_in[9]~0 (
// Equation(s):
// \VGAtiming|h_counter_in[9]~0_combout  = (\VGAtiming|Add0~18_combout  & (((!\VGAtiming|Add0~16_combout ) # (!\VGAtiming|Equal0~1_combout )) # (!\VGAtiming|Equal0~0_combout )))

	.dataa(\VGAtiming|Equal0~0_combout ),
	.datab(\VGAtiming|Add0~18_combout ),
	.datac(\VGAtiming|Equal0~1_combout ),
	.datad(\VGAtiming|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[9]~0 .lut_mask = 16'h4CCC;
defparam \VGAtiming|h_counter_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \VGAtiming|h_counter[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[9] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \VGAtiming|Add0~18 (
// Equation(s):
// \VGAtiming|Add0~18_combout  = \VGAtiming|h_counter [9] $ (\VGAtiming|Add0~17 )

	.dataa(\VGAtiming|h_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGAtiming|Add0~17 ),
	.combout(\VGAtiming|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGAtiming|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \VGAtiming|Equal0~2 (
// Equation(s):
// \VGAtiming|Equal0~2_combout  = (\VGAtiming|Add0~18_combout  & (\VGAtiming|Equal0~1_combout  & (\VGAtiming|Equal0~0_combout  & \VGAtiming|Add0~16_combout )))

	.dataa(\VGAtiming|Add0~18_combout ),
	.datab(\VGAtiming|Equal0~1_combout ),
	.datac(\VGAtiming|Equal0~0_combout ),
	.datad(\VGAtiming|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~2 .lut_mask = 16'h8000;
defparam \VGAtiming|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \VGAtiming|h_counter_in[5]~1 (
// Equation(s):
// \VGAtiming|h_counter_in[5]~1_combout  = (!\VGAtiming|Equal0~2_combout  & \VGAtiming|Add0~10_combout )

	.dataa(\VGAtiming|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGAtiming|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[5]~1 .lut_mask = 16'h5500;
defparam \VGAtiming|h_counter_in[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \VGAtiming|h_counter[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[5] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \VGAtiming|Add0~12 (
// Equation(s):
// \VGAtiming|Add0~12_combout  = (\VGAtiming|h_counter [6] & (\VGAtiming|Add0~11  $ (GND))) # (!\VGAtiming|h_counter [6] & (!\VGAtiming|Add0~11  & VCC))
// \VGAtiming|Add0~13  = CARRY((\VGAtiming|h_counter [6] & !\VGAtiming|Add0~11 ))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~11 ),
	.combout(\VGAtiming|Add0~12_combout ),
	.cout(\VGAtiming|Add0~13 ));
// synopsys translate_off
defparam \VGAtiming|Add0~12 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \VGAtiming|h_counter[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[6] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \VGAtiming|always1~0 (
// Equation(s):
// \VGAtiming|always1~0_combout  = (!\VGAtiming|Add0~14_combout  & ((\VGAtiming|Equal0~2_combout ) # (!\VGAtiming|Add0~16_combout )))

	.dataa(\VGAtiming|Add0~14_combout ),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGAtiming|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~0 .lut_mask = 16'h4455;
defparam \VGAtiming|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \VGAtiming|v_counter[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGAtiming|v_counter_in[9]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[9] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \VGAtiming|v_counter[0]~0 (
// Equation(s):
// \VGAtiming|v_counter[0]~0_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~0_combout  & ((!\VGAtiming|Equal1~2_combout )))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [0]))))

	.dataa(\VGAtiming|Add1~0_combout ),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(\VGAtiming|v_counter [0]),
	.datad(\VGAtiming|Equal1~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter[0]~0 .lut_mask = 16'h30B8;
defparam \VGAtiming|v_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \VGAtiming|v_counter[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[0] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \VGAtiming|Add1~0 (
// Equation(s):
// \VGAtiming|Add1~0_combout  = \VGAtiming|v_counter [0] $ (VCC)
// \VGAtiming|Add1~1  = CARRY(\VGAtiming|v_counter [0])

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGAtiming|Add1~0_combout ),
	.cout(\VGAtiming|Add1~1 ));
// synopsys translate_off
defparam \VGAtiming|Add1~0 .lut_mask = 16'h33CC;
defparam \VGAtiming|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \VGAtiming|Add1~2 (
// Equation(s):
// \VGAtiming|Add1~2_combout  = (\VGAtiming|v_counter [1] & (!\VGAtiming|Add1~1 )) # (!\VGAtiming|v_counter [1] & ((\VGAtiming|Add1~1 ) # (GND)))
// \VGAtiming|Add1~3  = CARRY((!\VGAtiming|Add1~1 ) # (!\VGAtiming|v_counter [1]))

	.dataa(\VGAtiming|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~1 ),
	.combout(\VGAtiming|Add1~2_combout ),
	.cout(\VGAtiming|Add1~3 ));
// synopsys translate_off
defparam \VGAtiming|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \VGAtiming|v_counter_in[1]~8 (
// Equation(s):
// \VGAtiming|v_counter_in[1]~8_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~2_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [1])))

	.dataa(\VGAtiming|Add1~2_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[1]~8 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \VGAtiming|v_counter[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[1] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \VGAtiming|Add1~4 (
// Equation(s):
// \VGAtiming|Add1~4_combout  = (\VGAtiming|v_counter [2] & (\VGAtiming|Add1~3  $ (GND))) # (!\VGAtiming|v_counter [2] & (!\VGAtiming|Add1~3  & VCC))
// \VGAtiming|Add1~5  = CARRY((\VGAtiming|v_counter [2] & !\VGAtiming|Add1~3 ))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~3 ),
	.combout(\VGAtiming|Add1~4_combout ),
	.cout(\VGAtiming|Add1~5 ));
// synopsys translate_off
defparam \VGAtiming|Add1~4 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \VGAtiming|v_counter_in[2]~5 (
// Equation(s):
// \VGAtiming|v_counter_in[2]~5_combout  = (\VGAtiming|Equal0~2_combout  & (!\VGAtiming|Equal1~2_combout  & (\VGAtiming|Add1~4_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [2]))))

	.dataa(\VGAtiming|Equal1~2_combout ),
	.datab(\VGAtiming|Add1~4_combout ),
	.datac(\VGAtiming|v_counter [2]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[2]~5 .lut_mask = 16'h44F0;
defparam \VGAtiming|v_counter_in[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \VGAtiming|v_counter[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[2] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \VGAtiming|Add1~6 (
// Equation(s):
// \VGAtiming|Add1~6_combout  = (\VGAtiming|v_counter [3] & (!\VGAtiming|Add1~5 )) # (!\VGAtiming|v_counter [3] & ((\VGAtiming|Add1~5 ) # (GND)))
// \VGAtiming|Add1~7  = CARRY((!\VGAtiming|Add1~5 ) # (!\VGAtiming|v_counter [3]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~5 ),
	.combout(\VGAtiming|Add1~6_combout ),
	.cout(\VGAtiming|Add1~7 ));
// synopsys translate_off
defparam \VGAtiming|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \VGAtiming|Equal1~0 (
// Equation(s):
// \VGAtiming|Equal1~0_combout  = (\VGAtiming|Add1~0_combout  & (\VGAtiming|Add1~6_combout  & (!\VGAtiming|Add1~2_combout  & \VGAtiming|Add1~4_combout )))

	.dataa(\VGAtiming|Add1~0_combout ),
	.datab(\VGAtiming|Add1~6_combout ),
	.datac(\VGAtiming|Add1~2_combout ),
	.datad(\VGAtiming|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~0 .lut_mask = 16'h0800;
defparam \VGAtiming|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \VGAtiming|Equal1~1 (
// Equation(s):
// \VGAtiming|Equal1~1_combout  = (!\VGAtiming|Add1~12_combout  & (\VGAtiming|Equal1~0_combout  & (!\VGAtiming|Add1~10_combout  & !\VGAtiming|Add1~8_combout )))

	.dataa(\VGAtiming|Add1~12_combout ),
	.datab(\VGAtiming|Equal1~0_combout ),
	.datac(\VGAtiming|Add1~10_combout ),
	.datad(\VGAtiming|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~1 .lut_mask = 16'h0004;
defparam \VGAtiming|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \VGAtiming|Equal1~2 (
// Equation(s):
// \VGAtiming|Equal1~2_combout  = (\VGAtiming|Equal1~1_combout  & (!\VGAtiming|Add1~16_combout  & (!\VGAtiming|Add1~14_combout  & \VGAtiming|Add1~18_combout )))

	.dataa(\VGAtiming|Equal1~1_combout ),
	.datab(\VGAtiming|Add1~16_combout ),
	.datac(\VGAtiming|Add1~14_combout ),
	.datad(\VGAtiming|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~2 .lut_mask = 16'h0200;
defparam \VGAtiming|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \VGAtiming|v_counter_in[3]~7 (
// Equation(s):
// \VGAtiming|v_counter_in[3]~7_combout  = (\VGAtiming|Equal0~2_combout  & (!\VGAtiming|Equal1~2_combout  & (\VGAtiming|Add1~6_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [3]))))

	.dataa(\VGAtiming|Equal1~2_combout ),
	.datab(\VGAtiming|Add1~6_combout ),
	.datac(\VGAtiming|v_counter [3]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[3]~7 .lut_mask = 16'h44F0;
defparam \VGAtiming|v_counter_in[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \VGAtiming|v_counter[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[3] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \VGAtiming|Add1~8 (
// Equation(s):
// \VGAtiming|Add1~8_combout  = (\VGAtiming|v_counter [4] & (\VGAtiming|Add1~7  $ (GND))) # (!\VGAtiming|v_counter [4] & (!\VGAtiming|Add1~7  & VCC))
// \VGAtiming|Add1~9  = CARRY((\VGAtiming|v_counter [4] & !\VGAtiming|Add1~7 ))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~7 ),
	.combout(\VGAtiming|Add1~8_combout ),
	.cout(\VGAtiming|Add1~9 ));
// synopsys translate_off
defparam \VGAtiming|Add1~8 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \VGAtiming|v_counter_in[4]~6 (
// Equation(s):
// \VGAtiming|v_counter_in[4]~6_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~8_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [4])))

	.dataa(\VGAtiming|Add1~8_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [4]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[4]~6 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \VGAtiming|v_counter[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[4] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \VGAtiming|Add1~10 (
// Equation(s):
// \VGAtiming|Add1~10_combout  = (\VGAtiming|v_counter [5] & (!\VGAtiming|Add1~9 )) # (!\VGAtiming|v_counter [5] & ((\VGAtiming|Add1~9 ) # (GND)))
// \VGAtiming|Add1~11  = CARRY((!\VGAtiming|Add1~9 ) # (!\VGAtiming|v_counter [5]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~9 ),
	.combout(\VGAtiming|Add1~10_combout ),
	.cout(\VGAtiming|Add1~11 ));
// synopsys translate_off
defparam \VGAtiming|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \VGAtiming|v_counter_in[5]~0 (
// Equation(s):
// \VGAtiming|v_counter_in[5]~0_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~10_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [5])))

	.dataa(\VGAtiming|Equal0~2_combout ),
	.datab(\VGAtiming|Add1~10_combout ),
	.datac(\VGAtiming|v_counter [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[5]~0 .lut_mask = 16'hD8D8;
defparam \VGAtiming|v_counter_in[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \VGAtiming|v_counter[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[5] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \VGAtiming|Add1~12 (
// Equation(s):
// \VGAtiming|Add1~12_combout  = (\VGAtiming|v_counter [6] & (\VGAtiming|Add1~11  $ (GND))) # (!\VGAtiming|v_counter [6] & (!\VGAtiming|Add1~11  & VCC))
// \VGAtiming|Add1~13  = CARRY((\VGAtiming|v_counter [6] & !\VGAtiming|Add1~11 ))

	.dataa(\VGAtiming|v_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~11 ),
	.combout(\VGAtiming|Add1~12_combout ),
	.cout(\VGAtiming|Add1~13 ));
// synopsys translate_off
defparam \VGAtiming|Add1~12 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \VGAtiming|v_counter_in[6]~1 (
// Equation(s):
// \VGAtiming|v_counter_in[6]~1_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~12_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [6])))

	.dataa(\VGAtiming|Add1~12_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [6]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[6]~1 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \VGAtiming|v_counter[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[6] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \VGAtiming|Add1~14 (
// Equation(s):
// \VGAtiming|Add1~14_combout  = (\VGAtiming|v_counter [7] & (!\VGAtiming|Add1~13 )) # (!\VGAtiming|v_counter [7] & ((\VGAtiming|Add1~13 ) # (GND)))
// \VGAtiming|Add1~15  = CARRY((!\VGAtiming|Add1~13 ) # (!\VGAtiming|v_counter [7]))

	.dataa(\VGAtiming|v_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~13 ),
	.combout(\VGAtiming|Add1~14_combout ),
	.cout(\VGAtiming|Add1~15 ));
// synopsys translate_off
defparam \VGAtiming|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \VGAtiming|v_counter_in[7]~2 (
// Equation(s):
// \VGAtiming|v_counter_in[7]~2_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~14_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [7])))

	.dataa(\VGAtiming|Add1~14_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[7]~2 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \VGAtiming|v_counter[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[7] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \VGAtiming|Add1~16 (
// Equation(s):
// \VGAtiming|Add1~16_combout  = (\VGAtiming|v_counter [8] & (\VGAtiming|Add1~15  $ (GND))) # (!\VGAtiming|v_counter [8] & (!\VGAtiming|Add1~15  & VCC))
// \VGAtiming|Add1~17  = CARRY((\VGAtiming|v_counter [8] & !\VGAtiming|Add1~15 ))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~15 ),
	.combout(\VGAtiming|Add1~16_combout ),
	.cout(\VGAtiming|Add1~17 ));
// synopsys translate_off
defparam \VGAtiming|Add1~16 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \VGAtiming|v_counter_in[8]~3 (
// Equation(s):
// \VGAtiming|v_counter_in[8]~3_combout  = (\VGAtiming|Equal0~2_combout  & ((\VGAtiming|Add1~16_combout ))) # (!\VGAtiming|Equal0~2_combout  & (\VGAtiming|v_counter [8]))

	.dataa(\VGAtiming|Equal0~2_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [8]),
	.datad(\VGAtiming|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[8]~3 .lut_mask = 16'hFA50;
defparam \VGAtiming|v_counter_in[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \VGAtiming|v_counter[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[8] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \VGAtiming|Add1~18 (
// Equation(s):
// \VGAtiming|Add1~18_combout  = \VGAtiming|v_counter [9] $ (\VGAtiming|Add1~17 )

	.dataa(\VGAtiming|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGAtiming|Add1~17 ),
	.combout(\VGAtiming|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Add1~18 .lut_mask = 16'h5A5A;
defparam \VGAtiming|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \VGAtiming|v_counter_in[9]~4 (
// Equation(s):
// \VGAtiming|v_counter_in[9]~4_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~18_combout  & (!\VGAtiming|Equal1~2_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [9]))))

	.dataa(\VGAtiming|Equal0~2_combout ),
	.datab(\VGAtiming|Add1~18_combout ),
	.datac(\VGAtiming|Equal1~2_combout ),
	.datad(\VGAtiming|v_counter [9]),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[9]~4 .lut_mask = 16'h5D08;
defparam \VGAtiming|v_counter_in[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \VGAtiming|LessThan5~0 (
// Equation(s):
// \VGAtiming|LessThan5~0_combout  = (\VGAtiming|v_counter_in[7]~2_combout  & (\VGAtiming|v_counter_in[8]~3_combout  & (\VGAtiming|v_counter_in[6]~1_combout  & \VGAtiming|v_counter_in[5]~0_combout )))

	.dataa(\VGAtiming|v_counter_in[7]~2_combout ),
	.datab(\VGAtiming|v_counter_in[8]~3_combout ),
	.datac(\VGAtiming|v_counter_in[6]~1_combout ),
	.datad(\VGAtiming|v_counter_in[5]~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|LessThan5~0 .lut_mask = 16'h8000;
defparam \VGAtiming|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \VGAtiming|always1~1 (
// Equation(s):
// \VGAtiming|always1~1_combout  = (!\VGAtiming|v_counter_in[9]~4_combout  & (!\VGAtiming|LessThan5~0_combout  & ((\VGAtiming|always1~0_combout ) # (!\VGAtiming|h_counter_in[9]~0_combout ))))

	.dataa(\VGAtiming|always1~0_combout ),
	.datab(\VGAtiming|h_counter_in[9]~0_combout ),
	.datac(\VGAtiming|v_counter_in[9]~4_combout ),
	.datad(\VGAtiming|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~1 .lut_mask = 16'h000B;
defparam \VGAtiming|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \VGAtiming|VGA_BLANK_N (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_BLANK_N .is_wysiwyg = "true";
defparam \VGAtiming|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cycloneive_lcell_comb \SRAM|nextState.feedingVGA~0 (
// Equation(s):
// \SRAM|nextState.feedingVGA~0_combout  = (!\SRAM|state.feedingVGA~q  & \VGAtiming|VGA_BLANK_N~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\VGAtiming|VGA_BLANK_N~q ),
	.cin(gnd),
	.combout(\SRAM|nextState.feedingVGA~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextState.feedingVGA~0 .lut_mask = 16'h0F00;
defparam \SRAM|nextState.feedingVGA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N8
cycloneive_lcell_comb \SRAM|state.feedingVGA~feeder (
// Equation(s):
// \SRAM|state.feedingVGA~feeder_combout  = \SRAM|nextState.feedingVGA~0_combout 

	.dataa(gnd),
	.datab(\SRAM|nextState.feedingVGA~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|state.feedingVGA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|state.feedingVGA~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|state.feedingVGA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N9
dffeas \SRAM|state.feedingVGA (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|state.feedingVGA~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|state.feedingVGA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|state.feedingVGA .is_wysiwyg = "true";
defparam \SRAM|state.feedingVGA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \SRAM|tilePointerY[0]~8 (
// Equation(s):
// \SRAM|tilePointerY[0]~8_combout  = \SRAM|tilePointerY [0] $ (VCC)
// \SRAM|tilePointerY[0]~9  = CARRY(\SRAM|tilePointerY [0])

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|tilePointerY[0]~8_combout ),
	.cout(\SRAM|tilePointerY[0]~9 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[0]~8 .lut_mask = 16'h33CC;
defparam \SRAM|tilePointerY[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N9
dffeas \SRAM|idle (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|always1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|idle .is_wysiwyg = "true";
defparam \SRAM|idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \SRAM|Add5~0 (
// Equation(s):
// \SRAM|Add5~0_combout  = \SRAM|tilePointerX [0] $ (VCC)
// \SRAM|Add5~1  = CARRY(\SRAM|tilePointerX [0])

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add5~0_combout ),
	.cout(\SRAM|Add5~1 ));
// synopsys translate_off
defparam \SRAM|Add5~0 .lut_mask = 16'h33CC;
defparam \SRAM|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \SRAM|nextTilePointerX~0 (
// Equation(s):
// \SRAM|nextTilePointerX~0_combout  = (!\SRAM|always1~2_combout  & (!\SRAM|idle~q  & \SRAM|Add5~0_combout ))

	.dataa(gnd),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|Add5~0_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~0 .lut_mask = 16'h0300;
defparam \SRAM|nextTilePointerX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \SRAM|tilePointerX[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[0] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \SRAM|Add5~2 (
// Equation(s):
// \SRAM|Add5~2_combout  = (\SRAM|tilePointerX [1] & (!\SRAM|Add5~1 )) # (!\SRAM|tilePointerX [1] & ((\SRAM|Add5~1 ) # (GND)))
// \SRAM|Add5~3  = CARRY((!\SRAM|Add5~1 ) # (!\SRAM|tilePointerX [1]))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~1 ),
	.combout(\SRAM|Add5~2_combout ),
	.cout(\SRAM|Add5~3 ));
// synopsys translate_off
defparam \SRAM|Add5~2 .lut_mask = 16'h3C3F;
defparam \SRAM|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \SRAM|nextTilePointerX~1 (
// Equation(s):
// \SRAM|nextTilePointerX~1_combout  = (!\SRAM|always1~2_combout  & (!\SRAM|idle~q  & \SRAM|Add5~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|Add5~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~1 .lut_mask = 16'h0300;
defparam \SRAM|nextTilePointerX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \SRAM|tilePointerX[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[1] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \SRAM|Add5~4 (
// Equation(s):
// \SRAM|Add5~4_combout  = (\SRAM|tilePointerX [2] & (\SRAM|Add5~3  $ (GND))) # (!\SRAM|tilePointerX [2] & (!\SRAM|Add5~3  & VCC))
// \SRAM|Add5~5  = CARRY((\SRAM|tilePointerX [2] & !\SRAM|Add5~3 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~3 ),
	.combout(\SRAM|Add5~4_combout ),
	.cout(\SRAM|Add5~5 ));
// synopsys translate_off
defparam \SRAM|Add5~4 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \SRAM|nextTilePointerX~2 (
// Equation(s):
// \SRAM|nextTilePointerX~2_combout  = (!\SRAM|idle~q  & (\SRAM|Add5~4_combout  & !\SRAM|always1~2_combout ))

	.dataa(\SRAM|idle~q ),
	.datab(gnd),
	.datac(\SRAM|Add5~4_combout ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~2 .lut_mask = 16'h0050;
defparam \SRAM|nextTilePointerX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \SRAM|tilePointerX[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[2] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \SRAM|Add5~6 (
// Equation(s):
// \SRAM|Add5~6_combout  = (\SRAM|tilePointerX [3] & (!\SRAM|Add5~5 )) # (!\SRAM|tilePointerX [3] & ((\SRAM|Add5~5 ) # (GND)))
// \SRAM|Add5~7  = CARRY((!\SRAM|Add5~5 ) # (!\SRAM|tilePointerX [3]))

	.dataa(\SRAM|tilePointerX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~5 ),
	.combout(\SRAM|Add5~6_combout ),
	.cout(\SRAM|Add5~7 ));
// synopsys translate_off
defparam \SRAM|Add5~6 .lut_mask = 16'h5A5F;
defparam \SRAM|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \SRAM|nextTilePointerX~3 (
// Equation(s):
// \SRAM|nextTilePointerX~3_combout  = (!\SRAM|always1~2_combout  & (!\SRAM|idle~q  & \SRAM|Add5~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|Add5~6_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~3 .lut_mask = 16'h0300;
defparam \SRAM|nextTilePointerX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \SRAM|tilePointerX[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[3] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \SRAM|Equal1~0 (
// Equation(s):
// \SRAM|Equal1~0_combout  = (\SRAM|tilePointerX [3] & (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2] & \SRAM|tilePointerX [0])))

	.dataa(\SRAM|tilePointerX [3]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~0 .lut_mask = 16'h8000;
defparam \SRAM|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \SRAM|Add5~8 (
// Equation(s):
// \SRAM|Add5~8_combout  = (\SRAM|tilePointerX [4] & (\SRAM|Add5~7  $ (GND))) # (!\SRAM|tilePointerX [4] & (!\SRAM|Add5~7  & VCC))
// \SRAM|Add5~9  = CARRY((\SRAM|tilePointerX [4] & !\SRAM|Add5~7 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~7 ),
	.combout(\SRAM|Add5~8_combout ),
	.cout(\SRAM|Add5~9 ));
// synopsys translate_off
defparam \SRAM|Add5~8 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \SRAM|nextTilePointerX~4 (
// Equation(s):
// \SRAM|nextTilePointerX~4_combout  = (\SRAM|Add5~8_combout  & (!\SRAM|idle~q  & !\SRAM|always1~2_combout ))

	.dataa(\SRAM|Add5~8_combout ),
	.datab(\SRAM|idle~q ),
	.datac(gnd),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~4 .lut_mask = 16'h0022;
defparam \SRAM|nextTilePointerX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \SRAM|tilePointerX[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[4] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \SRAM|Add5~10 (
// Equation(s):
// \SRAM|Add5~10_combout  = (\SRAM|tilePointerX [5] & (!\SRAM|Add5~9 )) # (!\SRAM|tilePointerX [5] & ((\SRAM|Add5~9 ) # (GND)))
// \SRAM|Add5~11  = CARRY((!\SRAM|Add5~9 ) # (!\SRAM|tilePointerX [5]))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~9 ),
	.combout(\SRAM|Add5~10_combout ),
	.cout(\SRAM|Add5~11 ));
// synopsys translate_off
defparam \SRAM|Add5~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \SRAM|nextTilePointerX~5 (
// Equation(s):
// \SRAM|nextTilePointerX~5_combout  = (\SRAM|Add5~10_combout  & (!\SRAM|always1~2_combout  & (!\SRAM|idle~q  & \SRAM|Equal1~2_combout )))

	.dataa(\SRAM|Add5~10_combout ),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|Equal1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~5 .lut_mask = 16'h0200;
defparam \SRAM|nextTilePointerX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \SRAM|tilePointerX[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[5] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \SRAM|Add5~12 (
// Equation(s):
// \SRAM|Add5~12_combout  = (\SRAM|tilePointerX [6] & (\SRAM|Add5~11  $ (GND))) # (!\SRAM|tilePointerX [6] & (!\SRAM|Add5~11  & VCC))
// \SRAM|Add5~13  = CARRY((\SRAM|tilePointerX [6] & !\SRAM|Add5~11 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~11 ),
	.combout(\SRAM|Add5~12_combout ),
	.cout(\SRAM|Add5~13 ));
// synopsys translate_off
defparam \SRAM|Add5~12 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \SRAM|nextTilePointerX~7 (
// Equation(s):
// \SRAM|nextTilePointerX~7_combout  = (\SRAM|Add5~12_combout  & (!\SRAM|idle~q  & !\SRAM|always1~2_combout ))

	.dataa(\SRAM|Add5~12_combout ),
	.datab(\SRAM|idle~q ),
	.datac(gnd),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~7 .lut_mask = 16'h0022;
defparam \SRAM|nextTilePointerX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N25
dffeas \SRAM|tilePointerX[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[6] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \SRAM|Add5~14 (
// Equation(s):
// \SRAM|Add5~14_combout  = \SRAM|tilePointerX [7] $ (\SRAM|Add5~13 )

	.dataa(\SRAM|tilePointerX [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add5~13 ),
	.combout(\SRAM|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add5~14 .lut_mask = 16'h5A5A;
defparam \SRAM|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \SRAM|nextTilePointerX~8 (
// Equation(s):
// \SRAM|nextTilePointerX~8_combout  = (!\SRAM|idle~q  & (\SRAM|Add5~14_combout  & !\SRAM|always1~2_combout ))

	.dataa(\SRAM|idle~q ),
	.datab(gnd),
	.datac(\SRAM|Add5~14_combout ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~8 .lut_mask = 16'h0050;
defparam \SRAM|nextTilePointerX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N27
dffeas \SRAM|tilePointerX[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[7] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \SRAM|Equal1~1 (
// Equation(s):
// \SRAM|Equal1~1_combout  = (!\SRAM|tilePointerX [6] & (!\SRAM|tilePointerX [5] & (!\SRAM|tilePointerX [7] & \SRAM|tilePointerX [4])))

	.dataa(\SRAM|tilePointerX [6]),
	.datab(\SRAM|tilePointerX [5]),
	.datac(\SRAM|tilePointerX [7]),
	.datad(\SRAM|tilePointerX [4]),
	.cin(gnd),
	.combout(\SRAM|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~1 .lut_mask = 16'h0100;
defparam \SRAM|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \SRAM|Equal1~2 (
// Equation(s):
// \SRAM|Equal1~2_combout  = (!\SRAM|Equal1~1_combout ) # (!\SRAM|Equal1~0_combout )

	.dataa(\SRAM|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~2 .lut_mask = 16'h55FF;
defparam \SRAM|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \SRAM|nextTilePointerX~6 (
// Equation(s):
// \SRAM|nextTilePointerX~6_combout  = (\SRAM|idle~q ) # (\SRAM|always1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~6 .lut_mask = 16'hFFF0;
defparam \SRAM|nextTilePointerX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneive_lcell_comb \SRAM|tilePointerY[0]~10 (
// Equation(s):
// \SRAM|tilePointerY[0]~10_combout  = (!\SRAM|state.feedingVGA~q  & (((\SRAM|idle~q ) # (\SRAM|always1~2_combout )) # (!\SRAM|Equal1~2_combout )))

	.dataa(\SRAM|state.feedingVGA~q ),
	.datab(\SRAM|Equal1~2_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|tilePointerY[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tilePointerY[0]~10 .lut_mask = 16'h5551;
defparam \SRAM|tilePointerY[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \SRAM|tilePointerY[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[0] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_lcell_comb \SRAM|tilePointerY[1]~11 (
// Equation(s):
// \SRAM|tilePointerY[1]~11_combout  = (\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY[0]~9 )) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY[0]~9 ) # (GND)))
// \SRAM|tilePointerY[1]~12  = CARRY((!\SRAM|tilePointerY[0]~9 ) # (!\SRAM|tilePointerY [1]))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[0]~9 ),
	.combout(\SRAM|tilePointerY[1]~11_combout ),
	.cout(\SRAM|tilePointerY[1]~12 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[1]~11 .lut_mask = 16'h3C3F;
defparam \SRAM|tilePointerY[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \SRAM|tilePointerY[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[1]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[1] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \SRAM|tilePointerY[2]~13 (
// Equation(s):
// \SRAM|tilePointerY[2]~13_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY[1]~12  $ (GND))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY[1]~12  & VCC))
// \SRAM|tilePointerY[2]~14  = CARRY((\SRAM|tilePointerY [2] & !\SRAM|tilePointerY[1]~12 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[1]~12 ),
	.combout(\SRAM|tilePointerY[2]~13_combout ),
	.cout(\SRAM|tilePointerY[2]~14 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[2]~13 .lut_mask = 16'hC30C;
defparam \SRAM|tilePointerY[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y13_N21
dffeas \SRAM|tilePointerY[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[2] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_lcell_comb \SRAM|tilePointerY[3]~15 (
// Equation(s):
// \SRAM|tilePointerY[3]~15_combout  = (\SRAM|tilePointerY [3] & (!\SRAM|tilePointerY[2]~14 )) # (!\SRAM|tilePointerY [3] & ((\SRAM|tilePointerY[2]~14 ) # (GND)))
// \SRAM|tilePointerY[3]~16  = CARRY((!\SRAM|tilePointerY[2]~14 ) # (!\SRAM|tilePointerY [3]))

	.dataa(\SRAM|tilePointerY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[2]~14 ),
	.combout(\SRAM|tilePointerY[3]~15_combout ),
	.cout(\SRAM|tilePointerY[3]~16 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[3]~15 .lut_mask = 16'h5A5F;
defparam \SRAM|tilePointerY[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y13_N23
dffeas \SRAM|tilePointerY[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[3]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[3] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_lcell_comb \SRAM|tilePointerY[4]~17 (
// Equation(s):
// \SRAM|tilePointerY[4]~17_combout  = (\SRAM|tilePointerY [4] & (\SRAM|tilePointerY[3]~16  $ (GND))) # (!\SRAM|tilePointerY [4] & (!\SRAM|tilePointerY[3]~16  & VCC))
// \SRAM|tilePointerY[4]~18  = CARRY((\SRAM|tilePointerY [4] & !\SRAM|tilePointerY[3]~16 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[3]~16 ),
	.combout(\SRAM|tilePointerY[4]~17_combout ),
	.cout(\SRAM|tilePointerY[4]~18 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[4]~17 .lut_mask = 16'hC30C;
defparam \SRAM|tilePointerY[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \SRAM|tilePointerY[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[4] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \SRAM|tilePointerY[5]~19 (
// Equation(s):
// \SRAM|tilePointerY[5]~19_combout  = (\SRAM|tilePointerY [5] & (!\SRAM|tilePointerY[4]~18 )) # (!\SRAM|tilePointerY [5] & ((\SRAM|tilePointerY[4]~18 ) # (GND)))
// \SRAM|tilePointerY[5]~20  = CARRY((!\SRAM|tilePointerY[4]~18 ) # (!\SRAM|tilePointerY [5]))

	.dataa(\SRAM|tilePointerY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[4]~18 ),
	.combout(\SRAM|tilePointerY[5]~19_combout ),
	.cout(\SRAM|tilePointerY[5]~20 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[5]~19 .lut_mask = 16'h5A5F;
defparam \SRAM|tilePointerY[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y13_N27
dffeas \SRAM|tilePointerY[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[5] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \SRAM|tilePointerY[6]~21 (
// Equation(s):
// \SRAM|tilePointerY[6]~21_combout  = (\SRAM|tilePointerY [6] & (\SRAM|tilePointerY[5]~20  $ (GND))) # (!\SRAM|tilePointerY [6] & (!\SRAM|tilePointerY[5]~20  & VCC))
// \SRAM|tilePointerY[6]~22  = CARRY((\SRAM|tilePointerY [6] & !\SRAM|tilePointerY[5]~20 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[5]~20 ),
	.combout(\SRAM|tilePointerY[6]~21_combout ),
	.cout(\SRAM|tilePointerY[6]~22 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[6]~21 .lut_mask = 16'hC30C;
defparam \SRAM|tilePointerY[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \SRAM|tilePointerY[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[6] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_lcell_comb \SRAM|always1~1 (
// Equation(s):
// \SRAM|always1~1_combout  = (!\SRAM|tilePointerY [5] & (\SRAM|tilePointerY [4] & (\SRAM|tilePointerY [3] & !\SRAM|tilePointerY [6])))

	.dataa(\SRAM|tilePointerY [5]),
	.datab(\SRAM|tilePointerY [4]),
	.datac(\SRAM|tilePointerY [3]),
	.datad(\SRAM|tilePointerY [6]),
	.cin(gnd),
	.combout(\SRAM|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~1 .lut_mask = 16'h0040;
defparam \SRAM|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \SRAM|always1~0 (
// Equation(s):
// \SRAM|always1~0_combout  = (!\SRAM|idle~q  & (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2] & \SRAM|tilePointerY [1])))

	.dataa(\SRAM|idle~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~0 .lut_mask = 16'h4000;
defparam \SRAM|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_lcell_comb \SRAM|tilePointerY[7]~23 (
// Equation(s):
// \SRAM|tilePointerY[7]~23_combout  = \SRAM|tilePointerY [7] $ (\SRAM|tilePointerY[6]~22 )

	.dataa(\SRAM|tilePointerY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|tilePointerY[6]~22 ),
	.combout(\SRAM|tilePointerY[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tilePointerY[7]~23 .lut_mask = 16'h5A5A;
defparam \SRAM|tilePointerY[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \SRAM|tilePointerY[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[7] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb \SRAM|always1~2 (
// Equation(s):
// \SRAM|always1~2_combout  = (\SRAM|always1~1_combout  & (!\SRAM|Equal1~2_combout  & (\SRAM|always1~0_combout  & !\SRAM|tilePointerY [7])))

	.dataa(\SRAM|always1~1_combout ),
	.datab(\SRAM|Equal1~2_combout ),
	.datac(\SRAM|always1~0_combout ),
	.datad(\SRAM|tilePointerY [7]),
	.cin(gnd),
	.combout(\SRAM|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~2 .lut_mask = 16'h0020;
defparam \SRAM|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \SRAM|nextDoneStreaming~0 (
// Equation(s):
// \SRAM|nextDoneStreaming~0_combout  = (!\SRAM|state.feedingVGA~q  & \SRAM|always1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextDoneStreaming~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextDoneStreaming~0 .lut_mask = 16'h0F00;
defparam \SRAM|nextDoneStreaming~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N15
dffeas \SRAM|doneStreaming (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextDoneStreaming~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|doneStreaming~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|doneStreaming .is_wysiwyg = "true";
defparam \SRAM|doneStreaming .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N11
dffeas lastDoneStreaming(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|doneStreaming~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lastDoneStreaming~q ),
	.prn(vcc));
// synopsys translate_off
defparam lastDoneStreaming.is_wysiwyg = "true";
defparam lastDoneStreaming.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N18
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = rasteryOffset[5] $ (VCC)
// \Add4~1  = CARRY(rasteryOffset[5])

	.dataa(gnd),
	.datab(rasteryOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h33CC;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N20
cycloneive_lcell_comb \Add4~3 (
// Equation(s):
// \Add4~3_combout  = (rasteryOffset[6] & (!\Add4~1 )) # (!rasteryOffset[6] & ((\Add4~1 ) # (GND)))
// \Add4~4  = CARRY((!\Add4~1 ) # (!rasteryOffset[6]))

	.dataa(gnd),
	.datab(rasteryOffset[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~3_combout ),
	.cout(\Add4~4 ));
// synopsys translate_off
defparam \Add4~3 .lut_mask = 16'h3C3F;
defparam \Add4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
cycloneive_lcell_comb \rasterxOffset[5]~5 (
// Equation(s):
// \rasterxOffset[5]~5_combout  = rasterxOffset[5] $ (VCC)
// \rasterxOffset[5]~6  = CARRY(rasterxOffset[5])

	.dataa(gnd),
	.datab(rasterxOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rasterxOffset[5]~5_combout ),
	.cout(\rasterxOffset[5]~6 ));
// synopsys translate_off
defparam \rasterxOffset[5]~5 .lut_mask = 16'h33CC;
defparam \rasterxOffset[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N1
dffeas \rasterxOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[5] .is_wysiwyg = "true";
defparam \rasterxOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N2
cycloneive_lcell_comb \rasterxOffset[6]~7 (
// Equation(s):
// \rasterxOffset[6]~7_combout  = (rasterxOffset[6] & (!\rasterxOffset[5]~6 )) # (!rasterxOffset[6] & ((\rasterxOffset[5]~6 ) # (GND)))
// \rasterxOffset[6]~8  = CARRY((!\rasterxOffset[5]~6 ) # (!rasterxOffset[6]))

	.dataa(gnd),
	.datab(rasterxOffset[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[5]~6 ),
	.combout(\rasterxOffset[6]~7_combout ),
	.cout(\rasterxOffset[6]~8 ));
// synopsys translate_off
defparam \rasterxOffset[6]~7 .lut_mask = 16'h3C3F;
defparam \rasterxOffset[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y13_N3
dffeas \rasterxOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[6] .is_wysiwyg = "true";
defparam \rasterxOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N4
cycloneive_lcell_comb \rasterxOffset[7]~9 (
// Equation(s):
// \rasterxOffset[7]~9_combout  = (rasterxOffset[7] & (\rasterxOffset[6]~8  $ (GND))) # (!rasterxOffset[7] & (!\rasterxOffset[6]~8  & VCC))
// \rasterxOffset[7]~10  = CARRY((rasterxOffset[7] & !\rasterxOffset[6]~8 ))

	.dataa(gnd),
	.datab(rasterxOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[6]~8 ),
	.combout(\rasterxOffset[7]~9_combout ),
	.cout(\rasterxOffset[7]~10 ));
// synopsys translate_off
defparam \rasterxOffset[7]~9 .lut_mask = 16'hC30C;
defparam \rasterxOffset[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y13_N5
dffeas \rasterxOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[7] .is_wysiwyg = "true";
defparam \rasterxOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N6
cycloneive_lcell_comb \rasterxOffset[8]~11 (
// Equation(s):
// \rasterxOffset[8]~11_combout  = (rasterxOffset[8] & (!\rasterxOffset[7]~10 )) # (!rasterxOffset[8] & ((\rasterxOffset[7]~10 ) # (GND)))
// \rasterxOffset[8]~12  = CARRY((!\rasterxOffset[7]~10 ) # (!rasterxOffset[8]))

	.dataa(rasterxOffset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[7]~10 ),
	.combout(\rasterxOffset[8]~11_combout ),
	.cout(\rasterxOffset[8]~12 ));
// synopsys translate_off
defparam \rasterxOffset[8]~11 .lut_mask = 16'h5A5F;
defparam \rasterxOffset[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y13_N7
dffeas \rasterxOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[8] .is_wysiwyg = "true";
defparam \rasterxOffset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N8
cycloneive_lcell_comb \rasterxOffset[9]~13 (
// Equation(s):
// \rasterxOffset[9]~13_combout  = rasterxOffset[9] $ (!\rasterxOffset[8]~12 )

	.dataa(gnd),
	.datab(rasterxOffset[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rasterxOffset[8]~12 ),
	.combout(\rasterxOffset[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rasterxOffset[9]~13 .lut_mask = 16'hC3C3;
defparam \rasterxOffset[9]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y13_N9
dffeas \rasterxOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[9]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[9] .is_wysiwyg = "true";
defparam \rasterxOffset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N22
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (rasterxOffset[5] & (!rasterxOffset[6] & VCC)) # (!rasterxOffset[5] & (rasterxOffset[6] $ (GND)))
// \Add0~1  = CARRY((!rasterxOffset[5] & !rasterxOffset[6]))

	.dataa(rasterxOffset[5]),
	.datab(rasterxOffset[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6611;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N24
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (rasterxOffset[7] & (!\Add0~1 )) # (!rasterxOffset[7] & (\Add0~1  & VCC))
// \Add0~3  = CARRY((rasterxOffset[7] & !\Add0~1 ))

	.dataa(gnd),
	.datab(rasterxOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C0C;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N26
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (rasterxOffset[8] & (!\Add0~3  & VCC)) # (!rasterxOffset[8] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((!rasterxOffset[8] & !\Add0~3 ))

	.dataa(rasterxOffset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h5A05;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N28
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (rasterxOffset[9] & (!\Add0~5 )) # (!rasterxOffset[9] & (\Add0~5  & VCC))
// \Add0~7  = CARRY((rasterxOffset[9] & !\Add0~5 ))

	.dataa(gnd),
	.datab(rasterxOffset[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C0C;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N30
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = \Add0~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hF0F0;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N10
cycloneive_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_cout  = CARRY((\Add0~0_combout  & rasterxOffset[5]))

	.dataa(\Add0~0_combout ),
	.datab(rasterxOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~1_cout ));
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h0088;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N12
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Add0~2_combout  & (!\Add1~1_cout )) # (!\Add0~2_combout  & ((\Add1~1_cout ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1_cout ) # (!\Add0~2_combout ))

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1_cout ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N14
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\Add0~4_combout  & (\Add1~3  $ (GND))) # (!\Add0~4_combout  & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((\Add0~4_combout  & !\Add1~3 ))

	.dataa(\Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N16
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add0~6_combout  & (!\Add1~5 )) # (!\Add0~6_combout  & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\Add0~6_combout ))

	.dataa(gnd),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N18
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Add0~8_combout  & (\Add1~7  $ (GND))) # (!\Add0~8_combout  & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((\Add0~8_combout  & !\Add1~7 ))

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N20
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \Add0~8_combout  $ (\Add1~9 )

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5A;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N14
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Add1~4_combout ) # ((\Add1~8_combout ) # ((\Add1~6_combout ) # (\Add1~2_combout )))

	.dataa(\Add1~4_combout ),
	.datab(\Add1~8_combout ),
	.datac(\Add1~6_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N16
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!rasterxOffset[6] & (!\Add1~10_combout  & !\LessThan0~0_combout ))

	.dataa(rasterxOffset[6]),
	.datab(\Add1~10_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0101;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N8
cycloneive_lcell_comb \Add4~11 (
// Equation(s):
// \Add4~11_combout  = (\Add4~3_combout  & (((!\LessThan0~1_combout ) # (!\always1~0_combout )) # (!rasteryOffset[5])))

	.dataa(\Add4~3_combout ),
	.datab(rasteryOffset[5]),
	.datac(\always1~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Add4~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~11 .lut_mask = 16'h2AAA;
defparam \Add4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N30
cycloneive_lcell_comb \rasteryOffset[9]~0 (
// Equation(s):
// \rasteryOffset[9]~0_combout  = (!rasterxOffset[6] & (\state.moveTile~q  & (!\LessThan0~0_combout  & !\Add1~10_combout )))

	.dataa(rasterxOffset[6]),
	.datab(\state.moveTile~q ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\rasteryOffset[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rasteryOffset[9]~0 .lut_mask = 16'h0004;
defparam \rasteryOffset[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N9
dffeas \rasteryOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Add4~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasteryOffset[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[6] .is_wysiwyg = "true";
defparam \rasteryOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N22
cycloneive_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_combout  = (rasteryOffset[7] & (\Add4~4  $ (GND))) # (!rasteryOffset[7] & (!\Add4~4  & VCC))
// \Add4~6  = CARRY((rasteryOffset[7] & !\Add4~4 ))

	.dataa(rasteryOffset[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~4 ),
	.combout(\Add4~5_combout ),
	.cout(\Add4~6 ));
// synopsys translate_off
defparam \Add4~5 .lut_mask = 16'hA50A;
defparam \Add4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N6
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\Add4~5_combout  & (((!\LessThan0~1_combout ) # (!\always1~0_combout )) # (!rasteryOffset[5])))

	.dataa(\Add4~5_combout ),
	.datab(rasteryOffset[5]),
	.datac(\always1~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h2AAA;
defparam \Add4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N7
dffeas \rasteryOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Add4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasteryOffset[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[7] .is_wysiwyg = "true";
defparam \rasteryOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N24
cycloneive_lcell_comb \Add4~7 (
// Equation(s):
// \Add4~7_combout  = (rasteryOffset[8] & (!\Add4~6 )) # (!rasteryOffset[8] & ((\Add4~6 ) # (GND)))
// \Add4~8  = CARRY((!\Add4~6 ) # (!rasteryOffset[8]))

	.dataa(rasteryOffset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~6 ),
	.combout(\Add4~7_combout ),
	.cout(\Add4~8 ));
// synopsys translate_off
defparam \Add4~7 .lut_mask = 16'h5A5F;
defparam \Add4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N12
cycloneive_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_combout  = (\Add4~7_combout  & (((!\LessThan0~1_combout ) # (!\always1~0_combout )) # (!rasteryOffset[5])))

	.dataa(\Add4~7_combout ),
	.datab(rasteryOffset[5]),
	.datac(\always1~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Add4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~9 .lut_mask = 16'h2AAA;
defparam \Add4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N13
dffeas \rasteryOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Add4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasteryOffset[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[8] .is_wysiwyg = "true";
defparam \rasteryOffset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N26
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = \Add4~8  $ (!rasteryOffset[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[9]),
	.cin(\Add4~8 ),
	.combout(\Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hF00F;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N10
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\Add4~12_combout  & (((!\LessThan0~1_combout ) # (!\always1~0_combout )) # (!rasteryOffset[5])))

	.dataa(\Add4~12_combout ),
	.datab(rasteryOffset[5]),
	.datac(\always1~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h2AAA;
defparam \Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N11
dffeas \rasteryOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Add4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasteryOffset[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[9] .is_wysiwyg = "true";
defparam \rasteryOffset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N4
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (rasteryOffset[7] & (!rasteryOffset[9] & (rasteryOffset[6] & rasteryOffset[8])))

	.dataa(rasteryOffset[7]),
	.datab(rasteryOffset[9]),
	.datac(rasteryOffset[6]),
	.datad(rasteryOffset[8]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h2000;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N2
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\Add4~0_combout  & (((!\LessThan0~1_combout ) # (!rasteryOffset[5])) # (!\always1~0_combout )))

	.dataa(\always1~0_combout ),
	.datab(\Add4~0_combout ),
	.datac(rasteryOffset[5]),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h4CCC;
defparam \Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N3
dffeas \rasteryOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasteryOffset[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[5] .is_wysiwyg = "true";
defparam \rasteryOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N0
cycloneive_lcell_comb \nextState.endState~0 (
// Equation(s):
// \nextState.endState~0_combout  = (\state.moveTile~q  & (rasteryOffset[5] & (\always1~0_combout  & \LessThan0~1_combout )))

	.dataa(\state.moveTile~q ),
	.datab(rasteryOffset[5]),
	.datac(\always1~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\nextState.endState~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.endState~0 .lut_mask = 16'h8000;
defparam \nextState.endState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N1
dffeas \state.endState (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\nextState.endState~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.endState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.endState .is_wysiwyg = "true";
defparam \state.endState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \state.initState~feeder (
// Equation(s):
// \state.initState~feeder_combout  = \state.endState~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.endState~q ),
	.cin(gnd),
	.combout(\state.initState~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.initState~feeder .lut_mask = 16'hFF00;
defparam \state.initState~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N7
dffeas \state.initState (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\state.initState~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.initState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.initState .is_wysiwyg = "true";
defparam \state.initState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \rasterTrigger~0 (
// Equation(s):
// \rasterTrigger~0_combout  = !\state.rasterTile~q 

	.dataa(gnd),
	.datab(\state.rasterTile~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rasterTrigger~0_combout ),
	.cout());
// synopsys translate_off
defparam \rasterTrigger~0 .lut_mask = 16'h3333;
defparam \rasterTrigger~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N5
dffeas rasterTrigger(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterTrigger~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rasterTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam rasterTrigger.is_wysiwyg = "true";
defparam rasterTrigger.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \tiledRasterizer|Selector0~0 (
// Equation(s):
// \tiledRasterizer|Selector0~0_combout  = (\tiledRasterizer|state.rasterizing~q ) # (\rasterTrigger~q )

	.dataa(\tiledRasterizer|state.rasterizing~q ),
	.datab(\rasterTrigger~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector0~0 .lut_mask = 16'hEEEE;
defparam \tiledRasterizer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N23
dffeas \tiledRasterizer|state.init (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.init .is_wysiwyg = "true";
defparam \tiledRasterizer|state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \tiledRasterizer|Selector1~0 (
// Equation(s):
// \tiledRasterizer|Selector1~0_combout  = (\rasterTrigger~q  & !\tiledRasterizer|state.init~q )

	.dataa(gnd),
	.datab(\rasterTrigger~q ),
	.datac(\tiledRasterizer|state.init~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector1~0 .lut_mask = 16'h0C0C;
defparam \tiledRasterizer|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N27
dffeas \tiledRasterizer|state.rasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.rasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.rasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|state.rasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \tiledRasterizer|Selector2~0 (
// Equation(s):
// \tiledRasterizer|Selector2~0_combout  = (\tiledRasterizer|state.rasterizing~q ) # ((\rasterTrigger~q  & \tiledRasterizer|state.done~q ))

	.dataa(\tiledRasterizer|state.rasterizing~q ),
	.datab(\rasterTrigger~q ),
	.datac(\tiledRasterizer|state.done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector2~0 .lut_mask = 16'hEAEA;
defparam \tiledRasterizer|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N9
dffeas \tiledRasterizer|state.done (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.done .is_wysiwyg = "true";
defparam \tiledRasterizer|state.done .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N29
dffeas \tiledRasterizer|doneRasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|state.done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|doneRasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|doneRasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|doneRasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\state.rasterTile~q  & ((\lastDoneStreaming~q ) # ((!\tiledRasterizer|doneRasterizing~q ) # (!\SRAM|doneStreaming~q ))))

	.dataa(\lastDoneStreaming~q ),
	.datab(\SRAM|doneStreaming~q ),
	.datac(\tiledRasterizer|doneRasterizing~q ),
	.datad(\state.rasterTile~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h00BF;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N28
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.moveTile~q  & (((!rasteryOffset[5]) # (!\always1~0_combout )) # (!\LessThan0~1_combout )))

	.dataa(\state.moveTile~q ),
	.datab(\LessThan0~1_combout ),
	.datac(\always1~0_combout ),
	.datad(rasteryOffset[5]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h2AAA;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (!\state.initState~q  & (!\Selector0~1_combout  & !\Selector0~0_combout ))

	.dataa(\state.initState~q ),
	.datab(\Selector0~1_combout ),
	.datac(gnd),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h0011;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \state.rasterTile (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.rasterTile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.rasterTile .is_wysiwyg = "true";
defparam \state.rasterTile .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \nextState.moveTile~0 (
// Equation(s):
// \nextState.moveTile~0_combout  = (!\lastDoneStreaming~q  & (!\state.rasterTile~q  & (\tiledRasterizer|doneRasterizing~q  & \SRAM|doneStreaming~q )))

	.dataa(\lastDoneStreaming~q ),
	.datab(\state.rasterTile~q ),
	.datac(\tiledRasterizer|doneRasterizing~q ),
	.datad(\SRAM|doneStreaming~q ),
	.cin(gnd),
	.combout(\nextState.moveTile~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.moveTile~0 .lut_mask = 16'h1000;
defparam \nextState.moveTile~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N13
dffeas \state.moveTile (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\nextState.moveTile~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.moveTile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.moveTile .is_wysiwyg = "true";
defparam \state.moveTile .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N27
dffeas rasterTileID(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterTileID~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rasterTileID~q ),
	.prn(vcc));
// synopsys translate_off
defparam rasterTileID.is_wysiwyg = "true";
defparam rasterTileID.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y13_N27
dffeas \tiledRasterizer|cBufferTile1[1][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~2 (
// Equation(s):
// \SRAM|DataToSRAM~2_combout  = (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [4] & (!\SRAM|tilePointerX [3] & !\SRAM|tilePointerY [2])))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [4]),
	.datac(\SRAM|tilePointerX [3]),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~2 .lut_mask = 16'h0001;
defparam \SRAM|DataToSRAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1 (
// Equation(s):
// \SRAM|DataToSRAM~1_combout  = (!\SRAM|tilePointerY [3] & (\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [1] & !\SRAM|tilePointerX [1])))

	.dataa(\SRAM|tilePointerY [3]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1 .lut_mask = 16'h0004;
defparam \SRAM|DataToSRAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N12
cycloneive_lcell_comb \nextStreamingTileID~0 (
// Equation(s):
// \nextStreamingTileID~0_combout  = (\state.moveTile~q  & (\rasterTileID~q )) # (!\state.moveTile~q  & ((\streamingTileID~q )))

	.dataa(\state.moveTile~q ),
	.datab(\rasterTileID~q ),
	.datac(gnd),
	.datad(\streamingTileID~q ),
	.cin(gnd),
	.combout(\nextStreamingTileID~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextStreamingTileID~0 .lut_mask = 16'hDD88;
defparam \nextStreamingTileID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N1
dffeas streamingTileID(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nextStreamingTileID~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\streamingTileID~q ),
	.prn(vcc));
// synopsys translate_off
defparam streamingTileID.is_wysiwyg = "true";
defparam streamingTileID.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~0 (
// Equation(s):
// \SRAM|DataToSRAM~0_combout  = \SRAM|tilePointerX [0] $ (((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\state.moveTile~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\streamingTileID~q ),
	.datad(\rasterTileID~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~0 .lut_mask = 16'hC963;
defparam \SRAM|DataToSRAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~3 (
// Equation(s):
// \SRAM|DataToSRAM~3_combout  = (\SRAM|DataToSRAM~2_combout  & (\SRAM|DataToSRAM~1_combout  & (!\SRAM|tilePointerY [4] & \SRAM|DataToSRAM~0_combout )))

	.dataa(\SRAM|DataToSRAM~2_combout ),
	.datab(\SRAM|DataToSRAM~1_combout ),
	.datac(\SRAM|tilePointerY [4]),
	.datad(\SRAM|DataToSRAM~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~3 .lut_mask = 16'h0800;
defparam \SRAM|DataToSRAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N21
dffeas \tiledRasterizer|cBufferTile0[0][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~4 (
// Equation(s):
// \SRAM|DataToSRAM~4_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][0]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][0]~q )))))

	.dataa(\tiledRasterizer|cBufferTile1[1][1][0]~q ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][0]~q ),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~4 .lut_mask = 16'h88C0;
defparam \SRAM|DataToSRAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \SRAM|always0~1 (
// Equation(s):
// \SRAM|always0~1_combout  = (!\SRAM|state.feedingVGA~q  & !\SRAM|idle~q )

	.dataa(\SRAM|state.feedingVGA~q ),
	.datab(gnd),
	.datac(\SRAM|idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always0~1 .lut_mask = 16'h0505;
defparam \SRAM|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N25
dffeas \SRAM|DataToSRAM[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[0] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \SRAM|lastOpRead~1 (
// Equation(s):
// \SRAM|lastOpRead~1_combout  = (\SRAM|SRAM_WE_N~q  & ((\SRAM|idle~q ) # (\SRAM|state.feedingVGA~q )))

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(\SRAM|SRAM_WE_N~q ),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|lastOpRead~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|lastOpRead~1 .lut_mask = 16'hF0C0;
defparam \SRAM|lastOpRead~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \SRAM|SRAM_WE_N (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|lastOpRead~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_WE_N .is_wysiwyg = "true";
defparam \SRAM|SRAM_WE_N .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N14
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][1]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N15
dffeas \tiledRasterizer|cBufferTile1[1][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N6
cycloneive_lcell_comb \tiledRasterizer|cBufferTile0[0][1][1]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile0[0][1][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile0[0][1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile0[0][1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N7
dffeas \tiledRasterizer|cBufferTile0[0][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile0[0][1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~5 (
// Equation(s):
// \SRAM|DataToSRAM~5_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][1]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][1]~q )))))

	.dataa(\tiledRasterizer|cBufferTile1[1][1][1]~q ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][1]~q ),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~5 .lut_mask = 16'h88C0;
defparam \SRAM|DataToSRAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N3
dffeas \SRAM|DataToSRAM[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[1] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y13_N17
dffeas \tiledRasterizer|cBufferTile1[1][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N16
cycloneive_lcell_comb \tiledRasterizer|cBufferTile0[0][1][2]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile0[0][1][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile0[0][1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile0[0][1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N17
dffeas \tiledRasterizer|cBufferTile0[0][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile0[0][1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~6 (
// Equation(s):
// \SRAM|DataToSRAM~6_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][2]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][2]~q )))))

	.dataa(\tiledRasterizer|cBufferTile1[1][1][2]~q ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][2]~q ),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~6 .lut_mask = 16'h88C0;
defparam \SRAM|DataToSRAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N5
dffeas \SRAM|DataToSRAM[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[2] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y13_N1
dffeas \tiledRasterizer|cBufferTile1[1][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N5
dffeas \tiledRasterizer|cBufferTile0[0][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~7 (
// Equation(s):
// \SRAM|DataToSRAM~7_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][3]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][3]~q )))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\tiledRasterizer|cBufferTile1[1][1][3]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\tiledRasterizer|cBufferTile0[0][1][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~7 .lut_mask = 16'hD080;
defparam \SRAM|DataToSRAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N15
dffeas \SRAM|DataToSRAM[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[3] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y13_N11
dffeas \tiledRasterizer|cBufferTile0[0][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y13_N3
dffeas \tiledRasterizer|cBufferTile1[1][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~8 (
// Equation(s):
// \SRAM|DataToSRAM~8_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile1[1][1][4]~q ))) # (!\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile0[0][1][4]~q ))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\tiledRasterizer|cBufferTile0[0][1][4]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\tiledRasterizer|cBufferTile1[1][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~8 .lut_mask = 16'hE040;
defparam \SRAM|DataToSRAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N17
dffeas \SRAM|DataToSRAM[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[4] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N4
cycloneive_lcell_comb \tiledRasterizer|Add0~0 (
// Equation(s):
// \tiledRasterizer|Add0~0_combout  = (rasterxOffset[5] & (\SW[5]~input_o  $ (VCC))) # (!rasterxOffset[5] & (\SW[5]~input_o  & VCC))
// \tiledRasterizer|Add0~1  = CARRY((rasterxOffset[5] & \SW[5]~input_o ))

	.dataa(rasterxOffset[5]),
	.datab(\SW[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|Add0~0_combout ),
	.cout(\tiledRasterizer|Add0~1 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~0 .lut_mask = 16'h6688;
defparam \tiledRasterizer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N12
cycloneive_lcell_comb \tiledRasterizer|cBufferTile0[0][1][5]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile0[0][1][5]~feeder_combout  = \tiledRasterizer|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile0[0][1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile0[0][1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N13
dffeas \tiledRasterizer|cBufferTile0[0][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile0[0][1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N20
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][5]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][5]~feeder_combout  = \tiledRasterizer|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N21
dffeas \tiledRasterizer|cBufferTile1[1][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~9 (
// Equation(s):
// \SRAM|DataToSRAM~9_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile1[1][1][5]~q ))) # (!\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile0[0][1][5]~q ))))

	.dataa(\tiledRasterizer|cBufferTile0[0][1][5]~q ),
	.datab(\tiledRasterizer|cBufferTile1[1][1][5]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~9 .lut_mask = 16'hC0A0;
defparam \SRAM|DataToSRAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N19
dffeas \SRAM|DataToSRAM[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[5] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N6
cycloneive_lcell_comb \tiledRasterizer|Add0~2 (
// Equation(s):
// \tiledRasterizer|Add0~2_combout  = (\SW[6]~input_o  & ((rasterxOffset[6] & (\tiledRasterizer|Add0~1  & VCC)) # (!rasterxOffset[6] & (!\tiledRasterizer|Add0~1 )))) # (!\SW[6]~input_o  & ((rasterxOffset[6] & (!\tiledRasterizer|Add0~1 )) # (!rasterxOffset[6] 
// & ((\tiledRasterizer|Add0~1 ) # (GND)))))
// \tiledRasterizer|Add0~3  = CARRY((\SW[6]~input_o  & (!rasterxOffset[6] & !\tiledRasterizer|Add0~1 )) # (!\SW[6]~input_o  & ((!\tiledRasterizer|Add0~1 ) # (!rasterxOffset[6]))))

	.dataa(\SW[6]~input_o ),
	.datab(rasterxOffset[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~1 ),
	.combout(\tiledRasterizer|Add0~2_combout ),
	.cout(\tiledRasterizer|Add0~3 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~2 .lut_mask = 16'h9617;
defparam \tiledRasterizer|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N22
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][6]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][6]~feeder_combout  = \tiledRasterizer|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|cBufferTile1[1][1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N23
dffeas \tiledRasterizer|cBufferTile1[1][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N7
dffeas \tiledRasterizer|cBufferTile0[0][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~10 (
// Equation(s):
// \SRAM|DataToSRAM~10_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][6]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][6]~q )))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\tiledRasterizer|cBufferTile1[1][1][6]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\tiledRasterizer|cBufferTile0[0][1][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~10 .lut_mask = 16'hD080;
defparam \SRAM|DataToSRAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N21
dffeas \SRAM|DataToSRAM[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[6] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N8
cycloneive_lcell_comb \tiledRasterizer|Add0~4 (
// Equation(s):
// \tiledRasterizer|Add0~4_combout  = ((\SW[7]~input_o  $ (rasterxOffset[7] $ (!\tiledRasterizer|Add0~3 )))) # (GND)
// \tiledRasterizer|Add0~5  = CARRY((\SW[7]~input_o  & ((rasterxOffset[7]) # (!\tiledRasterizer|Add0~3 ))) # (!\SW[7]~input_o  & (rasterxOffset[7] & !\tiledRasterizer|Add0~3 )))

	.dataa(\SW[7]~input_o ),
	.datab(rasterxOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~3 ),
	.combout(\tiledRasterizer|Add0~4_combout ),
	.cout(\tiledRasterizer|Add0~5 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~4 .lut_mask = 16'h698E;
defparam \tiledRasterizer|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y13_N9
dffeas \tiledRasterizer|cBufferTile0[0][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N27
dffeas \tiledRasterizer|cBufferTile1[1][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~11 (
// Equation(s):
// \SRAM|DataToSRAM~11_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile1[1][1][7]~q ))) # (!\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile0[0][1][7]~q ))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][7]~q ),
	.datad(\tiledRasterizer|cBufferTile1[1][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~11 .lut_mask = 16'hC840;
defparam \SRAM|DataToSRAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N31
dffeas \SRAM|DataToSRAM[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[7] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N10
cycloneive_lcell_comb \tiledRasterizer|Add0~6 (
// Equation(s):
// \tiledRasterizer|Add0~6_combout  = (\SW[8]~input_o  & ((rasterxOffset[8] & (\tiledRasterizer|Add0~5  & VCC)) # (!rasterxOffset[8] & (!\tiledRasterizer|Add0~5 )))) # (!\SW[8]~input_o  & ((rasterxOffset[8] & (!\tiledRasterizer|Add0~5 )) # (!rasterxOffset[8] 
// & ((\tiledRasterizer|Add0~5 ) # (GND)))))
// \tiledRasterizer|Add0~7  = CARRY((\SW[8]~input_o  & (!rasterxOffset[8] & !\tiledRasterizer|Add0~5 )) # (!\SW[8]~input_o  & ((!\tiledRasterizer|Add0~5 ) # (!rasterxOffset[8]))))

	.dataa(\SW[8]~input_o ),
	.datab(rasterxOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~5 ),
	.combout(\tiledRasterizer|Add0~6_combout ),
	.cout(\tiledRasterizer|Add0~7 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~6 .lut_mask = 16'h9617;
defparam \tiledRasterizer|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y13_N11
dffeas \tiledRasterizer|cBufferTile0[0][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N2
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][8]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][8]~feeder_combout  = \tiledRasterizer|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y13_N3
dffeas \tiledRasterizer|cBufferTile1[1][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~12 (
// Equation(s):
// \SRAM|DataToSRAM~12_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile1[1][1][8]~q ))) # (!\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile0[0][1][8]~q ))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][8]~q ),
	.datad(\tiledRasterizer|cBufferTile1[1][1][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~12 .lut_mask = 16'hC840;
defparam \SRAM|DataToSRAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N1
dffeas \SRAM|DataToSRAM[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[8] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N12
cycloneive_lcell_comb \tiledRasterizer|Add0~8 (
// Equation(s):
// \tiledRasterizer|Add0~8_combout  = ((\SW[9]~input_o  $ (rasterxOffset[9] $ (!\tiledRasterizer|Add0~7 )))) # (GND)
// \tiledRasterizer|Add0~9  = CARRY((\SW[9]~input_o  & ((rasterxOffset[9]) # (!\tiledRasterizer|Add0~7 ))) # (!\SW[9]~input_o  & (rasterxOffset[9] & !\tiledRasterizer|Add0~7 )))

	.dataa(\SW[9]~input_o ),
	.datab(rasterxOffset[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~7 ),
	.combout(\tiledRasterizer|Add0~8_combout ),
	.cout(\tiledRasterizer|Add0~9 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~8 .lut_mask = 16'h698E;
defparam \tiledRasterizer|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y13_N13
dffeas \tiledRasterizer|cBufferTile0[0][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N28
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][9]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][9]~feeder_combout  = \tiledRasterizer|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y13_N29
dffeas \tiledRasterizer|cBufferTile1[1][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~13 (
// Equation(s):
// \SRAM|DataToSRAM~13_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile1[1][1][9]~q ))) # (!\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile0[0][1][9]~q ))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][9]~q ),
	.datad(\tiledRasterizer|cBufferTile1[1][1][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~13 .lut_mask = 16'hC840;
defparam \SRAM|DataToSRAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N27
dffeas \SRAM|DataToSRAM[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[9] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N14
cycloneive_lcell_comb \tiledRasterizer|Add0~10 (
// Equation(s):
// \tiledRasterizer|Add0~10_combout  = (\SW[10]~input_o  & (!\tiledRasterizer|Add0~9 )) # (!\SW[10]~input_o  & ((\tiledRasterizer|Add0~9 ) # (GND)))
// \tiledRasterizer|Add0~11  = CARRY((!\tiledRasterizer|Add0~9 ) # (!\SW[10]~input_o ))

	.dataa(\SW[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~9 ),
	.combout(\tiledRasterizer|Add0~10_combout ),
	.cout(\tiledRasterizer|Add0~11 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~10 .lut_mask = 16'h5A5F;
defparam \tiledRasterizer|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N8
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][10]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][10]~feeder_combout  = \tiledRasterizer|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N9
dffeas \tiledRasterizer|cBufferTile1[1][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N15
dffeas \tiledRasterizer|cBufferTile0[0][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~14 (
// Equation(s):
// \SRAM|DataToSRAM~14_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][10]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][10]~q )))))

	.dataa(\tiledRasterizer|cBufferTile1[1][1][10]~q ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][10]~q ),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~14 .lut_mask = 16'h88C0;
defparam \SRAM|DataToSRAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N29
dffeas \SRAM|DataToSRAM[10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[10] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N16
cycloneive_lcell_comb \tiledRasterizer|Add0~12 (
// Equation(s):
// \tiledRasterizer|Add0~12_combout  = (\SW[11]~input_o  & (\tiledRasterizer|Add0~11  $ (GND))) # (!\SW[11]~input_o  & (!\tiledRasterizer|Add0~11  & VCC))
// \tiledRasterizer|Add0~13  = CARRY((\SW[11]~input_o  & !\tiledRasterizer|Add0~11 ))

	.dataa(\SW[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~11 ),
	.combout(\tiledRasterizer|Add0~12_combout ),
	.cout(\tiledRasterizer|Add0~13 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~12 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N18
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][11]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][11]~feeder_combout  = \tiledRasterizer|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N19
dffeas \tiledRasterizer|cBufferTile1[1][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N17
dffeas \tiledRasterizer|cBufferTile0[0][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~15 (
// Equation(s):
// \SRAM|DataToSRAM~15_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][11]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][11]~q )))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\tiledRasterizer|cBufferTile1[1][1][11]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\tiledRasterizer|cBufferTile0[0][1][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~15 .lut_mask = 16'hD080;
defparam \SRAM|DataToSRAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N23
dffeas \SRAM|DataToSRAM[11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[11] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N18
cycloneive_lcell_comb \tiledRasterizer|Add0~14 (
// Equation(s):
// \tiledRasterizer|Add0~14_combout  = (\SW[12]~input_o  & (!\tiledRasterizer|Add0~13 )) # (!\SW[12]~input_o  & ((\tiledRasterizer|Add0~13 ) # (GND)))
// \tiledRasterizer|Add0~15  = CARRY((!\tiledRasterizer|Add0~13 ) # (!\SW[12]~input_o ))

	.dataa(gnd),
	.datab(\SW[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~13 ),
	.combout(\tiledRasterizer|Add0~14_combout ),
	.cout(\tiledRasterizer|Add0~15 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~14 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N28
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][12]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][12]~feeder_combout  = \tiledRasterizer|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N29
dffeas \tiledRasterizer|cBufferTile1[1][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N19
dffeas \tiledRasterizer|cBufferTile0[0][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~16 (
// Equation(s):
// \SRAM|DataToSRAM~16_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][12]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][12]~q )))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\tiledRasterizer|cBufferTile1[1][1][12]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\tiledRasterizer|cBufferTile0[0][1][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~16 .lut_mask = 16'hD080;
defparam \SRAM|DataToSRAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N9
dffeas \SRAM|DataToSRAM[12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[12] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N20
cycloneive_lcell_comb \tiledRasterizer|Add0~16 (
// Equation(s):
// \tiledRasterizer|Add0~16_combout  = (\SW[13]~input_o  & (\tiledRasterizer|Add0~15  $ (GND))) # (!\SW[13]~input_o  & (!\tiledRasterizer|Add0~15  & VCC))
// \tiledRasterizer|Add0~17  = CARRY((\SW[13]~input_o  & !\tiledRasterizer|Add0~15 ))

	.dataa(gnd),
	.datab(\SW[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~15 ),
	.combout(\tiledRasterizer|Add0~16_combout ),
	.cout(\tiledRasterizer|Add0~17 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~16 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N30
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][13]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][13]~feeder_combout  = \tiledRasterizer|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y13_N31
dffeas \tiledRasterizer|cBufferTile1[1][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N21
dffeas \tiledRasterizer|cBufferTile0[0][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~17 (
// Equation(s):
// \SRAM|DataToSRAM~17_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][13]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][13]~q )))))

	.dataa(\tiledRasterizer|cBufferTile1[1][1][13]~q ),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\tiledRasterizer|cBufferTile0[0][1][13]~q ),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~17 .lut_mask = 16'h88C0;
defparam \SRAM|DataToSRAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N11
dffeas \SRAM|DataToSRAM[13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[13] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N22
cycloneive_lcell_comb \tiledRasterizer|Add0~18 (
// Equation(s):
// \tiledRasterizer|Add0~18_combout  = (\SW[14]~input_o  & (!\tiledRasterizer|Add0~17 )) # (!\SW[14]~input_o  & ((\tiledRasterizer|Add0~17 ) # (GND)))
// \tiledRasterizer|Add0~19  = CARRY((!\tiledRasterizer|Add0~17 ) # (!\SW[14]~input_o ))

	.dataa(gnd),
	.datab(\SW[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|Add0~17 ),
	.combout(\tiledRasterizer|Add0~18_combout ),
	.cout(\tiledRasterizer|Add0~19 ));
// synopsys translate_off
defparam \tiledRasterizer|Add0~18 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N30
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][14]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][14]~feeder_combout  = \tiledRasterizer|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N31
dffeas \tiledRasterizer|cBufferTile1[1][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N23
dffeas \tiledRasterizer|cBufferTile0[0][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~18 (
// Equation(s):
// \SRAM|DataToSRAM~18_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][14]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][14]~q )))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\tiledRasterizer|cBufferTile1[1][1][14]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\tiledRasterizer|cBufferTile0[0][1][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~18 .lut_mask = 16'hD080;
defparam \SRAM|DataToSRAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N13
dffeas \SRAM|DataToSRAM[14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[14] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N24
cycloneive_lcell_comb \tiledRasterizer|Add0~20 (
// Equation(s):
// \tiledRasterizer|Add0~20_combout  = \tiledRasterizer|Add0~19  $ (!\SW[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(\tiledRasterizer|Add0~19 ),
	.combout(\tiledRasterizer|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Add0~20 .lut_mask = 16'hF00F;
defparam \tiledRasterizer|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N24
cycloneive_lcell_comb \tiledRasterizer|cBufferTile1[1][1][15]~feeder (
// Equation(s):
// \tiledRasterizer|cBufferTile1[1][1][15]~feeder_combout  = \tiledRasterizer|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|cBufferTile1[1][1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|cBufferTile1[1][1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N25
dffeas \tiledRasterizer|cBufferTile1[1][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|cBufferTile1[1][1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile1[1][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile1[1][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile1[1][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N25
dffeas \tiledRasterizer|cBufferTile0[0][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rasterTileID~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|cBufferTile0[0][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|cBufferTile0[0][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|cBufferTile0[0][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~19 (
// Equation(s):
// \SRAM|DataToSRAM~19_combout  = (\SRAM|DataToSRAM~3_combout  & ((\nextStreamingTileID~0_combout  & (\tiledRasterizer|cBufferTile1[1][1][15]~q )) # (!\nextStreamingTileID~0_combout  & ((\tiledRasterizer|cBufferTile0[0][1][15]~q )))))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(\tiledRasterizer|cBufferTile1[1][1][15]~q ),
	.datac(\SRAM|DataToSRAM~3_combout ),
	.datad(\tiledRasterizer|cBufferTile0[0][1][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~19 .lut_mask = 16'hD080;
defparam \SRAM|DataToSRAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N7
dffeas \SRAM|DataToSRAM[15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[15] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \SRAM|SRAM_ADDR~15 (
// Equation(s):
// \SRAM|SRAM_ADDR~15_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [0])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [0])))

	.dataa(\VGAtiming|h_counter [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~15 .lut_mask = 16'hAACC;
defparam \SRAM|SRAM_ADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[0]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[0]~feeder_combout  = \SRAM|SRAM_ADDR~15_combout 

	.dataa(\SRAM|SRAM_ADDR~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \SRAM|SRAM_ADDR[5]~16 (
// Equation(s):
// \SRAM|SRAM_ADDR[5]~16_combout  = (\SRAM|state.feedingVGA~q ) # (!\SRAM|idle~q )

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5]~16 .lut_mask = 16'hFF33;
defparam \SRAM|SRAM_ADDR[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \SRAM|SRAM_ADDR[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR~17 (
// Equation(s):
// \SRAM|SRAM_ADDR~17_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [1])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [1])))

	.dataa(\SRAM|state.feedingVGA~q ),
	.datab(gnd),
	.datac(\VGAtiming|h_counter [1]),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~17 .lut_mask = 16'hF5A0;
defparam \SRAM|SRAM_ADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR[1]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[1]~feeder_combout  = \SRAM|SRAM_ADDR~17_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N27
dffeas \SRAM|SRAM_ADDR[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \SRAM|SRAM_ADDR~18 (
// Equation(s):
// \SRAM|SRAM_ADDR~18_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [2])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [2])))

	.dataa(\VGAtiming|h_counter [2]),
	.datab(gnd),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~18 .lut_mask = 16'hAAF0;
defparam \SRAM|SRAM_ADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \SRAM|SRAM_ADDR[2]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[2]~feeder_combout  = \SRAM|SRAM_ADDR~18_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \SRAM|SRAM_ADDR[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR~19 (
// Equation(s):
// \SRAM|SRAM_ADDR~19_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [3])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [3])))

	.dataa(\SRAM|state.feedingVGA~q ),
	.datab(gnd),
	.datac(\VGAtiming|h_counter [3]),
	.datad(\SRAM|tilePointerX [3]),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~19 .lut_mask = 16'hF5A0;
defparam \SRAM|SRAM_ADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR[3]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[3]~feeder_combout  = \SRAM|SRAM_ADDR~19_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \SRAM|SRAM_ADDR[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR~20 (
// Equation(s):
// \SRAM|SRAM_ADDR~20_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [4])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [4])))

	.dataa(\VGAtiming|h_counter [4]),
	.datab(\SRAM|tilePointerX [4]),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~20 .lut_mask = 16'hAACC;
defparam \SRAM|SRAM_ADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[4]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[4]~feeder_combout  = \SRAM|SRAM_ADDR~20_combout 

	.dataa(\SRAM|SRAM_ADDR~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \SRAM|SRAM_ADDR[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N25
dffeas \streamingxOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[5] .is_wysiwyg = "true";
defparam \streamingxOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneive_lcell_comb \streamTileTrigger~feeder (
// Equation(s):
// \streamTileTrigger~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\streamTileTrigger~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamTileTrigger~feeder .lut_mask = 16'hFFFF;
defparam \streamTileTrigger~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N9
dffeas streamTileTrigger(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamTileTrigger~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\streamTileTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam streamTileTrigger.is_wysiwyg = "true";
defparam streamTileTrigger.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N27
dffeas \SRAM|lastTrigger (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\streamTileTrigger~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastTrigger .is_wysiwyg = "true";
defparam \SRAM|lastTrigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneive_lcell_comb \SRAM|tileOffsetX[5]~0 (
// Equation(s):
// \SRAM|tileOffsetX[5]~0_combout  = (\SRAM|idle~q  & (!\SRAM|state.feedingVGA~q  & ((\streamTileTrigger~q ) # (\SRAM|lastTrigger~q ))))

	.dataa(\SRAM|idle~q ),
	.datab(\streamTileTrigger~q ),
	.datac(\SRAM|lastTrigger~q ),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|tileOffsetX[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tileOffsetX[5]~0 .lut_mask = 16'h00A8;
defparam \SRAM|tileOffsetX[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N13
dffeas \SRAM|tileOffsetX[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[5] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \SRAM|Add0~0 (
// Equation(s):
// \SRAM|Add0~0_combout  = (\SRAM|tileOffsetX [5] & (\SRAM|tilePointerX [5] $ (VCC))) # (!\SRAM|tileOffsetX [5] & (\SRAM|tilePointerX [5] & VCC))
// \SRAM|Add0~1  = CARRY((\SRAM|tileOffsetX [5] & \SRAM|tilePointerX [5]))

	.dataa(\SRAM|tileOffsetX [5]),
	.datab(\SRAM|tilePointerX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add0~0_combout ),
	.cout(\SRAM|Add0~1 ));
// synopsys translate_off
defparam \SRAM|Add0~0 .lut_mask = 16'h6688;
defparam \SRAM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[5]~21 (
// Equation(s):
// \SRAM|SRAM_ADDR[5]~21_combout  = (\SRAM|Add0~0_combout  & (\SRAM|tilePointerY [0] $ (VCC))) # (!\SRAM|Add0~0_combout  & (\SRAM|tilePointerY [0] & VCC))
// \SRAM|SRAM_ADDR[5]~22  = CARRY((\SRAM|Add0~0_combout  & \SRAM|tilePointerY [0]))

	.dataa(\SRAM|Add0~0_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[5]~21_combout ),
	.cout(\SRAM|SRAM_ADDR[5]~22 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5]~21 .lut_mask = 16'h6688;
defparam \SRAM|SRAM_ADDR[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[5]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[5]~feeder_combout  = \SRAM|SRAM_ADDR[5]~21_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR[5]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \SRAM|Add3~0 (
// Equation(s):
// \SRAM|Add3~0_combout  = (\VGAtiming|h_counter [5] & (\VGAtiming|v_counter [0] $ (VCC))) # (!\VGAtiming|h_counter [5] & (\VGAtiming|v_counter [0] & VCC))
// \SRAM|Add3~1  = CARRY((\VGAtiming|h_counter [5] & \VGAtiming|v_counter [0]))

	.dataa(\VGAtiming|h_counter [5]),
	.datab(\VGAtiming|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add3~0_combout ),
	.cout(\SRAM|Add3~1 ));
// synopsys translate_off
defparam \SRAM|Add3~0 .lut_mask = 16'h6688;
defparam \SRAM|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \SRAM|SRAM_ADDR[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[5]~feeder_combout ),
	.asdata(\SRAM|Add3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N23
dffeas \streamingxOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[6] .is_wysiwyg = "true";
defparam \streamingxOffset[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N15
dffeas \SRAM|tileOffsetX[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[6] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneive_lcell_comb \SRAM|Add0~2 (
// Equation(s):
// \SRAM|Add0~2_combout  = (\SRAM|tilePointerX [6] & ((\SRAM|tileOffsetX [6] & (\SRAM|Add0~1  & VCC)) # (!\SRAM|tileOffsetX [6] & (!\SRAM|Add0~1 )))) # (!\SRAM|tilePointerX [6] & ((\SRAM|tileOffsetX [6] & (!\SRAM|Add0~1 )) # (!\SRAM|tileOffsetX [6] & 
// ((\SRAM|Add0~1 ) # (GND)))))
// \SRAM|Add0~3  = CARRY((\SRAM|tilePointerX [6] & (!\SRAM|tileOffsetX [6] & !\SRAM|Add0~1 )) # (!\SRAM|tilePointerX [6] & ((!\SRAM|Add0~1 ) # (!\SRAM|tileOffsetX [6]))))

	.dataa(\SRAM|tilePointerX [6]),
	.datab(\SRAM|tileOffsetX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~1 ),
	.combout(\SRAM|Add0~2_combout ),
	.cout(\SRAM|Add0~3 ));
// synopsys translate_off
defparam \SRAM|Add0~2 .lut_mask = 16'h9617;
defparam \SRAM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_lcell_comb \SRAM|SRAM_ADDR[6]~23 (
// Equation(s):
// \SRAM|SRAM_ADDR[6]~23_combout  = (\SRAM|Add0~2_combout  & ((\SRAM|tilePointerY [1] & (\SRAM|SRAM_ADDR[5]~22  & VCC)) # (!\SRAM|tilePointerY [1] & (!\SRAM|SRAM_ADDR[5]~22 )))) # (!\SRAM|Add0~2_combout  & ((\SRAM|tilePointerY [1] & (!\SRAM|SRAM_ADDR[5]~22 
// )) # (!\SRAM|tilePointerY [1] & ((\SRAM|SRAM_ADDR[5]~22 ) # (GND)))))
// \SRAM|SRAM_ADDR[6]~24  = CARRY((\SRAM|Add0~2_combout  & (!\SRAM|tilePointerY [1] & !\SRAM|SRAM_ADDR[5]~22 )) # (!\SRAM|Add0~2_combout  & ((!\SRAM|SRAM_ADDR[5]~22 ) # (!\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|Add0~2_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[5]~22 ),
	.combout(\SRAM|SRAM_ADDR[6]~23_combout ),
	.cout(\SRAM|SRAM_ADDR[6]~24 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6]~23 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR[6]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[6]~feeder_combout  = \SRAM|SRAM_ADDR[6]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[6]~23_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \SRAM|Add3~2 (
// Equation(s):
// \SRAM|Add3~2_combout  = (\VGAtiming|h_counter [6] & ((\VGAtiming|v_counter [1] & (\SRAM|Add3~1  & VCC)) # (!\VGAtiming|v_counter [1] & (!\SRAM|Add3~1 )))) # (!\VGAtiming|h_counter [6] & ((\VGAtiming|v_counter [1] & (!\SRAM|Add3~1 )) # 
// (!\VGAtiming|v_counter [1] & ((\SRAM|Add3~1 ) # (GND)))))
// \SRAM|Add3~3  = CARRY((\VGAtiming|h_counter [6] & (!\VGAtiming|v_counter [1] & !\SRAM|Add3~1 )) # (!\VGAtiming|h_counter [6] & ((!\SRAM|Add3~1 ) # (!\VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|h_counter [6]),
	.datab(\VGAtiming|v_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~1 ),
	.combout(\SRAM|Add3~2_combout ),
	.cout(\SRAM|Add3~3 ));
// synopsys translate_off
defparam \SRAM|Add3~2 .lut_mask = 16'h9617;
defparam \SRAM|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \SRAM|SRAM_ADDR[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[6]~feeder_combout ),
	.asdata(\SRAM|Add3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N19
dffeas \streamingxOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[7] .is_wysiwyg = "true";
defparam \streamingxOffset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \SRAM|tileOffsetX[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[7] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \SRAM|Add0~4 (
// Equation(s):
// \SRAM|Add0~4_combout  = ((\SRAM|tilePointerX [7] $ (\SRAM|tileOffsetX [7] $ (!\SRAM|Add0~3 )))) # (GND)
// \SRAM|Add0~5  = CARRY((\SRAM|tilePointerX [7] & ((\SRAM|tileOffsetX [7]) # (!\SRAM|Add0~3 ))) # (!\SRAM|tilePointerX [7] & (\SRAM|tileOffsetX [7] & !\SRAM|Add0~3 )))

	.dataa(\SRAM|tilePointerX [7]),
	.datab(\SRAM|tileOffsetX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~3 ),
	.combout(\SRAM|Add0~4_combout ),
	.cout(\SRAM|Add0~5 ));
// synopsys translate_off
defparam \SRAM|Add0~4 .lut_mask = 16'h698E;
defparam \SRAM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneive_lcell_comb \SRAM|SRAM_ADDR[7]~25 (
// Equation(s):
// \SRAM|SRAM_ADDR[7]~25_combout  = ((\SRAM|tilePointerY [2] $ (\SRAM|Add0~4_combout  $ (!\SRAM|SRAM_ADDR[6]~24 )))) # (GND)
// \SRAM|SRAM_ADDR[7]~26  = CARRY((\SRAM|tilePointerY [2] & ((\SRAM|Add0~4_combout ) # (!\SRAM|SRAM_ADDR[6]~24 ))) # (!\SRAM|tilePointerY [2] & (\SRAM|Add0~4_combout  & !\SRAM|SRAM_ADDR[6]~24 )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[6]~24 ),
	.combout(\SRAM|SRAM_ADDR[7]~25_combout ),
	.cout(\SRAM|SRAM_ADDR[7]~26 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7]~25 .lut_mask = 16'h698E;
defparam \SRAM|SRAM_ADDR[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR[7]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[7]~feeder_combout  = \SRAM|SRAM_ADDR[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[7]~25_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \SRAM|Add3~4 (
// Equation(s):
// \SRAM|Add3~4_combout  = ((\VGAtiming|h_counter [7] $ (\VGAtiming|v_counter [2] $ (!\SRAM|Add3~3 )))) # (GND)
// \SRAM|Add3~5  = CARRY((\VGAtiming|h_counter [7] & ((\VGAtiming|v_counter [2]) # (!\SRAM|Add3~3 ))) # (!\VGAtiming|h_counter [7] & (\VGAtiming|v_counter [2] & !\SRAM|Add3~3 )))

	.dataa(\VGAtiming|h_counter [7]),
	.datab(\VGAtiming|v_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~3 ),
	.combout(\SRAM|Add3~4_combout ),
	.cout(\SRAM|Add3~5 ));
// synopsys translate_off
defparam \SRAM|Add3~4 .lut_mask = 16'h698E;
defparam \SRAM|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \SRAM|SRAM_ADDR[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[7]~feeder_combout ),
	.asdata(\SRAM|Add3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][8]~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][8]~0_combout  = \SRAM|tilePointerY [3] $ (\SRAM|tilePointerY [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|tilePointerY [3]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][8]~0 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult0|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N29
dffeas \streamingxOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[8] .is_wysiwyg = "true";
defparam \streamingxOffset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N19
dffeas \SRAM|tileOffsetX[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[8] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \SRAM|Add0~6 (
// Equation(s):
// \SRAM|Add0~6_combout  = (\SRAM|tileOffsetX [8] & (!\SRAM|Add0~5 )) # (!\SRAM|tileOffsetX [8] & ((\SRAM|Add0~5 ) # (GND)))
// \SRAM|Add0~7  = CARRY((!\SRAM|Add0~5 ) # (!\SRAM|tileOffsetX [8]))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~5 ),
	.combout(\SRAM|Add0~6_combout ),
	.cout(\SRAM|Add0~7 ));
// synopsys translate_off
defparam \SRAM|Add0~6 .lut_mask = 16'h3C3F;
defparam \SRAM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneive_lcell_comb \SRAM|SRAM_ADDR[8]~27 (
// Equation(s):
// \SRAM|SRAM_ADDR[8]~27_combout  = (\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & ((\SRAM|Add0~6_combout  & (\SRAM|SRAM_ADDR[7]~26  & VCC)) # (!\SRAM|Add0~6_combout  & (!\SRAM|SRAM_ADDR[7]~26 )))) # (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & 
// ((\SRAM|Add0~6_combout  & (!\SRAM|SRAM_ADDR[7]~26 )) # (!\SRAM|Add0~6_combout  & ((\SRAM|SRAM_ADDR[7]~26 ) # (GND)))))
// \SRAM|SRAM_ADDR[8]~28  = CARRY((\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add0~6_combout  & !\SRAM|SRAM_ADDR[7]~26 )) # (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & ((!\SRAM|SRAM_ADDR[7]~26 ) # (!\SRAM|Add0~6_combout ))))

	.dataa(\SRAM|Mult0|mult_core|romout[0][8]~0_combout ),
	.datab(\SRAM|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[7]~26 ),
	.combout(\SRAM|SRAM_ADDR[8]~27_combout ),
	.cout(\SRAM|SRAM_ADDR[8]~28 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8]~27 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \SRAM|SRAM_ADDR[8]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[8]~feeder_combout  = \SRAM|SRAM_ADDR[8]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[8]~27_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][8]~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][8]~0_combout  = \VGAtiming|v_counter [0] $ (\VGAtiming|v_counter [3])

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [0]),
	.datac(\VGAtiming|v_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][8]~0 .lut_mask = 16'h3C3C;
defparam \SRAM|Mult1|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \SRAM|Add3~6 (
// Equation(s):
// \SRAM|Add3~6_combout  = (\VGAtiming|h_counter [8] & ((\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (\SRAM|Add3~5  & VCC)) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add3~5 )))) # (!\VGAtiming|h_counter [8] & 
// ((\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add3~5 )) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & ((\SRAM|Add3~5 ) # (GND)))))
// \SRAM|Add3~7  = CARRY((\VGAtiming|h_counter [8] & (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & !\SRAM|Add3~5 )) # (!\VGAtiming|h_counter [8] & ((!\SRAM|Add3~5 ) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout ))))

	.dataa(\VGAtiming|h_counter [8]),
	.datab(\SRAM|Mult1|mult_core|romout[0][8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~5 ),
	.combout(\SRAM|Add3~6_combout ),
	.cout(\SRAM|Add3~7 ));
// synopsys translate_off
defparam \SRAM|Add3~6 .lut_mask = 16'h9617;
defparam \SRAM|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \SRAM|SRAM_ADDR[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[8]~feeder_combout ),
	.asdata(\SRAM|Add3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N17
dffeas \streamingxOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[9] .is_wysiwyg = "true";
defparam \streamingxOffset[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N21
dffeas \SRAM|tileOffsetX[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[9] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \SRAM|Add0~8 (
// Equation(s):
// \SRAM|Add0~8_combout  = (\SRAM|tileOffsetX [9] & (\SRAM|Add0~7  $ (GND))) # (!\SRAM|tileOffsetX [9] & (!\SRAM|Add0~7  & VCC))
// \SRAM|Add0~9  = CARRY((\SRAM|tileOffsetX [9] & !\SRAM|Add0~7 ))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~7 ),
	.combout(\SRAM|Add0~8_combout ),
	.cout(\SRAM|Add0~9 ));
// synopsys translate_off
defparam \SRAM|Add0~8 .lut_mask = 16'hC30C;
defparam \SRAM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][9]~1 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][9]~1_combout  = \SRAM|tilePointerY [1] $ (((!\SRAM|tilePointerY [3] & \SRAM|tilePointerY [0])))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [3]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][9]~1 .lut_mask = 16'hC3CC;
defparam \SRAM|Mult0|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N10
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & (\SRAM|tilePointerY [4] $ (VCC))) # (!\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & (\SRAM|tilePointerY [4] & VCC))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & \SRAM|tilePointerY [4]))

	.dataa(\SRAM|Mult0|mult_core|romout[0][9]~1_combout ),
	.datab(\SRAM|tilePointerY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_lcell_comb \SRAM|SRAM_ADDR[9]~29 (
// Equation(s):
// \SRAM|SRAM_ADDR[9]~29_combout  = ((\SRAM|Add0~8_combout  $ (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\SRAM|SRAM_ADDR[8]~28 )))) # (GND)
// \SRAM|SRAM_ADDR[9]~30  = CARRY((\SRAM|Add0~8_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\SRAM|SRAM_ADDR[8]~28 ))) # (!\SRAM|Add0~8_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  
// & !\SRAM|SRAM_ADDR[8]~28 )))

	.dataa(\SRAM|Add0~8_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[8]~28 ),
	.combout(\SRAM|SRAM_ADDR[9]~29_combout ),
	.cout(\SRAM|SRAM_ADDR[9]~30 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9]~29 .lut_mask = 16'h698E;
defparam \SRAM|SRAM_ADDR[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR[9]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[9]~feeder_combout  = \SRAM|SRAM_ADDR[9]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[9]~29_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][9]~1 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][9]~1_combout  = \VGAtiming|v_counter [1] $ (((!\VGAtiming|v_counter [3] & \VGAtiming|v_counter [0])))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [0]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][9]~1 .lut_mask = 16'hC3F0;
defparam \SRAM|Mult1|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Mult1|mult_core|romout[0][9]~1_combout  & (\VGAtiming|v_counter [4] $ (VCC))) # (!\SRAM|Mult1|mult_core|romout[0][9]~1_combout  & (\VGAtiming|v_counter [4] & VCC))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Mult1|mult_core|romout[0][9]~1_combout  & \VGAtiming|v_counter [4]))

	.dataa(\SRAM|Mult1|mult_core|romout[0][9]~1_combout ),
	.datab(\VGAtiming|v_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \SRAM|Add3~8 (
// Equation(s):
// \SRAM|Add3~8_combout  = ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\VGAtiming|h_counter [9] $ (!\SRAM|Add3~7 )))) # (GND)
// \SRAM|Add3~9  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\VGAtiming|h_counter [9]) # (!\SRAM|Add3~7 ))) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\VGAtiming|h_counter [9] & 
// !\SRAM|Add3~7 )))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\VGAtiming|h_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~7 ),
	.combout(\SRAM|Add3~8_combout ),
	.cout(\SRAM|Add3~9 ));
// synopsys translate_off
defparam \SRAM|Add3~8 .lut_mask = 16'h698E;
defparam \SRAM|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \SRAM|SRAM_ADDR[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[9]~feeder_combout ),
	.asdata(\SRAM|Add3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N5
dffeas \streamingyOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[5] .is_wysiwyg = "true";
defparam \streamingyOffset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N7
dffeas \SRAM|tileOffsetY[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[5] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneive_lcell_comb \SRAM|Add1~0 (
// Equation(s):
// \SRAM|Add1~0_combout  = (\SRAM|tileOffsetY [5] & (\SRAM|tilePointerY [5] $ (VCC))) # (!\SRAM|tileOffsetY [5] & (\SRAM|tilePointerY [5] & VCC))
// \SRAM|Add1~1  = CARRY((\SRAM|tileOffsetY [5] & \SRAM|tilePointerY [5]))

	.dataa(\SRAM|tileOffsetY [5]),
	.datab(\SRAM|tilePointerY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add1~0_combout ),
	.cout(\SRAM|Add1~1 ));
// synopsys translate_off
defparam \SRAM|Add1~0 .lut_mask = 16'h6688;
defparam \SRAM|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][10]~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][10]~2_combout  = \SRAM|tilePointerY [2] $ (((\SRAM|tilePointerY [1] & ((!\SRAM|tilePointerY [0]))) # (!\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [3] & \SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [3]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][10]~2 .lut_mask = 16'h9A66;
defparam \SRAM|Mult0|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N12
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Add1~0_combout  & ((\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\SRAM|Add1~0_combout  & ((\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Add1~0_combout  & (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Add1~0_combout  & 
// ((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout ))))

	.dataa(\SRAM|Add1~0_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \SRAM|Add0~10 (
// Equation(s):
// \SRAM|Add0~10_combout  = \SRAM|Add0~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add0~9 ),
	.combout(\SRAM|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add0~10 .lut_mask = 16'hF0F0;
defparam \SRAM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR[10]~31 (
// Equation(s):
// \SRAM|SRAM_ADDR[10]~31_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add0~10_combout  & (\SRAM|SRAM_ADDR[9]~30  & VCC)) # (!\SRAM|Add0~10_combout  & (!\SRAM|SRAM_ADDR[9]~30 )))) # 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add0~10_combout  & (!\SRAM|SRAM_ADDR[9]~30 )) # (!\SRAM|Add0~10_combout  & ((\SRAM|SRAM_ADDR[9]~30 ) # (GND)))))
// \SRAM|SRAM_ADDR[10]~32  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add0~10_combout  & !\SRAM|SRAM_ADDR[9]~30 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// ((!\SRAM|SRAM_ADDR[9]~30 ) # (!\SRAM|Add0~10_combout ))))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\SRAM|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[9]~30 ),
	.combout(\SRAM|SRAM_ADDR[10]~31_combout ),
	.cout(\SRAM|SRAM_ADDR[10]~32 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10]~31 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR[10]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[10]~feeder_combout  = \SRAM|SRAM_ADDR[10]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[10]~31_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][10]~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][10]~2_combout  = \VGAtiming|v_counter [2] $ (((\VGAtiming|v_counter [0] & (\VGAtiming|v_counter [3] & !\VGAtiming|v_counter [1])) # (!\VGAtiming|v_counter [0] & ((\VGAtiming|v_counter [1])))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][10]~2 .lut_mask = 16'hA758;
defparam \SRAM|Mult1|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & ((\VGAtiming|v_counter [5] & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # (!\VGAtiming|v_counter [5] & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & ((\VGAtiming|v_counter [5] & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\VGAtiming|v_counter [5] & 
// ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & (!\VGAtiming|v_counter [5] & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & ((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\VGAtiming|v_counter [5]))))

	.dataa(\SRAM|Mult1|mult_core|romout[0][10]~2_combout ),
	.datab(\VGAtiming|v_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \SRAM|Add3~10 (
// Equation(s):
// \SRAM|Add3~10_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add3~9 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add3~9 ) # (GND)))
// \SRAM|Add3~11  = CARRY((!\SRAM|Add3~9 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~9 ),
	.combout(\SRAM|Add3~10_combout ),
	.cout(\SRAM|Add3~11 ));
// synopsys translate_off
defparam \SRAM|Add3~10 .lut_mask = 16'h5A5F;
defparam \SRAM|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \SRAM|SRAM_ADDR[10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[10]~feeder_combout ),
	.asdata(\SRAM|Add3~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][11]~3 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][11]~3_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [3])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [0]) # (!\SRAM|tilePointerY [3]))))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|tilePointerY [3] $ (((\SRAM|tilePointerY [1] & \SRAM|tilePointerY [0])))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [3]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][11]~3 .lut_mask = 16'hB6D2;
defparam \SRAM|Mult0|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N31
dffeas \streamingyOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[6] .is_wysiwyg = "true";
defparam \streamingyOffset[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N9
dffeas \SRAM|tileOffsetY[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[6] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneive_lcell_comb \SRAM|Add1~2 (
// Equation(s):
// \SRAM|Add1~2_combout  = (\SRAM|tilePointerY [6] & ((\SRAM|tileOffsetY [6] & (\SRAM|Add1~1  & VCC)) # (!\SRAM|tileOffsetY [6] & (!\SRAM|Add1~1 )))) # (!\SRAM|tilePointerY [6] & ((\SRAM|tileOffsetY [6] & (!\SRAM|Add1~1 )) # (!\SRAM|tileOffsetY [6] & 
// ((\SRAM|Add1~1 ) # (GND)))))
// \SRAM|Add1~3  = CARRY((\SRAM|tilePointerY [6] & (!\SRAM|tileOffsetY [6] & !\SRAM|Add1~1 )) # (!\SRAM|tilePointerY [6] & ((!\SRAM|Add1~1 ) # (!\SRAM|tileOffsetY [6]))))

	.dataa(\SRAM|tilePointerY [6]),
	.datab(\SRAM|tileOffsetY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~1 ),
	.combout(\SRAM|Add1~2_combout ),
	.cout(\SRAM|Add1~3 ));
// synopsys translate_off
defparam \SRAM|Add1~2 .lut_mask = 16'h9617;
defparam \SRAM|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N14
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult0|mult_core|romout[0][11]~3_combout  $ (\SRAM|Add1~2_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult0|mult_core|romout[0][11]~3_combout  & ((\SRAM|Add1~2_combout ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\SRAM|Mult0|mult_core|romout[0][11]~3_combout  & (\SRAM|Add1~2_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult0|mult_core|romout[0][11]~3_combout ),
	.datab(\SRAM|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR[11]~33 (
// Equation(s):
// \SRAM|SRAM_ADDR[11]~33_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|SRAM_ADDR[10]~32  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|SRAM_ADDR[10]~32  & VCC))
// \SRAM|SRAM_ADDR[11]~34  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|SRAM_ADDR[10]~32 ))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[10]~32 ),
	.combout(\SRAM|SRAM_ADDR[11]~33_combout ),
	.cout(\SRAM|SRAM_ADDR[11]~34 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11]~33 .lut_mask = 16'hA50A;
defparam \SRAM|SRAM_ADDR[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR[11]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[11]~feeder_combout  = \SRAM|SRAM_ADDR[11]~33_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR[11]~33_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][11]~3 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][11]~3_combout  = (\VGAtiming|v_counter [1] & (\VGAtiming|v_counter [3] $ (((\VGAtiming|v_counter [0] & !\VGAtiming|v_counter [2]))))) # (!\VGAtiming|v_counter [1] & ((\VGAtiming|v_counter [3] & ((\VGAtiming|v_counter [0]) # 
// (!\VGAtiming|v_counter [2]))) # (!\VGAtiming|v_counter [3] & ((\VGAtiming|v_counter [2])))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][11]~3 .lut_mask = 16'hCB6C;
defparam \SRAM|Mult1|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult1|mult_core|romout[0][11]~3_combout  $ (\VGAtiming|v_counter [6] $ (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult1|mult_core|romout[0][11]~3_combout  & ((\VGAtiming|v_counter [6]) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\SRAM|Mult1|mult_core|romout[0][11]~3_combout  & (\VGAtiming|v_counter [6] & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult1|mult_core|romout[0][11]~3_combout ),
	.datab(\VGAtiming|v_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \SRAM|Add3~12 (
// Equation(s):
// \SRAM|Add3~12_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|Add3~11  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|Add3~11  & VCC))
// \SRAM|Add3~13  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|Add3~11 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~11 ),
	.combout(\SRAM|Add3~12_combout ),
	.cout(\SRAM|Add3~13 ));
// synopsys translate_off
defparam \SRAM|Add3~12 .lut_mask = 16'hC30C;
defparam \SRAM|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \SRAM|SRAM_ADDR[11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[11]~feeder_combout ),
	.asdata(\SRAM|Add3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][12]~5 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][12]~5_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [3]))) # (!\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [3] & ((!\SRAM|tilePointerY [0]) # (!\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [3]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][12]~5 .lut_mask = 16'h1858;
defparam \SRAM|Mult0|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N21
dffeas \streamingyOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[7] .is_wysiwyg = "true";
defparam \streamingyOffset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N11
dffeas \SRAM|tileOffsetY[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[7] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneive_lcell_comb \SRAM|Add1~4 (
// Equation(s):
// \SRAM|Add1~4_combout  = ((\SRAM|tileOffsetY [7] $ (\SRAM|tilePointerY [7] $ (!\SRAM|Add1~3 )))) # (GND)
// \SRAM|Add1~5  = CARRY((\SRAM|tileOffsetY [7] & ((\SRAM|tilePointerY [7]) # (!\SRAM|Add1~3 ))) # (!\SRAM|tileOffsetY [7] & (\SRAM|tilePointerY [7] & !\SRAM|Add1~3 )))

	.dataa(\SRAM|tileOffsetY [7]),
	.datab(\SRAM|tilePointerY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~3 ),
	.combout(\SRAM|Add1~4_combout ),
	.cout(\SRAM|Add1~5 ));
// synopsys translate_off
defparam \SRAM|Add1~4 .lut_mask = 16'h698E;
defparam \SRAM|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N8
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][8]~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][8]~4_combout  = \SRAM|Add1~4_combout  $ (\SRAM|tilePointerY [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Add1~4_combout ),
	.datad(\SRAM|tilePointerY [4]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][8]~4 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult0|mult_core|romout[1][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & ((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout ))))

	.dataa(\SRAM|Mult0|mult_core|romout[0][12]~5_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[1][8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N14
cycloneive_lcell_comb \SRAM|SRAM_ADDR[12]~35 (
// Equation(s):
// \SRAM|SRAM_ADDR[12]~35_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|SRAM_ADDR[11]~34 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|SRAM_ADDR[11]~34 ) # (GND)))
// \SRAM|SRAM_ADDR[12]~36  = CARRY((!\SRAM|SRAM_ADDR[11]~34 ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[11]~34 ),
	.combout(\SRAM|SRAM_ADDR[12]~35_combout ),
	.cout(\SRAM|SRAM_ADDR[12]~36 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12]~35 .lut_mask = 16'h3C3F;
defparam \SRAM|SRAM_ADDR[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \SRAM|SRAM_ADDR[12]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[12]~feeder_combout  = \SRAM|SRAM_ADDR[12]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[12]~35_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][12]~5 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][12]~5_combout  = (\VGAtiming|v_counter [3] & (!\VGAtiming|v_counter [2] & ((!\VGAtiming|v_counter [1]) # (!\VGAtiming|v_counter [0])))) # (!\VGAtiming|v_counter [3] & (((\VGAtiming|v_counter [1] & \VGAtiming|v_counter 
// [2]))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][12]~5 .lut_mask = 16'h304C;
defparam \SRAM|Mult1|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][8]~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][8]~4_combout  = \VGAtiming|v_counter [4] $ (\VGAtiming|v_counter [7])

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [4]),
	.datac(gnd),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][8]~4 .lut_mask = 16'h33CC;
defparam \SRAM|Mult1|mult_core|romout[1][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout ))))

	.dataa(\SRAM|Mult1|mult_core|romout[0][12]~5_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[1][8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \SRAM|Add3~14 (
// Equation(s):
// \SRAM|Add3~14_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|Add3~13 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|Add3~13 ) # (GND)))
// \SRAM|Add3~15  = CARRY((!\SRAM|Add3~13 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~13 ),
	.combout(\SRAM|Add3~14_combout ),
	.cout(\SRAM|Add3~15 ));
// synopsys translate_off
defparam \SRAM|Add3~14 .lut_mask = 16'h5A5F;
defparam \SRAM|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \SRAM|SRAM_ADDR[12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[12]~feeder_combout ),
	.asdata(\SRAM|Add3~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \streamingyOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[8] .is_wysiwyg = "true";
defparam \streamingyOffset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N13
dffeas \SRAM|tileOffsetY[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[8] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneive_lcell_comb \SRAM|Add1~6 (
// Equation(s):
// \SRAM|Add1~6_combout  = (\SRAM|tileOffsetY [8] & (!\SRAM|Add1~5 )) # (!\SRAM|tileOffsetY [8] & ((\SRAM|Add1~5 ) # (GND)))
// \SRAM|Add1~7  = CARRY((!\SRAM|Add1~5 ) # (!\SRAM|tileOffsetY [8]))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~5 ),
	.combout(\SRAM|Add1~6_combout ),
	.cout(\SRAM|Add1~7 ));
// synopsys translate_off
defparam \SRAM|Add1~6 .lut_mask = 16'h3C3F;
defparam \SRAM|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][13]~7 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][13]~7_combout  = (\SRAM|tilePointerY [3] & ((\SRAM|tilePointerY [2]) # ((\SRAM|tilePointerY [1] & \SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerY [3]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][13]~7 .lut_mask = 16'hA888;
defparam \SRAM|Mult0|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][9]~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][9]~6_combout  = \SRAM|Add1~0_combout  $ (((\SRAM|tilePointerY [4] & !\SRAM|Add1~4_combout )))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [4]),
	.datac(\SRAM|Add1~4_combout ),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][9]~6 .lut_mask = 16'hF30C;
defparam \SRAM|Mult0|mult_core|romout[1][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N18
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult0|mult_core|romout[0][13]~7_combout  $ (\SRAM|Mult0|mult_core|romout[1][9]~6_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult0|mult_core|romout[0][13]~7_combout  & ((\SRAM|Mult0|mult_core|romout[1][9]~6_combout ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\SRAM|Mult0|mult_core|romout[0][13]~7_combout  & (\SRAM|Mult0|mult_core|romout[1][9]~6_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult0|mult_core|romout[0][13]~7_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[1][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Add1~6_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\SRAM|Add1~6_combout  & 
// (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Add1~6_combout  & \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\SRAM|Add1~6_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[13]~37 (
// Equation(s):
// \SRAM|SRAM_ADDR[13]~37_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\SRAM|SRAM_ADDR[12]~36  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// (!\SRAM|SRAM_ADDR[12]~36  & VCC))
// \SRAM|SRAM_ADDR[13]~38  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\SRAM|SRAM_ADDR[12]~36 ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[12]~36 ),
	.combout(\SRAM|SRAM_ADDR[13]~37_combout ),
	.cout(\SRAM|SRAM_ADDR[13]~38 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13]~37 .lut_mask = 16'hC30C;
defparam \SRAM|SRAM_ADDR[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[13]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[13]~feeder_combout  = \SRAM|SRAM_ADDR[13]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[13]~37_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][13]~7 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][13]~7_combout  = (\VGAtiming|v_counter [3] & ((\VGAtiming|v_counter [2]) # ((\VGAtiming|v_counter [0] & \VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][13]~7 .lut_mask = 16'hCC80;
defparam \SRAM|Mult1|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][9]~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][9]~6_combout  = \VGAtiming|v_counter [5] $ (((\VGAtiming|v_counter [4] & !\VGAtiming|v_counter [7])))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [4]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][9]~6 .lut_mask = 16'hF03C;
defparam \SRAM|Mult1|mult_core|romout[1][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult1|mult_core|romout[0][13]~7_combout  $ (\SRAM|Mult1|mult_core|romout[1][9]~6_combout  $ (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult1|mult_core|romout[0][13]~7_combout  & ((\SRAM|Mult1|mult_core|romout[1][9]~6_combout ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\SRAM|Mult1|mult_core|romout[0][13]~7_combout  & (\SRAM|Mult1|mult_core|romout[1][9]~6_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult1|mult_core|romout[0][13]~7_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[1][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\VGAtiming|v_counter [8] & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\VGAtiming|v_counter [8] & 
// (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\VGAtiming|v_counter [8] & \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \SRAM|Add3~16 (
// Equation(s):
// \SRAM|Add3~16_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\SRAM|Add3~15  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (!\SRAM|Add3~15  & VCC))
// \SRAM|Add3~17  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\SRAM|Add3~15 ))

	.dataa(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~15 ),
	.combout(\SRAM|Add3~16_combout ),
	.cout(\SRAM|Add3~17 ));
// synopsys translate_off
defparam \SRAM|Add3~16 .lut_mask = 16'hA50A;
defparam \SRAM|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \SRAM|SRAM_ADDR[13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[13]~feeder_combout ),
	.asdata(\SRAM|Add3~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N27
dffeas \streamingyOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[9] .is_wysiwyg = "true";
defparam \streamingyOffset[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N15
dffeas \SRAM|tileOffsetY[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[9] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneive_lcell_comb \SRAM|Add1~8 (
// Equation(s):
// \SRAM|Add1~8_combout  = (\SRAM|tileOffsetY [9] & (\SRAM|Add1~7  $ (GND))) # (!\SRAM|tileOffsetY [9] & (!\SRAM|Add1~7  & VCC))
// \SRAM|Add1~9  = CARRY((\SRAM|tileOffsetY [9] & !\SRAM|Add1~7 ))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~7 ),
	.combout(\SRAM|Add1~8_combout ),
	.cout(\SRAM|Add1~9 ));
// synopsys translate_off
defparam \SRAM|Add1~8 .lut_mask = 16'hC30C;
defparam \SRAM|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N4
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][10]~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][10]~8_combout  = \SRAM|Add1~2_combout  $ (((\SRAM|tilePointerY [4] & (\SRAM|Add1~4_combout  & !\SRAM|Add1~0_combout )) # (!\SRAM|tilePointerY [4] & ((\SRAM|Add1~0_combout )))))

	.dataa(\SRAM|tilePointerY [4]),
	.datab(\SRAM|Add1~4_combout ),
	.datac(\SRAM|Add1~2_combout ),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][10]~8 .lut_mask = 16'hA578;
defparam \SRAM|Mult0|mult_core|romout[1][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N20
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult0|mult_core|romout[1][10]~8_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SRAM|Mult0|mult_core|romout[1][10]~8_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult0|mult_core|romout[1][10]~8_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|romout[1][10]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Add1~8_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  
// & VCC)) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!\SRAM|Add1~8_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Add1~8_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) 
// # (!\SRAM|Add1~8_combout  & ((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\SRAM|Add1~8_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR[14]~39 (
// Equation(s):
// \SRAM|SRAM_ADDR[14]~39_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|SRAM_ADDR[13]~38 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & 
// ((\SRAM|SRAM_ADDR[13]~38 ) # (GND)))
// \SRAM|SRAM_ADDR[14]~40  = CARRY((!\SRAM|SRAM_ADDR[13]~38 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[13]~38 ),
	.combout(\SRAM|SRAM_ADDR[14]~39_combout ),
	.cout(\SRAM|SRAM_ADDR[14]~40 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14]~39 .lut_mask = 16'h3C3F;
defparam \SRAM|SRAM_ADDR[14]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR[14]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[14]~feeder_combout  = \SRAM|SRAM_ADDR[14]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[14]~39_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][10]~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][10]~8_combout  = \VGAtiming|v_counter [6] $ (((\VGAtiming|v_counter [5] & ((!\VGAtiming|v_counter [4]))) # (!\VGAtiming|v_counter [5] & (\VGAtiming|v_counter [7] & \VGAtiming|v_counter [4]))))

	.dataa(\VGAtiming|v_counter [7]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][10]~8 .lut_mask = 16'hC63C;
defparam \SRAM|Mult1|mult_core|romout[1][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult1|mult_core|romout[1][10]~8_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SRAM|Mult1|mult_core|romout[1][10]~8_combout  & 
// ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult1|mult_core|romout[1][10]~8_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][10]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\VGAtiming|v_counter [9] & 
// (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\VGAtiming|v_counter [9] & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\VGAtiming|v_counter [9] & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\VGAtiming|v_counter [9] & 
// ((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\VGAtiming|v_counter [9] & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 
// )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\VGAtiming|v_counter [9]))))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\VGAtiming|v_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \SRAM|Add3~18 (
// Equation(s):
// \SRAM|Add3~18_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add3~17 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add3~17 ) # (GND)))
// \SRAM|Add3~19  = CARRY((!\SRAM|Add3~17 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~17 ),
	.combout(\SRAM|Add3~18_combout ),
	.cout(\SRAM|Add3~19 ));
// synopsys translate_off
defparam \SRAM|Add3~18 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \SRAM|SRAM_ADDR[14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[14]~feeder_combout ),
	.asdata(\SRAM|Add3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][11]~9 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][11]~9_combout  = (\SRAM|Add1~2_combout  & ((\SRAM|Add1~4_combout  & ((\SRAM|tilePointerY [4]) # (\SRAM|Add1~0_combout ))) # (!\SRAM|Add1~4_combout  & ((!\SRAM|Add1~0_combout ))))) # (!\SRAM|Add1~2_combout  & 
// (\SRAM|Add1~4_combout  $ (((\SRAM|tilePointerY [4] & \SRAM|Add1~0_combout )))))

	.dataa(\SRAM|tilePointerY [4]),
	.datab(\SRAM|Add1~4_combout ),
	.datac(\SRAM|Add1~2_combout ),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][11]~9 .lut_mask = 16'hC6BC;
defparam \SRAM|Mult0|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N22
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\SRAM|Mult0|mult_core|romout[1][11]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneive_lcell_comb \SRAM|Add1~10 (
// Equation(s):
// \SRAM|Add1~10_combout  = \SRAM|Add1~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add1~9 ),
	.combout(\SRAM|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add1~10 .lut_mask = 16'hF0F0;
defparam \SRAM|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\SRAM|Add1~10_combout  $ 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\SRAM|Add1~10_combout ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 
// ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\SRAM|Add1~10_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\SRAM|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_lcell_comb \SRAM|SRAM_ADDR[15]~41 (
// Equation(s):
// \SRAM|SRAM_ADDR[15]~41_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|SRAM_ADDR[14]~40  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & 
// (!\SRAM|SRAM_ADDR[14]~40  & VCC))
// \SRAM|SRAM_ADDR[15]~42  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|SRAM_ADDR[14]~40 ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[14]~40 ),
	.combout(\SRAM|SRAM_ADDR[15]~41_combout ),
	.cout(\SRAM|SRAM_ADDR[15]~42 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15]~41 .lut_mask = 16'hC30C;
defparam \SRAM|SRAM_ADDR[15]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \SRAM|SRAM_ADDR[15]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[15]~feeder_combout  = \SRAM|SRAM_ADDR[15]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[15]~41_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][11]~9 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][11]~9_combout  = (\VGAtiming|v_counter [6] & ((\VGAtiming|v_counter [7] & ((\VGAtiming|v_counter [5]) # (\VGAtiming|v_counter [4]))) # (!\VGAtiming|v_counter [7] & (!\VGAtiming|v_counter [5])))) # (!\VGAtiming|v_counter [6] 
// & (\VGAtiming|v_counter [7] $ (((\VGAtiming|v_counter [5] & \VGAtiming|v_counter [4])))))

	.dataa(\VGAtiming|v_counter [7]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][11]~9 .lut_mask = 16'h9EA6;
defparam \SRAM|Mult1|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][11]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hC30C;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \SRAM|Add3~20 (
// Equation(s):
// \SRAM|Add3~20_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|Add3~19  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|Add3~19  & VCC))
// \SRAM|Add3~21  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|Add3~19 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~19 ),
	.combout(\SRAM|Add3~20_combout ),
	.cout(\SRAM|Add3~21 ));
// synopsys translate_off
defparam \SRAM|Add3~20 .lut_mask = 16'hC30C;
defparam \SRAM|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \SRAM|SRAM_ADDR[15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[15]~feeder_combout ),
	.asdata(\SRAM|Add3~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][12]~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][12]~10_combout  = (\SRAM|Add1~4_combout  & (!\SRAM|Add1~2_combout  & ((!\SRAM|Add1~0_combout ) # (!\SRAM|tilePointerY [4])))) # (!\SRAM|Add1~4_combout  & (((\SRAM|Add1~2_combout  & \SRAM|Add1~0_combout ))))

	.dataa(\SRAM|tilePointerY [4]),
	.datab(\SRAM|Add1~4_combout ),
	.datac(\SRAM|Add1~2_combout ),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][12]~10 .lut_mask = 16'h340C;
defparam \SRAM|Mult0|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N24
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SRAM|Mult0|mult_core|romout[1][12]~10_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SRAM|Mult0|mult_core|romout[1][12]~10_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\SRAM|Mult0|mult_core|romout[1][12]~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|romout[1][12]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Add1~6_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  
// & VCC)) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Add1~6_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Add1~6_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) 
// # (!\SRAM|Add1~6_combout  & ((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\SRAM|Add1~6_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR[16]~43 (
// Equation(s):
// \SRAM|SRAM_ADDR[16]~43_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|SRAM_ADDR[15]~42 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & 
// ((\SRAM|SRAM_ADDR[15]~42 ) # (GND)))
// \SRAM|SRAM_ADDR[16]~44  = CARRY((!\SRAM|SRAM_ADDR[15]~42 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[15]~42 ),
	.combout(\SRAM|SRAM_ADDR[16]~43_combout ),
	.cout(\SRAM|SRAM_ADDR[16]~44 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16]~43 .lut_mask = 16'h3C3F;
defparam \SRAM|SRAM_ADDR[16]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR[16]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[16]~feeder_combout  = \SRAM|SRAM_ADDR[16]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[16]~43_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][12]~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][12]~10_combout  = (\VGAtiming|v_counter [7] & (!\VGAtiming|v_counter [6] & ((!\VGAtiming|v_counter [4]) # (!\VGAtiming|v_counter [5])))) # (!\VGAtiming|v_counter [7] & (\VGAtiming|v_counter [6] & (\VGAtiming|v_counter 
// [5])))

	.dataa(\VGAtiming|v_counter [7]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][12]~10 .lut_mask = 16'h4262;
defparam \SRAM|Mult1|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SRAM|Mult1|mult_core|romout[1][12]~10_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SRAM|Mult1|mult_core|romout[1][12]~10_combout  & 
// ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\SRAM|Mult1|mult_core|romout[1][12]~10_combout ))

	.dataa(\SRAM|Mult1|mult_core|romout[1][12]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\VGAtiming|v_counter [8] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\VGAtiming|v_counter [8] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\VGAtiming|v_counter [8] & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
// )) # (!\VGAtiming|v_counter [8] & ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \SRAM|Add3~22 (
// Equation(s):
// \SRAM|Add3~22_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|Add3~21 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|Add3~21 ) # (GND)))
// \SRAM|Add3~23  = CARRY((!\SRAM|Add3~21 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~21 ),
	.combout(\SRAM|Add3~22_combout ),
	.cout(\SRAM|Add3~23 ));
// synopsys translate_off
defparam \SRAM|Add3~22 .lut_mask = 16'h5A5F;
defparam \SRAM|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \SRAM|SRAM_ADDR[16] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[16]~feeder_combout ),
	.asdata(\SRAM|Add3~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N28
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][13]~11 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][13]~11_combout  = (\SRAM|Add1~4_combout  & ((\SRAM|Add1~2_combout ) # ((\SRAM|tilePointerY [4] & \SRAM|Add1~0_combout ))))

	.dataa(\SRAM|tilePointerY [4]),
	.datab(\SRAM|Add1~4_combout ),
	.datac(\SRAM|Add1~2_combout ),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][13]~11 .lut_mask = 16'hC8C0;
defparam \SRAM|Mult0|mult_core|romout[1][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\SRAM|Mult0|mult_core|romout[1][13]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult0|mult_core|romout[1][13]~11_combout ),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][9]~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][9]~12_combout  = \SRAM|Add1~8_combout  $ (\SRAM|Add1~6_combout )

	.dataa(\SRAM|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Add1~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][9]~12 .lut_mask = 16'h55AA;
defparam \SRAM|Mult0|mult_core|romout[2][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\SRAM|Mult0|mult_core|romout[2][9]~12_combout  $ 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\SRAM|Mult0|mult_core|romout[2][9]~12_combout ) # 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\SRAM|Mult0|mult_core|romout[2][9]~12_combout  & 
// !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[2][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR[17]~45 (
// Equation(s):
// \SRAM|SRAM_ADDR[17]~45_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\SRAM|SRAM_ADDR[16]~44  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & 
// (!\SRAM|SRAM_ADDR[16]~44  & VCC))
// \SRAM|SRAM_ADDR[17]~46  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\SRAM|SRAM_ADDR[16]~44 ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[16]~44 ),
	.combout(\SRAM|SRAM_ADDR[17]~45_combout ),
	.cout(\SRAM|SRAM_ADDR[17]~46 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17]~45 .lut_mask = 16'hC30C;
defparam \SRAM|SRAM_ADDR[17]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \SRAM|SRAM_ADDR[17]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[17]~feeder_combout  = \SRAM|SRAM_ADDR[17]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[17]~45_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][13]~11 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][13]~11_combout  = (\VGAtiming|v_counter [7] & ((\VGAtiming|v_counter [6]) # ((\VGAtiming|v_counter [5] & \VGAtiming|v_counter [4]))))

	.dataa(\VGAtiming|v_counter [7]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][13]~11 .lut_mask = 16'hA888;
defparam \SRAM|Mult1|mult_core|romout[1][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \SRAM|Mult1|mult_core|romout[1][13]~11_combout  $ (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 )

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][13]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC3C3;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[2][9]~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[2][9]~12_combout  = \VGAtiming|v_counter [8] $ (\VGAtiming|v_counter [9])

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\VGAtiming|v_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[2][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[2][9]~12 .lut_mask = 16'h6666;
defparam \SRAM|Mult1|mult_core|romout[2][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\SRAM|Mult1|mult_core|romout[2][9]~12_combout  $ 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\SRAM|Mult1|mult_core|romout[2][9]~12_combout ) # 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\SRAM|Mult1|mult_core|romout[2][9]~12_combout  & 
// !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[2][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \SRAM|Add3~24 (
// Equation(s):
// \SRAM|Add3~24_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\SRAM|Add3~23  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (!\SRAM|Add3~23  & VCC))
// \SRAM|Add3~25  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\SRAM|Add3~23 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~23 ),
	.combout(\SRAM|Add3~24_combout ),
	.cout(\SRAM|Add3~25 ));
// synopsys translate_off
defparam \SRAM|Add3~24 .lut_mask = 16'hC30C;
defparam \SRAM|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \SRAM|SRAM_ADDR[17] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[17]~feeder_combout ),
	.asdata(\SRAM|Add3~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][10]~13 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][10]~13_combout  = \SRAM|Add1~10_combout  $ (((\SRAM|Add1~8_combout  & !\SRAM|Add1~6_combout )))

	.dataa(\SRAM|Add1~8_combout ),
	.datab(\SRAM|Add1~10_combout ),
	.datac(gnd),
	.datad(\SRAM|Add1~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][10]~13 .lut_mask = 16'hCC66;
defparam \SRAM|Mult0|mult_core|romout[2][10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult0|mult_core|romout[2][10]~13_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\SRAM|Mult0|mult_core|romout[2][10]~13_combout  & ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult0|mult_core|romout[2][10]~13_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|romout[2][10]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR[18]~47 (
// Equation(s):
// \SRAM|SRAM_ADDR[18]~47_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|SRAM_ADDR[17]~46 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & 
// ((\SRAM|SRAM_ADDR[17]~46 ) # (GND)))
// \SRAM|SRAM_ADDR[18]~48  = CARRY((!\SRAM|SRAM_ADDR[17]~46 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[17]~46 ),
	.combout(\SRAM|SRAM_ADDR[18]~47_combout ),
	.cout(\SRAM|SRAM_ADDR[18]~48 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18]~47 .lut_mask = 16'h5A5F;
defparam \SRAM|SRAM_ADDR[18]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \SRAM|SRAM_ADDR[18]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[18]~feeder_combout  = \SRAM|SRAM_ADDR[18]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[18]~47_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & ((\VGAtiming|v_counter [8]) # ((!\VGAtiming|v_counter [9])))) # 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & (((!\VGAtiming|v_counter [8] & \VGAtiming|v_counter [9])) # (GND)))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\VGAtiming|v_counter [8]) # ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (!\VGAtiming|v_counter [9])))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\VGAtiming|v_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'hB4BF;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \SRAM|Add3~26 (
// Equation(s):
// \SRAM|Add3~26_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Add3~25 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & ((\SRAM|Add3~25 ) # (GND)))
// \SRAM|Add3~27  = CARRY((!\SRAM|Add3~25 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~25 ),
	.combout(\SRAM|Add3~26_combout ),
	.cout(\SRAM|Add3~27 ));
// synopsys translate_off
defparam \SRAM|Add3~26 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \SRAM|SRAM_ADDR[18] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[18]~feeder_combout ),
	.asdata(\SRAM|Add3~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][11] (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][11]~combout  = (\SRAM|Add1~8_combout  & (!\SRAM|Add1~10_combout  & \SRAM|Add1~6_combout )) # (!\SRAM|Add1~8_combout  & (\SRAM|Add1~10_combout ))

	.dataa(\SRAM|Add1~8_combout ),
	.datab(\SRAM|Add1~10_combout ),
	.datac(gnd),
	.datad(\SRAM|Add1~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][11]~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][11] .lut_mask = 16'h6644;
defparam \SRAM|Mult0|mult_core|romout[2][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (!\SRAM|Mult0|mult_core|romout[2][11]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult0|mult_core|romout[2][11]~combout ),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hF00F;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR[19]~49 (
// Equation(s):
// \SRAM|SRAM_ADDR[19]~49_combout  = \SRAM|SRAM_ADDR[18]~48  $ (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cin(\SRAM|SRAM_ADDR[18]~48 ),
	.combout(\SRAM|SRAM_ADDR[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19]~49 .lut_mask = 16'hF00F;
defparam \SRAM|SRAM_ADDR[19]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (((!\VGAtiming|v_counter [9]) # (!\VGAtiming|v_counter [8])))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGAtiming|v_counter [9]),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50F;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \SRAM|Add3~28 (
// Equation(s):
// \SRAM|Add3~28_combout  = \SRAM|Add3~27  $ (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cin(\SRAM|Add3~27 ),
	.combout(\SRAM|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add3~28 .lut_mask = 16'hF00F;
defparam \SRAM|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \SRAM|SRAM_ADDR[19] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[19]~49_combout ),
	.asdata(\SRAM|Add3~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \LEDR~3 (
// Equation(s):
// \LEDR~3_combout  = (\state.endState~q ) # (!\state.rasterTile~q )

	.dataa(gnd),
	.datab(\state.rasterTile~q ),
	.datac(gnd),
	.datad(\state.endState~q ),
	.cin(gnd),
	.combout(\LEDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~3 .lut_mask = 16'hFF33;
defparam \LEDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N24
cycloneive_lcell_comb \LEDR~4 (
// Equation(s):
// \LEDR~4_combout  = (\state.endState~q ) # (\state.moveTile~q )

	.dataa(\state.endState~q ),
	.datab(gnd),
	.datac(\state.moveTile~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~4 .lut_mask = 16'hFAFA;
defparam \LEDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y20_N1
dffeas \SRAM|VGA_R[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y20_N11
dffeas \SRAM|VGA_R[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \SRAM|VGA_R[5]~feeder (
// Equation(s):
// \SRAM|VGA_R[5]~feeder_combout  = \SRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N1
dffeas \SRAM|VGA_R[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \SRAM|VGA_R[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \SRAM|VGA_R[7]~feeder (
// Equation(s):
// \SRAM|VGA_R[7]~feeder_combout  = \SRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \SRAM|VGA_R[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N8
cycloneive_lcell_comb \SRAM|VGA_G[2]~feeder (
// Equation(s):
// \SRAM|VGA_G[2]~feeder_combout  = \SRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N9
dffeas \SRAM|VGA_G[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[2] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N8
cycloneive_lcell_comb \SRAM|VGA_G[3]~feeder (
// Equation(s):
// \SRAM|VGA_G[3]~feeder_combout  = \SRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N9
dffeas \SRAM|VGA_G[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N18
cycloneive_lcell_comb \SRAM|VGA_G[4]~feeder (
// Equation(s):
// \SRAM|VGA_G[4]~feeder_combout  = \SRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N19
dffeas \SRAM|VGA_G[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N12
cycloneive_lcell_comb \SRAM|VGA_G[5]~feeder (
// Equation(s):
// \SRAM|VGA_G[5]~feeder_combout  = \SRAM_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N13
dffeas \SRAM|VGA_G[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N22
cycloneive_lcell_comb \SRAM|VGA_G[6]~feeder (
// Equation(s):
// \SRAM|VGA_G[6]~feeder_combout  = \SRAM_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N23
dffeas \SRAM|VGA_G[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y20_N17
dffeas \SRAM|VGA_G[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N2
cycloneive_lcell_comb \SRAM|VGA_B[3]~feeder (
// Equation(s):
// \SRAM|VGA_B[3]~feeder_combout  = \SRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N3
dffeas \SRAM|VGA_B[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N4
cycloneive_lcell_comb \SRAM|VGA_B[4]~feeder (
// Equation(s):
// \SRAM|VGA_B[4]~feeder_combout  = \SRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N5
dffeas \SRAM|VGA_B[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N6
cycloneive_lcell_comb \SRAM|VGA_B[5]~feeder (
// Equation(s):
// \SRAM|VGA_B[5]~feeder_combout  = \SRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N7
dffeas \SRAM|VGA_B[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N28
cycloneive_lcell_comb \SRAM|VGA_B[6]~feeder (
// Equation(s):
// \SRAM|VGA_B[6]~feeder_combout  = \SRAM_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N29
dffeas \SRAM|VGA_B[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \SRAM|VGA_B[7]~feeder (
// Equation(s):
// \SRAM|VGA_B[7]~feeder_combout  = \SRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \SRAM|VGA_B[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \VGAtiming|always1~2 (
// Equation(s):
// \VGAtiming|always1~2_combout  = (\VGAtiming|Add0~18_combout  & (!\VGAtiming|Add0~16_combout  & \VGAtiming|Add0~14_combout ))

	.dataa(\VGAtiming|Add0~18_combout ),
	.datab(\VGAtiming|Add0~16_combout ),
	.datac(gnd),
	.datad(\VGAtiming|Add0~14_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~2 .lut_mask = 16'h2200;
defparam \VGAtiming|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \VGAtiming|always1~3 (
// Equation(s):
// \VGAtiming|always1~3_combout  = ((\VGAtiming|Add0~12_combout  & (\VGAtiming|Add0~8_combout  & \VGAtiming|Add0~10_combout )) # (!\VGAtiming|Add0~12_combout  & (!\VGAtiming|Add0~8_combout  & !\VGAtiming|Add0~10_combout ))) # (!\VGAtiming|always1~2_combout )

	.dataa(\VGAtiming|Add0~12_combout ),
	.datab(\VGAtiming|always1~2_combout ),
	.datac(\VGAtiming|Add0~8_combout ),
	.datad(\VGAtiming|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~3 .lut_mask = 16'hB337;
defparam \VGAtiming|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \VGAtiming|VGA_HS (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_HS .is_wysiwyg = "true";
defparam \VGAtiming|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \VGAtiming|always1~4 (
// Equation(s):
// \VGAtiming|always1~4_combout  = (\VGAtiming|v_counter_in[4]~6_combout ) # ((!\VGAtiming|v_counter_in[1]~8_combout ) # (!\VGAtiming|v_counter_in[3]~7_combout ))

	.dataa(\VGAtiming|v_counter_in[4]~6_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter_in[3]~7_combout ),
	.datad(\VGAtiming|v_counter_in[1]~8_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~4 .lut_mask = 16'hAFFF;
defparam \VGAtiming|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \VGAtiming|always1~5 (
// Equation(s):
// \VGAtiming|always1~5_combout  = ((\VGAtiming|always1~4_combout ) # ((\VGAtiming|v_counter_in[9]~4_combout ) # (\VGAtiming|v_counter_in[2]~5_combout ))) # (!\VGAtiming|LessThan5~0_combout )

	.dataa(\VGAtiming|LessThan5~0_combout ),
	.datab(\VGAtiming|always1~4_combout ),
	.datac(\VGAtiming|v_counter_in[9]~4_combout ),
	.datad(\VGAtiming|v_counter_in[2]~5_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~5 .lut_mask = 16'hFFFD;
defparam \VGAtiming|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \VGAtiming|VGA_VS (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_VS .is_wysiwyg = "true";
defparam \VGAtiming|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
