<stg><name>rendering_Pipeline_ZCULLING</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pixel_cntr = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixel_cntr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %size_fragment_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_fragment

]]></Node>
<StgValue><ssdm name="size_fragment_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln209 = store i32 0, i32 %pixel_cntr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:4 %store_ln212 = store i31 0, i31 %n

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body14.i:0 %n_1 = load i31 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
for.body14.i:1 %zext_ln212_1 = zext i31 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body14.i:2 %icmp_ln212 = icmp_slt  i32 %zext_ln212_1, i32 %size_fragment_read

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body14.i:3 %add_ln212 = add i31 %n_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.i:4 %br_ln212 = br i1 %icmp_ln212, void %_Z8zcullingiP14CandidatePixeliP5Pixel.exit.loopexit.exitStub, void %for.body14.i.split

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="31">
<![CDATA[
for.body14.i.split:0 %zext_ln212 = zext i31 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.i.split:3 %fragment_z_addr = getelementptr i8 %fragment_z, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="fragment_z_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
for.body14.i.split:4 %fragment_z_load = load i9 %fragment_z_addr

]]></Node>
<StgValue><ssdm name="fragment_z_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.i.split:5 %fragment_y_addr = getelementptr i8 %fragment_y, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="fragment_y_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="9">
<![CDATA[
for.body14.i.split:6 %fragment_y_load = load i9 %fragment_y_addr

]]></Node>
<StgValue><ssdm name="fragment_y_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.i.split:7 %fragment_x_addr = getelementptr i8 %fragment_x, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="fragment_x_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.body14.i.split:8 %fragment_x_load = load i9 %fragment_x_addr

]]></Node>
<StgValue><ssdm name="fragment_x_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.i:0 %store_ln212 = store i31 %add_ln212, i31 %n

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.inc60.i:1 %br_ln212 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
for.body14.i.split:4 %fragment_z_load = load i9 %fragment_z_addr

]]></Node>
<StgValue><ssdm name="fragment_z_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="9">
<![CDATA[
for.body14.i.split:6 %fragment_y_load = load i9 %fragment_y_addr

]]></Node>
<StgValue><ssdm name="fragment_y_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.body14.i.split:8 %fragment_x_load = load i9 %fragment_x_addr

]]></Node>
<StgValue><ssdm name="fragment_x_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.i.split:9 %tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %fragment_y_load, i8 %fragment_x_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="16">
<![CDATA[
for.body14.i.split:10 %zext_ln214 = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body14.i.split:11 %z_buffer_addr = getelementptr i8 %z_buffer, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="z_buffer_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="16">
<![CDATA[
for.body14.i.split:12 %z_buffer_load = load i16 %z_buffer_addr

]]></Node>
<StgValue><ssdm name="z_buffer_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z8zcullingiP14CandidatePixeliP5Pixel.exit.loopexit.exitStub:0 %pixel_cntr_load_1 = load i32 %pixel_cntr

]]></Node>
<StgValue><ssdm name="pixel_cntr_load_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z8zcullingiP14CandidatePixeliP5Pixel.exit.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %pixel_cntr_out, i32 %pixel_cntr_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
_Z8zcullingiP14CandidatePixeliP5Pixel.exit.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body14.i.split:1 %specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln209"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body14.i.split:2 %specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln212"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="16">
<![CDATA[
for.body14.i.split:12 %z_buffer_load = load i16 %z_buffer_addr

]]></Node>
<StgValue><ssdm name="z_buffer_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body14.i.split:13 %icmp_ln214 = icmp_ult  i8 %fragment_z_load, i8 %z_buffer_load

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.i.split:14 %br_ln214 = br i1 %icmp_ln214, void %for.inc60.i, void %if.then27.i

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then27.i:0 %pixel_cntr_load = load i32 %pixel_cntr

]]></Node>
<StgValue><ssdm name="pixel_cntr_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
if.then27.i:1 %zext_ln216 = zext i32 %pixel_cntr_load

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27.i:2 %pixels_x_addr = getelementptr i8 %pixels_x, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="pixels_x_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
if.then27.i:3 %store_ln216 = store i8 %fragment_x_load, i9 %pixels_x_addr

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27.i:4 %pixels_y_addr = getelementptr i8 %pixels_y, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="pixels_y_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
if.then27.i:5 %store_ln217 = store i8 %fragment_y_load, i9 %pixels_y_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27.i:6 %fragment_color_addr = getelementptr i6 %fragment_color, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="fragment_color_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="9">
<![CDATA[
if.then27.i:7 %fragment_color_load = load i9 %fragment_color_addr

]]></Node>
<StgValue><ssdm name="fragment_color_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then27.i:10 %pixel_cntr_1 = add i32 %pixel_cntr_load, i32 1

]]></Node>
<StgValue><ssdm name="pixel_cntr_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then27.i:11 %store_ln220 = store i8 %fragment_z_load, i16 %z_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then27.i:12 %store_ln209 = store i32 %pixel_cntr_1, i32 %pixel_cntr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="9">
<![CDATA[
if.then27.i:7 %fragment_color_load = load i9 %fragment_color_addr

]]></Node>
<StgValue><ssdm name="fragment_color_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then27.i:8 %pixels_color_addr = getelementptr i6 %pixels_color, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="pixels_color_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
if.then27.i:9 %store_ln218 = store i6 %fragment_color_load, i9 %pixels_color_addr

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i:13 %br_ln221 = br void %for.inc60.i

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
