# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
# File: C:/DIGISYS/VHDL_projects-master/PWM/RotaryEncoder-PWM/RotaryEncoder-PWM.csv
# Generated on: Wed Dec 14 14:40:05 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
Clk,Input,PIN_N2,2,B2_N1,,
IncA,Input,PIN_U21,6,B6_N0,,
IncB,Input,PIN_V25,6,B6_N0,,
Pwm,Output,PIN_U24,6,B6_N0,,
Rst,Input,PIN_G26,5,B5_N0,,
Seg7H[6],Output,PIN_Y24,6,B6_N1,,
Seg7H[5],Output,PIN_AB25,6,B6_N1,,
Seg7H[4],Output,PIN_AB26,6,B6_N1,,
Seg7H[3],Output,PIN_AC26,6,B6_N1,,
Seg7H[2],Output,PIN_AC25,6,B6_N1,,
Seg7H[1],Output,PIN_V22,6,B6_N1,,
Seg7H[0],Output,PIN_AB23,6,B6_N1,,
Seg7O[6],Output,PIN_V13,8,B8_N0,,
Seg7O[5],Output,PIN_V14,8,B8_N0,,
Seg7O[4],Output,PIN_AE11,8,B8_N0,,
Seg7O[3],Output,PIN_AD11,8,B8_N0,,
Seg7O[2],Output,PIN_AC12,8,B8_N0,,
Seg7O[1],Output,PIN_AB12,8,B8_N0,,
Seg7O[0],Output,PIN_AF10,8,B8_N0,,
Seg7T[6],Output,PIN_AB24,6,B6_N1,,
Seg7T[5],Output,PIN_AA23,6,B6_N1,,
Seg7T[4],Output,PIN_AA24,6,B6_N1,,
Seg7T[3],Output,PIN_Y22,6,B6_N1,,
Seg7T[2],Output,PIN_W21,6,B6_N1,,
Seg7T[1],Output,PIN_V21,6,B6_N1,,
Seg7T[0],Output,PIN_V20,6,B6_N1,,
