

================================================================
== Vivado HLS Report for 'generate_req'
================================================================
* Date:           Sun Nov 14 19:57:36 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_traffic_gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 1.237 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     2162| 26.640 ns | 14.399 us |    4|  2162|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- read_in    |        0|     1079|         1|          1|          1| 0 ~ 1079 |    yes   |
        |- write_out  |        0|     1079|         2|          1|          1| 0 ~ 1079 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      72|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        4|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|      99|    -|
|Register         |        -|      -|      41|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      0|      41|     171|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_U  |generate_req_local  |        4|  0|   0|    0|  1080|   32|     1|        34560|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                    |        4|  0|   0|    0|  1080|   32|     1|        34560|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ii_fu_125_p2               |     +    |      0|  0|  18|          11|           1|
    |jj_fu_141_p2               |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp1_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln39_fu_120_p2        |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln44_fu_136_p2        |   icmp   |      0|  0|  13|          11|          11|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  72|          50|          30|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ii_0_reg_94               |   9|          2|   11|         22|
    |jj_0_reg_105              |   9|          2|   11|         22|
    |local_address0            |  15|          3|   11|         33|
    |stream_in_V_TDATA_blk_n   |   9|          2|    1|          2|
    |stream_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         20|   37|         90|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |empty_reg_152            |  11|   0|   11|          0|
    |icmp_ln44_reg_166        |   1|   0|    1|          0|
    |ii_0_reg_94              |  11|   0|   11|          0|
    |jj_0_reg_105             |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | generate_req | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | generate_req | return value |
|ap_start             |  in |    1| ap_ctrl_hs | generate_req | return value |
|ap_done              | out |    1| ap_ctrl_hs | generate_req | return value |
|ap_idle              | out |    1| ap_ctrl_hs | generate_req | return value |
|ap_ready             | out |    1| ap_ctrl_hs | generate_req | return value |
|stream_in_V_TDATA    |  in |   32|    axis    |  stream_in_V |    pointer   |
|stream_in_V_TVALID   |  in |    1|    axis    |  stream_in_V |    pointer   |
|stream_in_V_TREADY   | out |    1|    axis    |  stream_in_V |    pointer   |
|stream_out_V_TDATA   | out |   32|    axis    | stream_out_V |    pointer   |
|stream_out_V_TVALID  | out |    1|    axis    | stream_out_V |    pointer   |
|stream_out_V_TREADY  |  in |    1|    axis    | stream_out_V |    pointer   |
|n_trans              |  in |   32|   ap_none  |    n_trans   |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

