#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May  4 12:26:41 2020
# Process ID: 22036
# Current directory: D:/Dev/CENG342/Lab_12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33768 D:\Dev\CENG342\Lab_12\Lab_12.xpr
# Log file: D:/Dev/CENG342/Lab_12/vivado.log
# Journal file: D:/Dev/CENG342/Lab_12\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/Dev/CENG342/Lab_12/Lab_12.xpruupdate_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {D:/Dev/CENG342/Lab_12/Lab_12.runs/impl_1/Computer.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/Dev/CENG342/Lab_12/Lab_12.runs/impl_1/Computer.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Dev/CENG342/Lab_12/Lab_12.runs/impl_1/Computer.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_hw_manager
update_files -from_files C:/Users/Benne/Downloads/CPU_testbench.vhdl -to_files D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU_test.vhd -filesets [get_filesets *]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_files -from_files C:/Users/Benne/Downloads/CPU_testbench.vhdl -to_files D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU_testbench.vhdl -filesets [get_filesets *]
update_files -from_files C:/Users/Benne/Downloads/CPU_testbench_new.vhdl -to_files D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU_testbench.vhdl -filesets [get_filesets *]
update_files -from_files C:/Users/Benne/Downloads/CPU_testbench_new.vhdl -to_files D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU_testbench_new.vhdl -filesets [get_filesets *]
launch_simulation
open_wave_config D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg
source CPU_testbench.tcl
current_wave_config {Computer_testbench_behav.wcfg}
add_wave {{/CPU_testbench/uut}} 
current_wave_config {Computer_testbench_behav.wcfg}
add_wave {{/CPU_testbench/uut/datapath}} 
current_wave_config {Computer_testbench_behav.wcfg}
add_wave {{/CPU_testbench/uut}} 
current_wave_config {Computer_testbench_behav.wcfg}
add_wave {{/CPU_testbench/uut/datapath/CCR}} 
current_wave_config {Computer_testbench_behav.wcfg}
add_wave {{/CPU_testbench/uut/datapath/RegisterFile}} 
current_wave_config {Computer_testbench_behav.wcfg}
add_wave {{/CPU_testbench/uut/datapath/PC}} 
save_wave_config {D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg}
save_wave_config {D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg}
save_wave_config {D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg}
save_wave_config {D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg
source CPU_testbench.tcl
current_wave_config {Computer_testbench_behav.wcfg}
add_wave {{/CPU_testbench/uut/sequecner}} 
save_wave_config {D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg}
save_wave_config {D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg
source CPU_testbench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/Dev/CENG342/Lab_12/Computer_testbench_behav.wcfg
source CPU_testbench.tcl
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Dev/CENG342/Lab_12/Lab_12.runs/impl_1/Computer.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {D:/Dev/CENG342/Lab_12/Lab_12.runs/impl_1/Computer.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/Dev/CENG342/Lab_12/Lab_12.runs/impl_1/Computer.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property top Computer_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
