Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Feb 20 18:40:11 2026
| Host         : hujang-workstation running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_timing_summary -file /home/hujang/rvx_repo/rvx-sensor-sdk/platform/sensor_sdk/imp_arty-35t_2026-02-20/imp_result/route_timing_summary.rpt
| Design       : SENSOR_SDK_FPGA
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.939        0.000                      0                68911        0.030        0.000                      0                68911        3.000        0.000                       0                 20424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
external_clk_0                       {0.000 5.000}        10.000          100.000         
  clk_50000000_xilinx_clock_pll_0    {0.000 10.000}       20.000          50.000          
  clkfbout_xilinx_clock_pll_0        {0.000 5.000}        10.000          100.000         
pjtag_rclk                           {0.000 50.000}       100.000         10.000          
spi_flash_sclk_pin                   {0.000 10.000}       20.000          50.000          
sys_clk_pin                          {0.000 5.000}        10.000          100.000         
  clk_50000000_xilinx_clock_pll_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_xilinx_clock_pll_0_1      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clk_0                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_50000000_xilinx_clock_pll_0          3.939        0.000                      0                56440        0.030        0.000                      0                56440        8.750        0.000                       0                 20166  
  clkfbout_xilinx_clock_pll_0                                                                                                                                                          7.845        0.000                       0                     3  
pjtag_rclk                                12.026        0.000                      0                  351        0.031        0.000                      0                  351       49.500        0.000                       0                   254  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_50000000_xilinx_clock_pll_0_1        3.941        0.000                      0                56440        0.030        0.000                      0                56440        8.750        0.000                       0                 20166  
  clkfbout_xilinx_clock_pll_0_1                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_50000000_xilinx_clock_pll_0    clk_50000000_xilinx_clock_pll_0          4.473        0.000                      0                12120        0.528        0.000                      0                12120  
**async_default**                  clk_50000000_xilinx_clock_pll_0_1  clk_50000000_xilinx_clock_pll_0_1        4.475        0.000                      0                12120        0.528        0.000                      0                12120  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clk_0
  To Clock:  external_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { external_clk_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50000000_xilinx_clock_pll_0
  To Clock:  clk_50000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        3.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_rs1_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0 rise@20.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 4.153ns (26.351%)  route 11.608ns (73.649%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.550    -0.917    i_platform/i_rtl/i_main_core/i_orca/core/D__0/CLK
    SLICE_X10Y85         FDCE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_rs1_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.399 r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_rs1_data_reg[3]/Q
                         net (fo=6, routed)           1.683     1.284    i_platform/i_rtl/i_main_core/i_orca/core/X/alu/divide_gen.div/div_proc.R_reg[31]_1[3]
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.150     1.434 r  i_platform/i_rtl/i_main_core/i_orca/core/X/alu/divide_gen.div/to_cache_control_base[3]_i_1/O
                         net (fo=12, routed)          1.079     2.513    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/D[3]
    SLICE_X28Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     3.106 r  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry/CO[3]
                         net (fo=1, routed)           0.000     3.106    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.220 r  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.220    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__0_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.455 r  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__1/O[0]
                         net (fo=4, routed)           0.965     4.421    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/D[6]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.325     4.746 r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/rvx_signal_4[0][21]_i_1__3/O
                         net (fo=26, routed)          1.337     6.083    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/i_main_core_data_uc_sxaraddr[3]
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.332     6.415 r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/light_request_register_gen.slave_oimm_waitrequest_signal_inv_i_124/O
                         net (fo=1, routed)           0.656     7.070    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_53_0[3]
    SLICE_X45Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.455 r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.455    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_89_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.569 r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.569    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_53_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.683 r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.683    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_21_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.911 f  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_9/CO[2]
                         net (fo=2, routed)           1.105     9.017    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/the_memory_interface/dcache_mux/cmr_address_match15_in
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.313     9.330 f  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_inv_i_6/O
                         net (fo=4, routed)           1.101    10.430    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_11_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.582 f  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/read_lastaddress[31]_i_3/O
                         net (fo=3, routed)           0.969    11.552    i_platform/i_rtl/i_main_core/i_orca/core/D__0/or_slv
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.332    11.884 f  i_platform/i_rtl/i_main_core/i_orca/core/D__0/memory_region_registers_gen[0].umr_gen.writeable_umr_gen.mumr_base[0][31]_i_8/O
                         net (fo=3, routed)           0.459    12.343    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_gen.data_cache/dcacheint_oimm_requestvalid
    SLICE_X35Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.467 f  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_gen.data_cache/memory_region_registers_gen[0].umr_gen.writeable_umr_gen.mumr_base[0][31]_i_5/O
                         net (fo=10, routed)          0.914    13.381    i_platform/i_rtl/i_main_core/i_orca/core/I/memory_region_registers_gen[0].umr_gen.writeable_umr_gen.mumr_base_reg[0][0]
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.124    13.505 r  i_platform/i_rtl/i_main_core/i_orca/core/I/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base[3][31]_i_1/O
                         net (fo=32, routed)          1.339    14.844    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][0]_0[0]
    SLICE_X12Y77         FDPE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.423    18.471    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/CLK
    SLICE_X12Y77         FDPE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]/C
                         clock pessimism              0.564    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X12Y77         FDPE (Setup_fdpe_C_CE)      -0.169    18.782    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0 rise@0.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.341%)  route 0.161ns (55.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.564    -0.583    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/CLK
    SLICE_X35Y45         FDCE                                         r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.455 r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.295    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg_n_0_[3]
    SLICE_X36Y44         FDCE                                         r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.834    -0.821    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/CLK
    SLICE_X36Y44         FDCE                                         r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)        -0.006    -0.324    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50000000_xilinx_clock_pll_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y29      i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y18      i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_09/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y18      i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_09/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_pll_0
  To Clock:  clkfbout_xilinx_clock_pll_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_pll_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pjtag_rclk
  To Clock:  pjtag_rclk

Setup :            0  Failing Endpoints,  Worst Slack       12.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.026ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_port_11_reg/C
                            (falling edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pjtag_rtdo
                            (output port clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (pjtag_rclk rise@100.000ns - pjtag_rclk fall@50.000ns)
  Data Path Delay:        7.664ns  (logic 4.070ns (53.106%)  route 3.594ns (46.894%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           25.000ns
  Clock Path Skew:        -5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 55.274 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk fall edge)
                                                     50.000    50.000 f  
    F4                                                0.000    50.000 f  pjtag_rtck (IN)
                         net (fo=0)                   0.000    50.000    pjtag_rtck
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.447    pjtag_rtck_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.731    55.274    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/pjtag_rtck
    SLICE_X38Y110        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_port_11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDCE (Prop_fdce_C_Q)         0.524    55.798 r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_port_11_reg/Q
                         net (fo=1, routed)           3.594    59.392    pjtag_rtdo_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    62.939 r  pjtag_rtdo_OBUF_inst/O
                         net (fo=0)                   0.000    62.939    pjtag_rtdo
    D4                                                                r  pjtag_rtdo (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay               -25.000    74.965    
  -------------------------------------------------------------------
                         required time                         74.965    
                         arrival time                         -62.939    
  -------------------------------------------------------------------
                         slack                                 12.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_0_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/synch_value_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pjtag_rclk rise@0.000ns - pjtag_rclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.605%)  route 0.224ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.879    pjtag_rtck_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.634     1.539    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/pjtag_rtck
    SLICE_X32Y118        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_0_reg[31]/Q
                         net (fo=1, routed)           0.224     1.904    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_0_reg_n_0_[31]
    SLICE_X36Y118        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/synch_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.121    pjtag_rtck_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.905     2.055    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/pjtag_rtck
    SLICE_X36Y118        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/synch_value_reg[31]/C
                         clock pessimism             -0.254     1.801    
    SLICE_X36Y118        FDCE (Hold_fdce_C_D)         0.072     1.873    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_1/synch_value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pjtag_rclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pjtag_rtck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  pjtag_rtck_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X27Y113   i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_02_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X27Y113   i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_02_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { external_clk_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50000000_xilinx_clock_pll_0_1
  To Clock:  clk_50000000_xilinx_clock_pll_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_rs1_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@20.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 4.153ns (26.351%)  route 11.608ns (73.649%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.550    -0.917    i_platform/i_rtl/i_main_core/i_orca/core/D__0/CLK
    SLICE_X10Y85         FDCE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_rs1_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.399 r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_rs1_data_reg[3]/Q
                         net (fo=6, routed)           1.683     1.284    i_platform/i_rtl/i_main_core/i_orca/core/X/alu/divide_gen.div/div_proc.R_reg[31]_1[3]
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.150     1.434 r  i_platform/i_rtl/i_main_core/i_orca/core/X/alu/divide_gen.div/to_cache_control_base[3]_i_1/O
                         net (fo=12, routed)          1.079     2.513    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/D[3]
    SLICE_X28Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     3.106 r  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry/CO[3]
                         net (fo=1, routed)           0.000     3.106    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.220 r  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.220    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__0_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.455 r  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__1/O[0]
                         net (fo=4, routed)           0.965     4.421    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/D[6]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.325     4.746 r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/rvx_signal_4[0][21]_i_1__3/O
                         net (fo=26, routed)          1.337     6.083    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/i_main_core_data_uc_sxaraddr[3]
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.332     6.415 r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/light_request_register_gen.slave_oimm_waitrequest_signal_inv_i_124/O
                         net (fo=1, routed)           0.656     7.070    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_53_0[3]
    SLICE_X45Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.455 r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.455    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_89_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.569 r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.569    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_53_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.683 r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.683    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_21_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.911 f  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_9/CO[2]
                         net (fo=2, routed)           1.105     9.017    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/the_memory_interface/dcache_mux/cmr_address_match15_in
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.313     9.330 f  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_inv_i_6/O
                         net (fo=4, routed)           1.101    10.430    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/light_request_register_gen.slave_oimm_waitrequest_signal_reg_inv_i_11_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.582 f  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/read_lastaddress[31]_i_3/O
                         net (fo=3, routed)           0.969    11.552    i_platform/i_rtl/i_main_core/i_orca/core/D__0/or_slv
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.332    11.884 f  i_platform/i_rtl/i_main_core/i_orca/core/D__0/memory_region_registers_gen[0].umr_gen.writeable_umr_gen.mumr_base[0][31]_i_8/O
                         net (fo=3, routed)           0.459    12.343    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_gen.data_cache/dcacheint_oimm_requestvalid
    SLICE_X35Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.467 f  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_gen.data_cache/memory_region_registers_gen[0].umr_gen.writeable_umr_gen.mumr_base[0][31]_i_5/O
                         net (fo=10, routed)          0.914    13.381    i_platform/i_rtl/i_main_core/i_orca/core/I/memory_region_registers_gen[0].umr_gen.writeable_umr_gen.mumr_base_reg[0][0]
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.124    13.505 r  i_platform/i_rtl/i_main_core/i_orca/core/I/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base[3][31]_i_1/O
                         net (fo=32, routed)          1.339    14.844    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][0]_0[0]
    SLICE_X12Y77         FDPE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.423    18.471    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/CLK
    SLICE_X12Y77         FDPE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]/C
                         clock pessimism              0.564    19.035    
                         clock uncertainty           -0.082    18.953    
    SLICE_X12Y77         FDPE (Setup_fdpe_C_CE)      -0.169    18.784    i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/memory_region_registers_gen[3].umr_gen.writeable_umr_gen.mumr_base_reg[3][3]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  3.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.341%)  route 0.161ns (55.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.564    -0.583    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/CLK
    SLICE_X35Y45         FDCE                                         r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.455 r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.295    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/rvx_signal_0_reg_n_0_[3]
    SLICE_X36Y44         FDCE                                         r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.834    -0.821    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/CLK
    SLICE_X36Y44         FDCE                                         r  i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)        -0.006    -0.324    i_platform/i_rtl/i_mnim_i_main_core_data_uc/i_munoc_instance_02/i_munoc_instance_1/i_rvx_instance_1/synch_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50000000_xilinx_clock_pll_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y29      i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y18      i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_09/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y18      i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_09/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_pll_0_1
  To Clock:  clkfbout_xilinx_clock_pll_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_pll_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50000000_xilinx_clock_pll_0
  To Clock:  clk_50000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        4.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]/CLR
                            (recovery check against rising-edge clock clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0 rise@20.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        14.863ns  (logic 0.580ns (3.902%)  route 14.283ns (96.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.621    -0.846    i_platform/i_rtl/platform_controller/i_rvx_instance_1/CLK
    SLICE_X58Y60         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]/Q
                         net (fo=2, routed)           0.509     0.119    i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]_2[3]
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.243 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/bypass_gen.registers[31][31]_i_9/O
                         net (fo=2726, routed)       13.774    14.017    i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/p_0_in
    SLICE_X11Y96         FDCE                                         f  i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.438    18.486    i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/CLK
    SLICE_X11Y96         FDCE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]/C
                         clock pessimism              0.493    18.979    
                         clock uncertainty           -0.084    18.895    
    SLICE_X11Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  4.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]/CLR
                            (removal check against rising-edge clock clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0 rise@0.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.294%)  route 0.264ns (58.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.588    -0.559    i_platform/i_rtl/platform_controller/i_rvx_instance_1/CLK
    SLICE_X59Y61         FDPE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[2]/Q
                         net (fo=4, routed)           0.110    -0.309    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/Q[0]
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.045    -0.264 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/FSM_onehot_rvx_signal_09[3]_i_2/O
                         net (fo=371, routed)         0.155    -0.109    i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_03_reg[65]_1
    SLICE_X58Y62         FDCE                                         f  i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.856    -0.799    i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/CLK
    SLICE_X58Y62         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X58Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50000000_xilinx_clock_pll_0_1
  To Clock:  clk_50000000_xilinx_clock_pll_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]/CLR
                            (recovery check against rising-edge clock clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@20.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        14.863ns  (logic 0.580ns (3.902%)  route 14.283ns (96.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.621    -0.846    i_platform/i_rtl/platform_controller/i_rvx_instance_1/CLK
    SLICE_X58Y60         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]/Q
                         net (fo=2, routed)           0.509     0.119    i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[4]_2[3]
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.243 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/bypass_gen.registers[31][31]_i_9/O
                         net (fo=2726, routed)       13.774    14.017    i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/p_0_in
    SLICE_X11Y96         FDCE                                         f  i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       1.438    18.486    i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/CLK
    SLICE_X11Y96         FDCE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]/C
                         clock pessimism              0.493    18.979    
                         clock uncertainty           -0.082    18.897    
    SLICE_X11Y96         FDCE (Recov_fdce_C_CLR)     -0.405    18.492    i_platform/i_rtl/i_main_core/i_orca/core/D__0/the_register_file/bypass_gen.registers_reg[2][13]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]/CLR
                            (removal check against rising-edge clock clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.294%)  route 0.264ns (58.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.588    -0.559    i_platform/i_rtl/platform_controller/i_rvx_instance_1/CLK
    SLICE_X59Y61         FDPE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[2]/Q
                         net (fo=4, routed)           0.110    -0.309    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/Q[0]
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.045    -0.264 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/FSM_onehot_rvx_signal_09[3]_i_2/O
                         net (fo=371, routed)         0.155    -0.109    i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_03_reg[65]_1
    SLICE_X58Y62         FDCE                                         f  i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=20166, routed)       0.856    -0.799    i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/CLK
    SLICE_X58Y62         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X58Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    i_platform/i_rtl/platform_controller/i_rvx_instance_2/i_rvx_instance_3/i_rvx_instance_0/rvx_port_10_reg[15]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.528    





