/* Generated by Yosys 0.17+72 (git sha1 1eb1bc441, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(data, busy, tx, \busy$1 , \data$2 , valid, frame_error, break_detected, clk, rst, tx_enable);
  (* src = "/home/victor/advent/day9/impl/uart.py:189" *)
  output break_detected;
  wire break_detected;
  (* src = "/home/victor/advent/day9/impl/uart.py:78" *)
  output busy;
  wire busy;
  (* src = "/home/victor/advent/day9/impl/uart.py:184" *)
  output \busy$1 ;
  wire \busy$1 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/uart.py:75" *)
  input [7:0] data;
  wire [7:0] data;
  (* src = "/home/victor/advent/day9/impl/uart.py:185" *)
  output [7:0] \data$2 ;
  wire [7:0] \data$2 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:187" *)
  output frame_error;
  wire frame_error;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/impl/uart.py:79" *)
  output tx;
  wire tx;
  (* src = "/home/victor/advent/day9/impl/uart.py:74" *)
  input tx_enable;
  wire tx_enable;
  (* src = "/home/victor/advent/day9/impl/uart.py:181" *)
  wire uart_rx_rx;
  (* src = "/home/victor/advent/day9/impl/uart.py:186" *)
  output valid;
  wire valid;
  uart_rx uart_rx (
    .break_detected(break_detected),
    .busy(\busy$1 ),
    .clk(clk),
    .data(\data$2 ),
    .frame_error(frame_error),
    .rst(rst),
    .rx(uart_rx_rx),
    .valid(valid)
  );
  uart_tx uart_tx (
    .busy(busy),
    .clk(clk),
    .data(data),
    .rst(rst),
    .tx(tx),
    .tx_enable(tx_enable)
  );
  assign uart_rx_rx = tx;
endmodule

(* \amaranth.hierarchy  = "top.uart_rx" *)
(* generator = "Amaranth" *)
module uart_rx(rst, clk, busy, data, frame_error, valid, break_detected, rx);
  reg \$auto$verilog_backend.cc:2083:dump_module$1  = 0;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:154" *)
  wire \$13 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$14 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$16 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$18 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:154" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$24 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$26 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire [8:0] \$29 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire [8:0] \$30 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire [8:0] \$32 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$36 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$38 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$40 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$42 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:214" *)
  wire \$44 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire \$47 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$5 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:220" *)
  wire [7:0] \$50 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$51 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$53 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$56 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$58 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:224" *)
  wire \$60 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:224" *)
  wire \$62 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$64 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$66 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:228" *)
  wire \$68 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:228" *)
  wire \$70 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$72 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$74 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:229" *)
  wire \$76 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$78 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$80 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$82 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$84 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:214" *)
  wire \$86 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:232" *)
  wire \$88 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:232" *)
  wire \$90 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$92 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$94 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$96 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$98 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:147" *)
  reg _signal = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart.py:147" *)
  reg \_signal$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:209" *)
  wire _unused;
  (* src = "/home/victor/advent/day9/impl/uart.py:189" *)
  output break_detected;
  reg break_detected;
  (* src = "/home/victor/advent/day9/impl/uart.py:184" *)
  output busy;
  wire busy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/uart.py:205" *)
  reg [7:0] cycle_counter = 8'he9;
  (* src = "/home/victor/advent/day9/impl/uart.py:205" *)
  reg [7:0] \cycle_counter$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:185" *)
  output [7:0] data;
  wire [7:0] data;
  (* src = "/home/victor/advent/day9/impl/uart.py:206" *)
  reg [7:0] data_latch = 8'h00;
  (* src = "/home/victor/advent/day9/impl/uart.py:206" *)
  reg [7:0] \data_latch$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:187" *)
  output frame_error;
  reg frame_error;
  (* src = "/home/victor/advent/day9/impl/uart.py:203" *)
  reg initialized = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart.py:203" *)
  reg \initialized$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/impl/uart.py:181" *)
  input rx;
  wire rx;
  (* src = "/home/victor/advent/day9/impl/uart.py:204" *)
  reg [10:0] rx_shift_reg = 11'h400;
  (* src = "/home/victor/advent/day9/impl/uart.py:204" *)
  reg [10:0] \rx_shift_reg$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:190" *)
  wire sample;
  (* src = "/home/victor/advent/day9/impl/uart.py:186" *)
  output valid;
  reg valid;
  assign \$9  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  always @(posedge clk)
    _signal <= \_signal$next ;
  always @(posedge clk)
    cycle_counter <= \cycle_counter$next ;
  always @(posedge clk)
    data_latch <= \data_latch$next ;
  always @(posedge clk)
    rx_shift_reg <= \rx_shift_reg$next ;
  always @(posedge clk)
    initialized <= \initialized$next ;
  assign \$11  = \$9  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$14  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$16  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$14 ;
  assign \$18  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$1  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$20  = \$16  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$18 ;
  assign \$13  = \$20  ? (* src = "/home/victor/advent/day9/impl/uart.py:154" *) 1'h1 : _signal;
  assign \$24  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$26  = \$24  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$23  = \$26  ? (* src = "/home/victor/advent/day9/impl/uart.py:154" *) 1'h0 : \$13 ;
  assign \$30  = cycle_counter - (* src = "/home/victor/advent/day9/impl/uart.py:217" *) 1'h1;
  assign \$33  = ! (* src = "/home/victor/advent/day9/impl/uart.py:217" *) cycle_counter;
  assign \$36  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$38  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$36 ;
  assign \$3  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$1 ;
  assign \$40  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$42  = \$38  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$40 ;
  assign \$44  = _signal | (* src = "/home/victor/advent/day9/impl/uart.py:214" *) \$42 ;
  assign \$35  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:217" *) \$44 ;
  assign \$47  = \$33  | (* src = "/home/victor/advent/day9/impl/uart.py:217" *) \$35 ;
  assign \$32  = \$47  ? (* src = "/home/victor/advent/day9/impl/uart.py:217" *) 9'h0e9 : \$30 ;
  assign \$51  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$53  = \$51  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$50  = \$53  ? (* src = "/home/victor/advent/day9/impl/uart.py:220" *) rx_shift_reg[9:2] : data_latch;
  assign \$56  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$58  = \$56  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$5  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$60  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:224" *) rx_shift_reg[10];
  assign \$62  = rx_shift_reg[1] | (* src = "/home/victor/advent/day9/impl/uart.py:224" *) \$60 ;
  assign \$64  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$66  = \$64  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$68  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:228" *) frame_error;
  assign \$72  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$74  = \$72  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$76  = ! (* src = "/home/victor/advent/day9/impl/uart.py:229" *) rx_shift_reg[10:1];
  assign \$78  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$7  = \$3  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$5 ;
  assign \$80  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$78 ;
  assign \$82  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$84  = \$80  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$82 ;
  assign \$86  = _signal | (* src = "/home/victor/advent/day9/impl/uart.py:214" *) \$84 ;
  assign \$88  = cycle_counter == (* src = "/home/victor/advent/day9/impl/uart.py:232" *) 7'h75;
  assign \$90  = \$86  & (* src = "/home/victor/advent/day9/impl/uart.py:232" *) \$88 ;
  assign \$92  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$94  = \$92  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$96  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$98  = \$96  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \_signal$next  = _signal;
    (* src = "/home/victor/advent/day9/impl/uart.py:149" *)
    casez (\$7 )
      /* src = "/home/victor/advent/day9/impl/uart.py:149" */
      1'h1:
          \_signal$next  = 1'h1;
    endcase
    (* src = "/home/victor/advent/day9/impl/uart.py:151" *)
    casez (\$11 )
      /* src = "/home/victor/advent/day9/impl/uart.py:151" */
      1'h1:
          \_signal$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \_signal$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \rx_shift_reg$next  = rx_shift_reg;
    (* src = "/home/victor/advent/day9/impl/uart.py:234" *)
    casez ({ sample, \$98  })
      /* src = "/home/victor/advent/day9/impl/uart.py:234" */
      2'b?1:
          \rx_shift_reg$next  = 11'h400;
      /* src = "/home/victor/advent/day9/impl/uart.py:237" */
      2'b1?:
          \rx_shift_reg$next  = { rx, rx_shift_reg[10:1] };
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rx_shift_reg$next  = 11'h400;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \initialized$next  = 1'h1;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \initialized$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \cycle_counter$next  = \$32 [7:0];
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cycle_counter$next  = 8'he9;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    frame_error = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart.py:222" *)
    casez (\$58 )
      /* src = "/home/victor/advent/day9/impl/uart.py:222" */
      1'h1:
          frame_error = \$62 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    valid = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart.py:222" *)
    casez (\$66 )
      /* src = "/home/victor/advent/day9/impl/uart.py:222" */
      1'h1:
          valid = \$70 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    break_detected = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart.py:222" *)
    casez (\$74 )
      /* src = "/home/victor/advent/day9/impl/uart.py:222" */
      1'h1:
          break_detected = \$76 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \data_latch$next  = data_latch;
    (* src = "/home/victor/advent/day9/impl/uart.py:234" *)
    casez ({ sample, \$94  })
      /* src = "/home/victor/advent/day9/impl/uart.py:234" */
      2'b?1:
          \data_latch$next  = rx_shift_reg[9:2];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \data_latch$next  = 8'h00;
    endcase
  end
  assign \$29  = \$32 ;
  assign sample = \$90 ;
  assign data = \$50 ;
  assign busy = _signal;
  assign _unused = \$23 ;
  assign \$70  = \$68 ;
endmodule

(* \amaranth.hierarchy  = "top.uart_tx" *)
(* generator = "Amaranth" *)
module uart_tx(busy, tx_enable, data, rst, clk, tx);
  reg \$auto$verilog_backend.cc:2083:dump_module$2  = 0;
  (* src = "/home/victor/advent/day9/impl/uart.py:118" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:122" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire [8:0] \$13 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire [8:0] \$14 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire [8:0] \$16 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$19 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire \$21 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$28 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:120" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$30 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:120" *)
  wire \$5 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:120" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:122" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:112" *)
  reg [9:0] _shift_reg = 10'h000;
  (* src = "/home/victor/advent/day9/impl/uart.py:112" *)
  reg [9:0] \_shift_reg$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:111" *)
  wire _tick;
  (* src = "/home/victor/advent/day9/impl/uart.py:78" *)
  output busy;
  wire busy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/uart.py:113" *)
  reg [7:0] cycle_counter = 8'he9;
  (* src = "/home/victor/advent/day9/impl/uart.py:113" *)
  reg [7:0] \cycle_counter$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:75" *)
  input [7:0] data;
  wire [7:0] data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/impl/uart.py:79" *)
  output tx;
  wire tx;
  (* src = "/home/victor/advent/day9/impl/uart.py:74" *)
  input tx_enable;
  wire tx_enable;
  assign \$9  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:122" *) busy;
  assign \$11  = _shift_reg[0] | (* src = "/home/victor/advent/day9/impl/uart.py:122" *) \$9 ;
  assign \$14  = cycle_counter - (* src = "/home/victor/advent/day9/impl/uart.py:124" *) 1'h1;
  assign \$17  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:115" *) busy;
  assign \$1  = ! (* src = "/home/victor/advent/day9/impl/uart.py:118" *) cycle_counter;
  assign \$19  = tx_enable & (* src = "/home/victor/advent/day9/impl/uart.py:115" *) \$17 ;
  assign \$21  = _tick | (* src = "/home/victor/advent/day9/impl/uart.py:124" *) \$19 ;
  assign \$23  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:124" *) busy;
  assign \$25  = \$21  | (* src = "/home/victor/advent/day9/impl/uart.py:124" *) \$23 ;
  assign \$16  = \$25  ? (* src = "/home/victor/advent/day9/impl/uart.py:124" *) 9'h0e9 : \$14 ;
  assign \$28  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:115" *) busy;
  assign \$30  = tx_enable & (* src = "/home/victor/advent/day9/impl/uart.py:115" *) \$28 ;
  always @(posedge clk)
    cycle_counter <= \cycle_counter$next ;
  always @(posedge clk)
    _shift_reg <= \_shift_reg$next ;
  assign \$3  = | (* src = "/home/victor/advent/day9/impl/uart.py:120" *) _shift_reg[9:1];
  assign \$5  = _shift_reg[0] ^ (* src = "/home/victor/advent/day9/impl/uart.py:120" *) _tick;
  assign \$7  = \$3  | (* src = "/home/victor/advent/day9/impl/uart.py:120" *) \$5 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \cycle_counter$next  = \$16 [7:0];
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cycle_counter$next  = 8'he9;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \_shift_reg$next  = _shift_reg;
    (* src = "/home/victor/advent/day9/impl/uart.py:127" *)
    casez ({ _tick, \$30  })
      /* src = "/home/victor/advent/day9/impl/uart.py:127" */
      2'b?1:
          \_shift_reg$next  = { 1'h1, data, 1'h0 };
      /* src = "/home/victor/advent/day9/impl/uart.py:132" */
      2'b1?:
          \_shift_reg$next  = { 1'h0, _shift_reg[9:1] };
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \_shift_reg$next  = 10'h000;
    endcase
  end
  assign \$13  = \$16 ;
  assign tx = \$11 ;
  assign busy = \$7 ;
  assign _tick = \$1 ;
endmodule
