{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 10:03:13 2010 " "Info: Processing started: Wed Jul 14 10:03:13 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off one_DE2_to_another -c one_DE2_to_another --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off one_DE2_to_another -c one_DE2_to_another --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Ten_MHz_input_clock " "Info: Assuming node \"Ten_MHz_input_clock\" is an undefined clock" {  } { { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Ten_MHz_input_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FiftyMHz_int_ref_clock " "Info: Assuming node \"FiftyMHz_int_ref_clock\" is an undefined clock" {  } { { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 68 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FiftyMHz_int_ref_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Ten_MHz_input_clock register data_program:sending_out_the_data\|counter\[4\] register data_program:sending_out_the_data\|M\[18\] 127.03 MHz 7.872 ns Internal " "Info: Clock \"Ten_MHz_input_clock\" has Internal fmax of 127.03 MHz between source register \"data_program:sending_out_the_data\|counter\[4\]\" and destination register \"data_program:sending_out_the_data\|M\[18\]\" (period= 7.872 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.678 ns + Longest register register " "Info: + Longest register to register delay is 3.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_program:sending_out_the_data\|counter\[4\] 1 REG LCFF_X60_Y12_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y12_N5; Fanout = 5; REG Node = 'data_program:sending_out_the_data\|counter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_program:sending_out_the_data|counter[4] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.376 ns) 0.701 ns data_program:sending_out_the_data\|LessThan3~258 2 COMB LCCOMB_X60_Y12_N22 1 " "Info: 2: + IC(0.325 ns) + CELL(0.376 ns) = 0.701 ns; Loc. = LCCOMB_X60_Y12_N22; Fanout = 1; COMB Node = 'data_program:sending_out_the_data\|LessThan3~258'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { data_program:sending_out_the_data|counter[4] data_program:sending_out_the_data|LessThan3~258 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 1.100 ns data_program:sending_out_the_data\|LessThan3~255 3 COMB LCCOMB_X60_Y12_N0 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 1.100 ns; Loc. = LCCOMB_X60_Y12_N0; Fanout = 1; COMB Node = 'data_program:sending_out_the_data\|LessThan3~255'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { data_program:sending_out_the_data|LessThan3~258 data_program:sending_out_the_data|LessThan3~255 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.508 ns data_program:sending_out_the_data\|LessThan3~275 4 COMB LCCOMB_X60_Y12_N6 1 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.508 ns; Loc. = LCCOMB_X60_Y12_N6; Fanout = 1; COMB Node = 'data_program:sending_out_the_data\|LessThan3~275'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { data_program:sending_out_the_data|LessThan3~255 data_program:sending_out_the_data|LessThan3~275 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 1.898 ns data_program:sending_out_the_data\|LessThan3~274 5 COMB LCCOMB_X60_Y12_N26 4 " "Info: 5: + IC(0.240 ns) + CELL(0.150 ns) = 1.898 ns; Loc. = LCCOMB_X60_Y12_N26; Fanout = 4; COMB Node = 'data_program:sending_out_the_data\|LessThan3~274'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { data_program:sending_out_the_data|LessThan3~275 data_program:sending_out_the_data|LessThan3~274 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 2.322 ns data_program:sending_out_the_data\|always1~1 6 COMB LCCOMB_X60_Y12_N10 32 " "Info: 6: + IC(0.274 ns) + CELL(0.150 ns) = 2.322 ns; Loc. = LCCOMB_X60_Y12_N10; Fanout = 32; COMB Node = 'data_program:sending_out_the_data\|always1~1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { data_program:sending_out_the_data|LessThan3~274 data_program:sending_out_the_data|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.660 ns) 3.678 ns data_program:sending_out_the_data\|M\[18\] 7 REG LCFF_X61_Y13_N5 3 " "Info: 7: + IC(0.696 ns) + CELL(0.660 ns) = 3.678 ns; Loc. = LCFF_X61_Y13_N5; Fanout = 3; REG Node = 'data_program:sending_out_the_data\|M\[18\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { data_program:sending_out_the_data|always1~1 data_program:sending_out_the_data|M[18] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 44.48 % ) " "Info: Total cell delay = 1.636 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.042 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.042 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { data_program:sending_out_the_data|counter[4] data_program:sending_out_the_data|LessThan3~258 data_program:sending_out_the_data|LessThan3~255 data_program:sending_out_the_data|LessThan3~275 data_program:sending_out_the_data|LessThan3~274 data_program:sending_out_the_data|always1~1 data_program:sending_out_the_data|M[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.678 ns" { data_program:sending_out_the_data|counter[4] data_program:sending_out_the_data|LessThan3~258 data_program:sending_out_the_data|LessThan3~255 data_program:sending_out_the_data|LessThan3~275 data_program:sending_out_the_data|LessThan3~274 data_program:sending_out_the_data|always1~1 data_program:sending_out_the_data|M[18] } { 0.000ns 0.325ns 0.249ns 0.258ns 0.240ns 0.274ns 0.696ns } { 0.000ns 0.376ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.044 ns - Smallest " "Info: - Smallest clock skew is -0.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ten_MHz_input_clock destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"Ten_MHz_input_clock\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Ten_MHz_input_clock 1 CLK PIN_V23 77 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ten_MHz_input_clock } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.537 ns) 2.640 ns data_program:sending_out_the_data\|M\[18\] 2 REG LCFF_X61_Y13_N5 3 " "Info: 2: + IC(1.261 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X61_Y13_N5; Fanout = 3; REG Node = 'data_program:sending_out_the_data\|M\[18\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|M[18] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 52.23 % ) " "Info: Total cell delay = 1.379 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.261 ns ( 47.77 % ) " "Info: Total interconnect delay = 1.261 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|M[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|M[18] } { 0.000ns 0.000ns 1.261ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ten_MHz_input_clock source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"Ten_MHz_input_clock\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Ten_MHz_input_clock 1 CLK PIN_V23 77 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ten_MHz_input_clock } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.537 ns) 2.684 ns data_program:sending_out_the_data\|counter\[4\] 2 REG LCFF_X60_Y12_N5 5 " "Info: 2: + IC(1.305 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X60_Y12_N5; Fanout = 5; REG Node = 'data_program:sending_out_the_data\|counter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|counter[4] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 51.38 % ) " "Info: Total cell delay = 1.379 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.305 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|counter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|counter[4] } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|M[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|M[18] } { 0.000ns 0.000ns 1.261ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|counter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|counter[4] } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { data_program:sending_out_the_data|counter[4] data_program:sending_out_the_data|LessThan3~258 data_program:sending_out_the_data|LessThan3~255 data_program:sending_out_the_data|LessThan3~275 data_program:sending_out_the_data|LessThan3~274 data_program:sending_out_the_data|always1~1 data_program:sending_out_the_data|M[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.678 ns" { data_program:sending_out_the_data|counter[4] data_program:sending_out_the_data|LessThan3~258 data_program:sending_out_the_data|LessThan3~255 data_program:sending_out_the_data|LessThan3~275 data_program:sending_out_the_data|LessThan3~274 data_program:sending_out_the_data|always1~1 data_program:sending_out_the_data|M[18] } { 0.000ns 0.325ns 0.249ns 0.258ns 0.240ns 0.274ns 0.696ns } { 0.000ns 0.376ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|M[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|M[18] } { 0.000ns 0.000ns 1.261ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|counter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|counter[4] } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FiftyMHz_int_ref_clock register register clock_maker:clock_outputting\|clock_counter\[0\] clock_maker:clock_outputting\|clock_counter\[2\] 420.17 MHz Internal " "Info: Clock \"FiftyMHz_int_ref_clock\" Internal fmax is restricted to 420.17 MHz between source register \"clock_maker:clock_outputting\|clock_counter\[0\]\" and destination register \"clock_maker:clock_outputting\|clock_counter\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.783 ns + Longest register register " "Info: + Longest register to register delay is 0.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_maker:clock_outputting\|clock_counter\[0\] 1 REG LCFF_X64_Y9_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y9_N29; Fanout = 3; REG Node = 'clock_maker:clock_outputting\|clock_counter\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_maker:clock_outputting|clock_counter[0] } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.388 ns) 0.699 ns clock_maker:clock_outputting\|clock_counter~76 2 COMB LCCOMB_X64_Y9_N8 1 " "Info: 2: + IC(0.311 ns) + CELL(0.388 ns) = 0.699 ns; Loc. = LCCOMB_X64_Y9_N8; Fanout = 1; COMB Node = 'clock_maker:clock_outputting\|clock_counter~76'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { clock_maker:clock_outputting|clock_counter[0] clock_maker:clock_outputting|clock_counter~76 } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.783 ns clock_maker:clock_outputting\|clock_counter\[2\] 3 REG LCFF_X64_Y9_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.783 ns; Loc. = LCFF_X64_Y9_N9; Fanout = 4; REG Node = 'clock_maker:clock_outputting\|clock_counter\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_maker:clock_outputting|clock_counter~76 clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 60.28 % ) " "Info: Total cell delay = 0.472 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 39.72 % ) " "Info: Total interconnect delay = 0.311 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { clock_maker:clock_outputting|clock_counter[0] clock_maker:clock_outputting|clock_counter~76 clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.783 ns" { clock_maker:clock_outputting|clock_counter[0] clock_maker:clock_outputting|clock_counter~76 clock_maker:clock_outputting|clock_counter[2] } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.388ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FiftyMHz_int_ref_clock destination 2.662 ns + Shortest register " "Info: + Shortest clock path from clock \"FiftyMHz_int_ref_clock\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns FiftyMHz_int_ref_clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'FiftyMHz_int_ref_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FiftyMHz_int_ref_clock } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns FiftyMHz_int_ref_clock~clkctrl 2 COMB CLKCTRL_G2 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'FiftyMHz_int_ref_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns clock_maker:clock_outputting\|clock_counter\[2\] 3 REG LCFF_X64_Y9_N9 4 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X64_Y9_N9; Fanout = 4; REG Node = 'clock_maker:clock_outputting\|clock_counter\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[2] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FiftyMHz_int_ref_clock source 2.662 ns - Longest register " "Info: - Longest clock path from clock \"FiftyMHz_int_ref_clock\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns FiftyMHz_int_ref_clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'FiftyMHz_int_ref_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FiftyMHz_int_ref_clock } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns FiftyMHz_int_ref_clock~clkctrl 2 COMB CLKCTRL_G2 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'FiftyMHz_int_ref_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns clock_maker:clock_outputting\|clock_counter\[0\] 3 REG LCFF_X64_Y9_N29 3 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X64_Y9_N29; Fanout = 3; REG Node = 'clock_maker:clock_outputting\|clock_counter\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[0] } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[0] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[2] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[0] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { clock_maker:clock_outputting|clock_counter[0] clock_maker:clock_outputting|clock_counter~76 clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.783 ns" { clock_maker:clock_outputting|clock_counter[0] clock_maker:clock_outputting|clock_counter~76 clock_maker:clock_outputting|clock_counter[2] } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.388ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[2] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout FiftyMHz_int_ref_clock~clkctrl clock_maker:clock_outputting|clock_counter[0] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_maker:clock_outputting|clock_counter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { clock_maker:clock_outputting|clock_counter[2] } {  } {  } "" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "data_program:sending_out_the_data\|counter\[20\] input_trigger Ten_MHz_input_clock 5.263 ns register " "Info: tsu for register \"data_program:sending_out_the_data\|counter\[20\]\" (data pin = \"input_trigger\", clock pin = \"Ten_MHz_input_clock\") is 5.263 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.977 ns + Longest pin register " "Info: + Longest pin to register delay is 7.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_trigger 1 PIN PIN_M22 21 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 21; PIN Node = 'input_trigger'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_trigger } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.962 ns) + CELL(0.420 ns) 7.214 ns data_program:sending_out_the_data\|always0~172 2 COMB LCCOMB_X61_Y12_N22 4 " "Info: 2: + IC(5.962 ns) + CELL(0.420 ns) = 7.214 ns; Loc. = LCCOMB_X61_Y12_N22; Fanout = 4; COMB Node = 'data_program:sending_out_the_data\|always0~172'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.382 ns" { input_trigger data_program:sending_out_the_data|always0~172 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 7.893 ns data_program:sending_out_the_data\|counter\[20\]~1869 3 COMB LCCOMB_X61_Y12_N14 1 " "Info: 3: + IC(0.260 ns) + CELL(0.419 ns) = 7.893 ns; Loc. = LCCOMB_X61_Y12_N14; Fanout = 1; COMB Node = 'data_program:sending_out_the_data\|counter\[20\]~1869'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { data_program:sending_out_the_data|always0~172 data_program:sending_out_the_data|counter[20]~1869 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.977 ns data_program:sending_out_the_data\|counter\[20\] 4 REG LCFF_X61_Y12_N15 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.977 ns; Loc. = LCFF_X61_Y12_N15; Fanout = 4; REG Node = 'data_program:sending_out_the_data\|counter\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_program:sending_out_the_data|counter[20]~1869 data_program:sending_out_the_data|counter[20] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.755 ns ( 22.00 % ) " "Info: Total cell delay = 1.755 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.222 ns ( 78.00 % ) " "Info: Total interconnect delay = 6.222 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.977 ns" { input_trigger data_program:sending_out_the_data|always0~172 data_program:sending_out_the_data|counter[20]~1869 data_program:sending_out_the_data|counter[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.977 ns" { input_trigger input_trigger~combout data_program:sending_out_the_data|always0~172 data_program:sending_out_the_data|counter[20]~1869 data_program:sending_out_the_data|counter[20] } { 0.000ns 0.000ns 5.962ns 0.260ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ten_MHz_input_clock destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"Ten_MHz_input_clock\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Ten_MHz_input_clock 1 CLK PIN_V23 77 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ten_MHz_input_clock } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.537 ns) 2.678 ns data_program:sending_out_the_data\|counter\[20\] 2 REG LCFF_X61_Y12_N15 4 " "Info: 2: + IC(1.299 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X61_Y12_N15; Fanout = 4; REG Node = 'data_program:sending_out_the_data\|counter\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|counter[20] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 51.49 % ) " "Info: Total cell delay = 1.379 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 48.51 % ) " "Info: Total interconnect delay = 1.299 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|counter[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|counter[20] } { 0.000ns 0.000ns 1.299ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.977 ns" { input_trigger data_program:sending_out_the_data|always0~172 data_program:sending_out_the_data|counter[20]~1869 data_program:sending_out_the_data|counter[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.977 ns" { input_trigger input_trigger~combout data_program:sending_out_the_data|always0~172 data_program:sending_out_the_data|counter[20]~1869 data_program:sending_out_the_data|counter[20] } { 0.000ns 0.000ns 5.962ns 0.260ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.419ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|counter[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|counter[20] } { 0.000ns 0.000ns 1.299ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Ten_MHz_input_clock data_ctrl_output data_program:sending_out_the_data\|dflag 7.394 ns register " "Info: tco from clock \"Ten_MHz_input_clock\" to destination pin \"data_ctrl_output\" through register \"data_program:sending_out_the_data\|dflag\" is 7.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ten_MHz_input_clock source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"Ten_MHz_input_clock\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Ten_MHz_input_clock 1 CLK PIN_V23 77 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ten_MHz_input_clock } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.537 ns) 2.684 ns data_program:sending_out_the_data\|dflag 2 REG LCFF_X60_Y12_N3 1 " "Info: 2: + IC(1.305 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X60_Y12_N3; Fanout = 1; REG Node = 'data_program:sending_out_the_data\|dflag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|dflag } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 51.38 % ) " "Info: Total cell delay = 1.379 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.305 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|dflag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|dflag } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.460 ns + Longest register pin " "Info: + Longest register to pin delay is 4.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_program:sending_out_the_data\|dflag 1 REG LCFF_X60_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y12_N3; Fanout = 1; REG Node = 'data_program:sending_out_the_data\|dflag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_program:sending_out_the_data|dflag } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(2.652 ns) 4.460 ns data_ctrl_output 2 PIN PIN_K26 0 " "Info: 2: + IC(1.808 ns) + CELL(2.652 ns) = 4.460 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'data_ctrl_output'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { data_program:sending_out_the_data|dflag data_ctrl_output } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 59.46 % ) " "Info: Total cell delay = 2.652 ns ( 59.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.808 ns ( 40.54 % ) " "Info: Total interconnect delay = 1.808 ns ( 40.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { data_program:sending_out_the_data|dflag data_ctrl_output } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { data_program:sending_out_the_data|dflag data_ctrl_output } { 0.000ns 1.808ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|dflag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|dflag } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { data_program:sending_out_the_data|dflag data_ctrl_output } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { data_program:sending_out_the_data|dflag data_ctrl_output } { 0.000ns 1.808ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "data_program:sending_out_the_data\|data_output_reg_18_bits\[1\] switches\[1\] Ten_MHz_input_clock 0.455 ns register " "Info: th for register \"data_program:sending_out_the_data\|data_output_reg_18_bits\[1\]\" (data pin = \"switches\[1\]\", clock pin = \"Ten_MHz_input_clock\") is 0.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ten_MHz_input_clock destination 2.707 ns + Longest register " "Info: + Longest clock path from clock \"Ten_MHz_input_clock\" to destination register is 2.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Ten_MHz_input_clock 1 CLK PIN_V23 77 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ten_MHz_input_clock } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.537 ns) 2.707 ns data_program:sending_out_the_data\|data_output_reg_18_bits\[1\] 2 REG LCFF_X58_Y12_N19 1 " "Info: 2: + IC(1.328 ns) + CELL(0.537 ns) = 2.707 ns; Loc. = LCFF_X58_Y12_N19; Fanout = 1; REG Node = 'data_program:sending_out_the_data\|data_output_reg_18_bits\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|data_output_reg_18_bits[1] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 50.94 % ) " "Info: Total cell delay = 1.379 ns ( 50.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 49.06 % ) " "Info: Total interconnect delay = 1.328 ns ( 49.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|data_output_reg_18_bits[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|data_output_reg_18_bits[1] } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.518 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns switches\[1\] 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'switches\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[1] } "NODE_NAME" } } { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.149 ns) 2.434 ns data_program:sending_out_the_data\|data_output_reg_18_bits\[1\]~feeder 2 COMB LCCOMB_X58_Y12_N18 1 " "Info: 2: + IC(1.286 ns) + CELL(0.149 ns) = 2.434 ns; Loc. = LCCOMB_X58_Y12_N18; Fanout = 1; COMB Node = 'data_program:sending_out_the_data\|data_output_reg_18_bits\[1\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { switches[1] data_program:sending_out_the_data|data_output_reg_18_bits[1]~feeder } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.518 ns data_program:sending_out_the_data\|data_output_reg_18_bits\[1\] 3 REG LCFF_X58_Y12_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.518 ns; Loc. = LCFF_X58_Y12_N19; Fanout = 1; REG Node = 'data_program:sending_out_the_data\|data_output_reg_18_bits\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_program:sending_out_the_data|data_output_reg_18_bits[1]~feeder data_program:sending_out_the_data|data_output_reg_18_bits[1] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 48.93 % ) " "Info: Total cell delay = 1.232 ns ( 48.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 51.07 % ) " "Info: Total interconnect delay = 1.286 ns ( 51.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { switches[1] data_program:sending_out_the_data|data_output_reg_18_bits[1]~feeder data_program:sending_out_the_data|data_output_reg_18_bits[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.518 ns" { switches[1] switches[1]~combout data_program:sending_out_the_data|data_output_reg_18_bits[1]~feeder data_program:sending_out_the_data|data_output_reg_18_bits[1] } { 0.000ns 0.000ns 1.286ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { Ten_MHz_input_clock data_program:sending_out_the_data|data_output_reg_18_bits[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { Ten_MHz_input_clock Ten_MHz_input_clock~combout data_program:sending_out_the_data|data_output_reg_18_bits[1] } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { switches[1] data_program:sending_out_the_data|data_output_reg_18_bits[1]~feeder data_program:sending_out_the_data|data_output_reg_18_bits[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.518 ns" { switches[1] switches[1]~combout data_program:sending_out_the_data|data_output_reg_18_bits[1]~feeder data_program:sending_out_the_data|data_output_reg_18_bits[1] } { 0.000ns 0.000ns 1.286ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Allocated 116 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 10:03:13 2010 " "Info: Processing ended: Wed Jul 14 10:03:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
