
arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007340  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080074d8  080074d8  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080074d8  080074d8  0000900c  2**0
                  CONTENTS
  4 .ARM          00000000  080074d8  080074d8  0000900c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080074d8  080074d8  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074d8  080074d8  000084d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074dc  080074dc  000084dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080074e0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000908  2000000c  080074ec  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000914  080074ec  00009914  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014907  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000347d  00000000  00000000  0001d943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  00020dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e45  00000000  00000000  00022060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181af  00000000  00000000  00022ea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001773a  00000000  00000000  0003b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093d31  00000000  00000000  0005278e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e64bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e1c  00000000  00000000  000e6504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000eb320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080074c0 	.word	0x080074c0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	080074c0 	.word	0x080074c0

080001d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001dc:	f000 fc84 	bl	8000ae8 <HAL_Init>

  /* Configure the system clock */
  // SystemClock_Config();

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80001e0:	f000 f830 	bl	8000244 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e4:	f000 f958 	bl	8000498 <MX_GPIO_Init>
  MX_I2S2_Init();
 80001e8:	f000 f84c 	bl	8000284 <MX_I2S2_Init>
  MX_I2S3_Init();
 80001ec:	f000 f878 	bl	80002e0 <MX_I2S3_Init>
  MX_SPI1_Init();
 80001f0:	f000 f8a6 	bl	8000340 <MX_SPI1_Init>
  // MX_USB_HOST_Init();
  MX_TIM4_Init();
 80001f4:	f000 f8da 	bl	80003ac <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  // Start PWM on TIM4 Channel 4 (PD15)
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80001f8:	2104      	movs	r1, #4
 80001fa:	4811      	ldr	r0, [pc, #68]	@ (8000240 <main+0x68>)
 80001fc:	f003 ff38 	bl	8004070 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000200:	f006 ff7e 	bl	8007100 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    // Set 25% duty cycle
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 1024);
 8000204:	4b0e      	ldr	r3, [pc, #56]	@ (8000240 <main+0x68>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800020c:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_Delay(1000);
 800020e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000212:	f000 fcdb 	bl	8000bcc <HAL_Delay>

    // Set 50% duty cycle
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 4096);
 8000216:	4b0a      	ldr	r3, [pc, #40]	@ (8000240 <main+0x68>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800021e:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_Delay(1000);
 8000220:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000224:	f000 fcd2 	bl	8000bcc <HAL_Delay>

    // Set 75% duty cycle
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 16384);
 8000228:	4b05      	ldr	r3, [pc, #20]	@ (8000240 <main+0x68>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000230:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_Delay(1000);
 8000232:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000236:	f000 fcc9 	bl	8000bcc <HAL_Delay>
    MX_USB_HOST_Process();
 800023a:	bf00      	nop
 800023c:	e7e0      	b.n	8000200 <main+0x28>
 800023e:	bf00      	nop
 8000240:	20000110 	.word	0x20000110

08000244 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b086      	sub	sp, #24
 8000248:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800024a:	463b      	mov	r3, r7
 800024c:	2200      	movs	r2, #0
 800024e:	601a      	str	r2, [r3, #0]
 8000250:	605a      	str	r2, [r3, #4]
 8000252:	609a      	str	r2, [r3, #8]
 8000254:	60da      	str	r2, [r3, #12]
 8000256:	611a      	str	r2, [r3, #16]
 8000258:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800025a:	2301      	movs	r3, #1
 800025c:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 800025e:	23c8      	movs	r3, #200	@ 0xc8
 8000260:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8000262:	2305      	movs	r3, #5
 8000264:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000266:	2302      	movs	r3, #2
 8000268:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800026a:	463b      	mov	r3, r7
 800026c:	4618      	mov	r0, r3
 800026e:	f003 fc7b 	bl	8003b68 <HAL_RCCEx_PeriphCLKConfig>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8000278:	f000 f9fa 	bl	8000670 <Error_Handler>
  }
}
 800027c:	bf00      	nop
 800027e:	3718      	adds	r7, #24
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}

08000284 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000288:	4b12      	ldr	r3, [pc, #72]	@ (80002d4 <MX_I2S2_Init+0x50>)
 800028a:	4a13      	ldr	r2, [pc, #76]	@ (80002d8 <MX_I2S2_Init+0x54>)
 800028c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800028e:	4b11      	ldr	r3, [pc, #68]	@ (80002d4 <MX_I2S2_Init+0x50>)
 8000290:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000294:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000296:	4b0f      	ldr	r3, [pc, #60]	@ (80002d4 <MX_I2S2_Init+0x50>)
 8000298:	2200      	movs	r2, #0
 800029a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800029c:	4b0d      	ldr	r3, [pc, #52]	@ (80002d4 <MX_I2S2_Init+0x50>)
 800029e:	2200      	movs	r2, #0
 80002a0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80002a2:	4b0c      	ldr	r3, [pc, #48]	@ (80002d4 <MX_I2S2_Init+0x50>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80002a8:	4b0a      	ldr	r3, [pc, #40]	@ (80002d4 <MX_I2S2_Init+0x50>)
 80002aa:	4a0c      	ldr	r2, [pc, #48]	@ (80002dc <MX_I2S2_Init+0x58>)
 80002ac:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80002ae:	4b09      	ldr	r3, [pc, #36]	@ (80002d4 <MX_I2S2_Init+0x50>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80002b4:	4b07      	ldr	r3, [pc, #28]	@ (80002d4 <MX_I2S2_Init+0x50>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80002ba:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <MX_I2S2_Init+0x50>)
 80002bc:	2201      	movs	r2, #1
 80002be:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80002c0:	4804      	ldr	r0, [pc, #16]	@ (80002d4 <MX_I2S2_Init+0x50>)
 80002c2:	f002 ffb1 	bl	8003228 <HAL_I2S_Init>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 80002cc:	f000 f9d0 	bl	8000670 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000028 	.word	0x20000028
 80002d8:	40003800 	.word	0x40003800
 80002dc:	00017700 	.word	0x00017700

080002e0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80002e4:	4b13      	ldr	r3, [pc, #76]	@ (8000334 <MX_I2S3_Init+0x54>)
 80002e6:	4a14      	ldr	r2, [pc, #80]	@ (8000338 <MX_I2S3_Init+0x58>)
 80002e8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80002ea:	4b12      	ldr	r3, [pc, #72]	@ (8000334 <MX_I2S3_Init+0x54>)
 80002ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002f0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80002f2:	4b10      	ldr	r3, [pc, #64]	@ (8000334 <MX_I2S3_Init+0x54>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80002f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <MX_I2S3_Init+0x54>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80002fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000334 <MX_I2S3_Init+0x54>)
 8000300:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000304:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000306:	4b0b      	ldr	r3, [pc, #44]	@ (8000334 <MX_I2S3_Init+0x54>)
 8000308:	4a0c      	ldr	r2, [pc, #48]	@ (800033c <MX_I2S3_Init+0x5c>)
 800030a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800030c:	4b09      	ldr	r3, [pc, #36]	@ (8000334 <MX_I2S3_Init+0x54>)
 800030e:	2200      	movs	r2, #0
 8000310:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000312:	4b08      	ldr	r3, [pc, #32]	@ (8000334 <MX_I2S3_Init+0x54>)
 8000314:	2200      	movs	r2, #0
 8000316:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000318:	4b06      	ldr	r3, [pc, #24]	@ (8000334 <MX_I2S3_Init+0x54>)
 800031a:	2200      	movs	r2, #0
 800031c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800031e:	4805      	ldr	r0, [pc, #20]	@ (8000334 <MX_I2S3_Init+0x54>)
 8000320:	f002 ff82 	bl	8003228 <HAL_I2S_Init>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800032a:	f000 f9a1 	bl	8000670 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800032e:	bf00      	nop
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	20000070 	.word	0x20000070
 8000338:	40003c00 	.word	0x40003c00
 800033c:	00017700 	.word	0x00017700

08000340 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000344:	4b17      	ldr	r3, [pc, #92]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000346:	4a18      	ldr	r2, [pc, #96]	@ (80003a8 <MX_SPI1_Init+0x68>)
 8000348:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800034a:	4b16      	ldr	r3, [pc, #88]	@ (80003a4 <MX_SPI1_Init+0x64>)
 800034c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000350:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000352:	4b14      	ldr	r3, [pc, #80]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000354:	2200      	movs	r2, #0
 8000356:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000358:	4b12      	ldr	r3, [pc, #72]	@ (80003a4 <MX_SPI1_Init+0x64>)
 800035a:	2200      	movs	r2, #0
 800035c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800035e:	4b11      	ldr	r3, [pc, #68]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000360:	2200      	movs	r2, #0
 8000362:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000364:	4b0f      	ldr	r3, [pc, #60]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000366:	2200      	movs	r2, #0
 8000368:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800036a:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <MX_SPI1_Init+0x64>)
 800036c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000370:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000372:	4b0c      	ldr	r3, [pc, #48]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000374:	2200      	movs	r2, #0
 8000376:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000378:	4b0a      	ldr	r3, [pc, #40]	@ (80003a4 <MX_SPI1_Init+0x64>)
 800037a:	2200      	movs	r2, #0
 800037c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800037e:	4b09      	ldr	r3, [pc, #36]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000380:	2200      	movs	r2, #0
 8000382:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000384:	4b07      	ldr	r3, [pc, #28]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000386:	2200      	movs	r2, #0
 8000388:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800038a:	4b06      	ldr	r3, [pc, #24]	@ (80003a4 <MX_SPI1_Init+0x64>)
 800038c:	220a      	movs	r2, #10
 800038e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000390:	4804      	ldr	r0, [pc, #16]	@ (80003a4 <MX_SPI1_Init+0x64>)
 8000392:	f003 fd3b 	bl	8003e0c <HAL_SPI_Init>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800039c:	f000 f968 	bl	8000670 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003a0:	bf00      	nop
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	200000b8 	.word	0x200000b8
 80003a8:	40013000 	.word	0x40013000

080003ac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08e      	sub	sp, #56	@ 0x38
 80003b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003c0:	f107 0320 	add.w	r3, r7, #32
 80003c4:	2200      	movs	r2, #0
 80003c6:	601a      	str	r2, [r3, #0]
 80003c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	2200      	movs	r2, #0
 80003ce:	601a      	str	r2, [r3, #0]
 80003d0:	605a      	str	r2, [r3, #4]
 80003d2:	609a      	str	r2, [r3, #8]
 80003d4:	60da      	str	r2, [r3, #12]
 80003d6:	611a      	str	r2, [r3, #16]
 80003d8:	615a      	str	r2, [r3, #20]
 80003da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80003dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000490 <MX_TIM4_Init+0xe4>)
 80003de:	4a2d      	ldr	r2, [pc, #180]	@ (8000494 <MX_TIM4_Init+0xe8>)
 80003e0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80003e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000490 <MX_TIM4_Init+0xe4>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003e8:	4b29      	ldr	r3, [pc, #164]	@ (8000490 <MX_TIM4_Init+0xe4>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 32767;
 80003ee:	4b28      	ldr	r3, [pc, #160]	@ (8000490 <MX_TIM4_Init+0xe4>)
 80003f0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80003f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003f6:	4b26      	ldr	r3, [pc, #152]	@ (8000490 <MX_TIM4_Init+0xe4>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003fc:	4b24      	ldr	r3, [pc, #144]	@ (8000490 <MX_TIM4_Init+0xe4>)
 80003fe:	2200      	movs	r2, #0
 8000400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000402:	4823      	ldr	r0, [pc, #140]	@ (8000490 <MX_TIM4_Init+0xe4>)
 8000404:	f003 fd8b 	bl	8003f1e <HAL_TIM_Base_Init>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800040e:	f000 f92f 	bl	8000670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000412:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000416:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000418:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800041c:	4619      	mov	r1, r3
 800041e:	481c      	ldr	r0, [pc, #112]	@ (8000490 <MX_TIM4_Init+0xe4>)
 8000420:	f003 ff98 	bl	8004354 <HAL_TIM_ConfigClockSource>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d001      	beq.n	800042e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800042a:	f000 f921 	bl	8000670 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800042e:	4818      	ldr	r0, [pc, #96]	@ (8000490 <MX_TIM4_Init+0xe4>)
 8000430:	f003 fdc4 	bl	8003fbc <HAL_TIM_PWM_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800043a:	f000 f919 	bl	8000670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800043e:	2300      	movs	r3, #0
 8000440:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000442:	2300      	movs	r3, #0
 8000444:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000446:	f107 0320 	add.w	r3, r7, #32
 800044a:	4619      	mov	r1, r3
 800044c:	4810      	ldr	r0, [pc, #64]	@ (8000490 <MX_TIM4_Init+0xe4>)
 800044e:	f004 fb21 	bl	8004a94 <HAL_TIMEx_MasterConfigSynchronization>
 8000452:	4603      	mov	r3, r0
 8000454:	2b00      	cmp	r3, #0
 8000456:	d001      	beq.n	800045c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000458:	f000 f90a 	bl	8000670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800045c:	2360      	movs	r3, #96	@ 0x60
 800045e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000464:	2300      	movs	r3, #0
 8000466:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000468:	2300      	movs	r3, #0
 800046a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	2204      	movs	r2, #4
 8000470:	4619      	mov	r1, r3
 8000472:	4807      	ldr	r0, [pc, #28]	@ (8000490 <MX_TIM4_Init+0xe4>)
 8000474:	f003 feac 	bl	80041d0 <HAL_TIM_PWM_ConfigChannel>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d001      	beq.n	8000482 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800047e:	f000 f8f7 	bl	8000670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000482:	4803      	ldr	r0, [pc, #12]	@ (8000490 <MX_TIM4_Init+0xe4>)
 8000484:	f000 fa80 	bl	8000988 <HAL_TIM_MspPostInit>

}
 8000488:	bf00      	nop
 800048a:	3738      	adds	r7, #56	@ 0x38
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}
 8000490:	20000110 	.word	0x20000110
 8000494:	40000800 	.word	0x40000800

08000498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b08c      	sub	sp, #48	@ 0x30
 800049c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049e:	f107 031c 	add.w	r3, r7, #28
 80004a2:	2200      	movs	r2, #0
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	605a      	str	r2, [r3, #4]
 80004a8:	609a      	str	r2, [r3, #8]
 80004aa:	60da      	str	r2, [r3, #12]
 80004ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004ae:	2300      	movs	r3, #0
 80004b0:	61bb      	str	r3, [r7, #24]
 80004b2:	4b69      	ldr	r3, [pc, #420]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b6:	4a68      	ldr	r2, [pc, #416]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004b8:	f043 0310 	orr.w	r3, r3, #16
 80004bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80004be:	4b66      	ldr	r3, [pc, #408]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c2:	f003 0310 	and.w	r3, r3, #16
 80004c6:	61bb      	str	r3, [r7, #24]
 80004c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ca:	2300      	movs	r3, #0
 80004cc:	617b      	str	r3, [r7, #20]
 80004ce:	4b62      	ldr	r3, [pc, #392]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004d2:	4a61      	ldr	r2, [pc, #388]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004d4:	f043 0304 	orr.w	r3, r3, #4
 80004d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80004da:	4b5f      	ldr	r3, [pc, #380]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004de:	f003 0304 	and.w	r3, r3, #4
 80004e2:	617b      	str	r3, [r7, #20]
 80004e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004e6:	2300      	movs	r3, #0
 80004e8:	613b      	str	r3, [r7, #16]
 80004ea:	4b5b      	ldr	r3, [pc, #364]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ee:	4a5a      	ldr	r2, [pc, #360]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80004f6:	4b58      	ldr	r3, [pc, #352]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004fe:	613b      	str	r3, [r7, #16]
 8000500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000502:	2300      	movs	r3, #0
 8000504:	60fb      	str	r3, [r7, #12]
 8000506:	4b54      	ldr	r3, [pc, #336]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050a:	4a53      	ldr	r2, [pc, #332]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 800050c:	f043 0301 	orr.w	r3, r3, #1
 8000510:	6313      	str	r3, [r2, #48]	@ 0x30
 8000512:	4b51      	ldr	r3, [pc, #324]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000516:	f003 0301 	and.w	r3, r3, #1
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800051e:	2300      	movs	r3, #0
 8000520:	60bb      	str	r3, [r7, #8]
 8000522:	4b4d      	ldr	r3, [pc, #308]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000526:	4a4c      	ldr	r2, [pc, #304]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 8000528:	f043 0302 	orr.w	r3, r3, #2
 800052c:	6313      	str	r3, [r2, #48]	@ 0x30
 800052e:	4b4a      	ldr	r3, [pc, #296]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000532:	f003 0302 	and.w	r3, r3, #2
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800053a:	2300      	movs	r3, #0
 800053c:	607b      	str	r3, [r7, #4]
 800053e:	4b46      	ldr	r3, [pc, #280]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000542:	4a45      	ldr	r2, [pc, #276]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 8000544:	f043 0308 	orr.w	r3, r3, #8
 8000548:	6313      	str	r3, [r2, #48]	@ 0x30
 800054a:	4b43      	ldr	r3, [pc, #268]	@ (8000658 <MX_GPIO_Init+0x1c0>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054e:	f003 0308 	and.w	r3, r3, #8
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	2108      	movs	r1, #8
 800055a:	4840      	ldr	r0, [pc, #256]	@ (800065c <MX_GPIO_Init+0x1c4>)
 800055c:	f000 fdc4 	bl	80010e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000560:	2201      	movs	r2, #1
 8000562:	2101      	movs	r1, #1
 8000564:	483e      	ldr	r0, [pc, #248]	@ (8000660 <MX_GPIO_Init+0x1c8>)
 8000566:	f000 fdbf 	bl	80010e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD5_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	f245 0110 	movw	r1, #20496	@ 0x5010
 8000570:	483c      	ldr	r0, [pc, #240]	@ (8000664 <MX_GPIO_Init+0x1cc>)
 8000572:	f000 fdb9 	bl	80010e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8000576:	2304      	movs	r3, #4
 8000578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800057a:	2300      	movs	r3, #0
 800057c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057e:	2300      	movs	r3, #0
 8000580:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000582:	f107 031c 	add.w	r3, r7, #28
 8000586:	4619      	mov	r1, r3
 8000588:	4834      	ldr	r0, [pc, #208]	@ (800065c <MX_GPIO_Init+0x1c4>)
 800058a:	f000 fc29 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800058e:	2308      	movs	r3, #8
 8000590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000592:	2301      	movs	r3, #1
 8000594:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000596:	2300      	movs	r3, #0
 8000598:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059a:	2300      	movs	r3, #0
 800059c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800059e:	f107 031c 	add.w	r3, r7, #28
 80005a2:	4619      	mov	r1, r3
 80005a4:	482d      	ldr	r0, [pc, #180]	@ (800065c <MX_GPIO_Init+0x1c4>)
 80005a6:	f000 fc1b 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80005aa:	2332      	movs	r3, #50	@ 0x32
 80005ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80005ae:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80005b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b4:	2300      	movs	r3, #0
 80005b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005b8:	f107 031c 	add.w	r3, r7, #28
 80005bc:	4619      	mov	r1, r3
 80005be:	4827      	ldr	r0, [pc, #156]	@ (800065c <MX_GPIO_Init+0x1c4>)
 80005c0:	f000 fc0e 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80005c4:	2301      	movs	r3, #1
 80005c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c8:	2301      	movs	r3, #1
 80005ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d0:	2300      	movs	r3, #0
 80005d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80005d4:	f107 031c 	add.w	r3, r7, #28
 80005d8:	4619      	mov	r1, r3
 80005da:	4821      	ldr	r0, [pc, #132]	@ (8000660 <MX_GPIO_Init+0x1c8>)
 80005dc:	f000 fc00 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80005e0:	2301      	movs	r3, #1
 80005e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e4:	2300      	movs	r3, #0
 80005e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80005ec:	f107 031c 	add.w	r3, r7, #28
 80005f0:	4619      	mov	r1, r3
 80005f2:	481d      	ldr	r0, [pc, #116]	@ (8000668 <MX_GPIO_Init+0x1d0>)
 80005f4:	f000 fbf4 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD5_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD5_Pin|Audio_RST_Pin;
 80005f8:	f245 0310 	movw	r3, #20496	@ 0x5010
 80005fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fe:	2301      	movs	r3, #1
 8000600:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000606:	2300      	movs	r3, #0
 8000608:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800060a:	f107 031c 	add.w	r3, r7, #28
 800060e:	4619      	mov	r1, r3
 8000610:	4814      	ldr	r0, [pc, #80]	@ (8000664 <MX_GPIO_Init+0x1cc>)
 8000612:	f000 fbe5 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000616:	2320      	movs	r3, #32
 8000618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061a:	2300      	movs	r3, #0
 800061c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 031c 	add.w	r3, r7, #28
 8000626:	4619      	mov	r1, r3
 8000628:	480e      	ldr	r0, [pc, #56]	@ (8000664 <MX_GPIO_Init+0x1cc>)
 800062a:	f000 fbd9 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800062e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000632:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000634:	2312      	movs	r3, #18
 8000636:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000638:	2301      	movs	r3, #1
 800063a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063c:	2300      	movs	r3, #0
 800063e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000640:	2304      	movs	r3, #4
 8000642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000644:	f107 031c 	add.w	r3, r7, #28
 8000648:	4619      	mov	r1, r3
 800064a:	4808      	ldr	r0, [pc, #32]	@ (800066c <MX_GPIO_Init+0x1d4>)
 800064c:	f000 fbc8 	bl	8000de0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000650:	bf00      	nop
 8000652:	3730      	adds	r7, #48	@ 0x30
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40023800 	.word	0x40023800
 800065c:	40021000 	.word	0x40021000
 8000660:	40020800 	.word	0x40020800
 8000664:	40020c00 	.word	0x40020c00
 8000668:	40020000 	.word	0x40020000
 800066c:	40020400 	.word	0x40020400

08000670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000674:	b672      	cpsid	i
}
 8000676:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <Error_Handler+0x8>

0800067c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	607b      	str	r3, [r7, #4]
 8000686:	4b10      	ldr	r3, [pc, #64]	@ (80006c8 <HAL_MspInit+0x4c>)
 8000688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800068a:	4a0f      	ldr	r2, [pc, #60]	@ (80006c8 <HAL_MspInit+0x4c>)
 800068c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000690:	6453      	str	r3, [r2, #68]	@ 0x44
 8000692:	4b0d      	ldr	r3, [pc, #52]	@ (80006c8 <HAL_MspInit+0x4c>)
 8000694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	4b09      	ldr	r3, [pc, #36]	@ (80006c8 <HAL_MspInit+0x4c>)
 80006a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a6:	4a08      	ldr	r2, [pc, #32]	@ (80006c8 <HAL_MspInit+0x4c>)
 80006a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ae:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <HAL_MspInit+0x4c>)
 80006b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006ba:	2007      	movs	r0, #7
 80006bc:	f000 fb5c 	bl	8000d78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40023800 	.word	0x40023800

080006cc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08e      	sub	sp, #56	@ 0x38
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a59      	ldr	r2, [pc, #356]	@ (8000850 <HAL_I2S_MspInit+0x184>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d15b      	bne.n	80007a6 <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	623b      	str	r3, [r7, #32]
 80006f2:	4b58      	ldr	r3, [pc, #352]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80006f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f6:	4a57      	ldr	r2, [pc, #348]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80006f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80006fe:	4b55      	ldr	r3, [pc, #340]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 8000700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000706:	623b      	str	r3, [r7, #32]
 8000708:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	61fb      	str	r3, [r7, #28]
 800070e:	4b51      	ldr	r3, [pc, #324]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a50      	ldr	r2, [pc, #320]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b4e      	ldr	r3, [pc, #312]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	61fb      	str	r3, [r7, #28]
 8000724:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	61bb      	str	r3, [r7, #24]
 800072a:	4b4a      	ldr	r3, [pc, #296]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a49      	ldr	r2, [pc, #292]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 8000730:	f043 0302 	orr.w	r3, r3, #2
 8000734:	6313      	str	r3, [r2, #48]	@ 0x30
 8000736:	4b47      	ldr	r3, [pc, #284]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	f003 0302 	and.w	r3, r3, #2
 800073e:	61bb      	str	r3, [r7, #24]
 8000740:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000742:	2304      	movs	r3, #4
 8000744:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000746:	2302      	movs	r3, #2
 8000748:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074a:	2300      	movs	r3, #0
 800074c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074e:	2300      	movs	r3, #0
 8000750:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000752:	2306      	movs	r3, #6
 8000754:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800075a:	4619      	mov	r1, r3
 800075c:	483e      	ldr	r0, [pc, #248]	@ (8000858 <HAL_I2S_MspInit+0x18c>)
 800075e:	f000 fb3f 	bl	8000de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000762:	2308      	movs	r3, #8
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000766:	2302      	movs	r3, #2
 8000768:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	2300      	movs	r3, #0
 8000770:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000772:	2305      	movs	r3, #5
 8000774:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800077a:	4619      	mov	r1, r3
 800077c:	4836      	ldr	r0, [pc, #216]	@ (8000858 <HAL_I2S_MspInit+0x18c>)
 800077e:	f000 fb2f 	bl	8000de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000782:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000786:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000788:	2302      	movs	r3, #2
 800078a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000790:	2300      	movs	r3, #0
 8000792:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000794:	2305      	movs	r3, #5
 8000796:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079c:	4619      	mov	r1, r3
 800079e:	482f      	ldr	r0, [pc, #188]	@ (800085c <HAL_I2S_MspInit+0x190>)
 80007a0:	f000 fb1e 	bl	8000de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80007a4:	e04f      	b.n	8000846 <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a2d      	ldr	r2, [pc, #180]	@ (8000860 <HAL_I2S_MspInit+0x194>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d14a      	bne.n	8000846 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80007b0:	2300      	movs	r3, #0
 80007b2:	617b      	str	r3, [r7, #20]
 80007b4:	4b27      	ldr	r3, [pc, #156]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b8:	4a26      	ldr	r2, [pc, #152]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007be:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c0:	4b24      	ldr	r3, [pc, #144]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007c8:	617b      	str	r3, [r7, #20]
 80007ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007cc:	2300      	movs	r3, #0
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	4b20      	ldr	r3, [pc, #128]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d4:	4a1f      	ldr	r2, [pc, #124]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	6313      	str	r3, [r2, #48]	@ 0x30
 80007dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e0:	f003 0301 	and.w	r3, r3, #1
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f0:	4a18      	ldr	r2, [pc, #96]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007f2:	f043 0304 	orr.w	r3, r3, #4
 80007f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f8:	4b16      	ldr	r3, [pc, #88]	@ (8000854 <HAL_I2S_MspInit+0x188>)
 80007fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fc:	f003 0304 	and.w	r3, r3, #4
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000804:	2310      	movs	r3, #16
 8000806:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000808:	2302      	movs	r3, #2
 800080a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000810:	2300      	movs	r3, #0
 8000812:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000814:	2306      	movs	r3, #6
 8000816:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800081c:	4619      	mov	r1, r3
 800081e:	4811      	ldr	r0, [pc, #68]	@ (8000864 <HAL_I2S_MspInit+0x198>)
 8000820:	f000 fade 	bl	8000de0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000824:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000828:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082a:	2302      	movs	r3, #2
 800082c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2300      	movs	r3, #0
 8000834:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000836:	2306      	movs	r3, #6
 8000838:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800083a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800083e:	4619      	mov	r1, r3
 8000840:	4805      	ldr	r0, [pc, #20]	@ (8000858 <HAL_I2S_MspInit+0x18c>)
 8000842:	f000 facd 	bl	8000de0 <HAL_GPIO_Init>
}
 8000846:	bf00      	nop
 8000848:	3738      	adds	r7, #56	@ 0x38
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40003800 	.word	0x40003800
 8000854:	40023800 	.word	0x40023800
 8000858:	40020800 	.word	0x40020800
 800085c:	40020400 	.word	0x40020400
 8000860:	40003c00 	.word	0x40003c00
 8000864:	40020000 	.word	0x40020000

08000868 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	@ 0x28
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a19      	ldr	r2, [pc, #100]	@ (80008ec <HAL_SPI_MspInit+0x84>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d12b      	bne.n	80008e2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <HAL_SPI_MspInit+0x88>)
 8000890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000892:	4a17      	ldr	r2, [pc, #92]	@ (80008f0 <HAL_SPI_MspInit+0x88>)
 8000894:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000898:	6453      	str	r3, [r2, #68]	@ 0x44
 800089a:	4b15      	ldr	r3, [pc, #84]	@ (80008f0 <HAL_SPI_MspInit+0x88>)
 800089c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800089e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <HAL_SPI_MspInit+0x88>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a10      	ldr	r2, [pc, #64]	@ (80008f0 <HAL_SPI_MspInit+0x88>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <HAL_SPI_MspInit+0x88>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008c2:	23e0      	movs	r3, #224	@ 0xe0
 80008c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ce:	2303      	movs	r3, #3
 80008d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008d2:	2305      	movs	r3, #5
 80008d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d6:	f107 0314 	add.w	r3, r7, #20
 80008da:	4619      	mov	r1, r3
 80008dc:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <HAL_SPI_MspInit+0x8c>)
 80008de:	f000 fa7f 	bl	8000de0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80008e2:	bf00      	nop
 80008e4:	3728      	adds	r7, #40	@ 0x28
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40013000 	.word	0x40013000
 80008f0:	40023800 	.word	0x40023800
 80008f4:	40020000 	.word	0x40020000

080008f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	@ 0x28
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a19      	ldr	r2, [pc, #100]	@ (800097c <HAL_TIM_Base_MspInit+0x84>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d12c      	bne.n	8000974 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
 800091e:	4b18      	ldr	r3, [pc, #96]	@ (8000980 <HAL_TIM_Base_MspInit+0x88>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000922:	4a17      	ldr	r2, [pc, #92]	@ (8000980 <HAL_TIM_Base_MspInit+0x88>)
 8000924:	f043 0304 	orr.w	r3, r3, #4
 8000928:	6413      	str	r3, [r2, #64]	@ 0x40
 800092a:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <HAL_TIM_Base_MspInit+0x88>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092e:	f003 0304 	and.w	r3, r3, #4
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <HAL_TIM_Base_MspInit+0x88>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	4a10      	ldr	r2, [pc, #64]	@ (8000980 <HAL_TIM_Base_MspInit+0x88>)
 8000940:	f043 0308 	orr.w	r3, r3, #8
 8000944:	6313      	str	r3, [r2, #48]	@ 0x30
 8000946:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <HAL_TIM_Base_MspInit+0x88>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	f003 0308 	and.w	r3, r3, #8
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000952:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000956:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000964:	2302      	movs	r3, #2
 8000966:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000968:	f107 0314 	add.w	r3, r7, #20
 800096c:	4619      	mov	r1, r3
 800096e:	4805      	ldr	r0, [pc, #20]	@ (8000984 <HAL_TIM_Base_MspInit+0x8c>)
 8000970:	f000 fa36 	bl	8000de0 <HAL_GPIO_Init>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000974:	bf00      	nop
 8000976:	3728      	adds	r7, #40	@ 0x28
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40000800 	.word	0x40000800
 8000980:	40023800 	.word	0x40023800
 8000984:	40020c00 	.word	0x40020c00

08000988 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b088      	sub	sp, #32
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000990:	f107 030c 	add.w	r3, r7, #12
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
 800099e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a12      	ldr	r2, [pc, #72]	@ (80009f0 <HAL_TIM_MspPostInit+0x68>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d11e      	bne.n	80009e8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <HAL_TIM_MspPostInit+0x6c>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	4a10      	ldr	r2, [pc, #64]	@ (80009f4 <HAL_TIM_MspPostInit+0x6c>)
 80009b4:	f043 0308 	orr.w	r3, r3, #8
 80009b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ba:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <HAL_TIM_MspPostInit+0x6c>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	f003 0308 	and.w	r3, r3, #8
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80009c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009cc:	2302      	movs	r3, #2
 80009ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80009d8:	2302      	movs	r3, #2
 80009da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009dc:	f107 030c 	add.w	r3, r7, #12
 80009e0:	4619      	mov	r1, r3
 80009e2:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <HAL_TIM_MspPostInit+0x70>)
 80009e4:	f000 f9fc 	bl	8000de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80009e8:	bf00      	nop
 80009ea:	3720      	adds	r7, #32
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40000800 	.word	0x40000800
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40020c00 	.word	0x40020c00

080009fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <NMI_Handler+0x4>

08000a04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <HardFault_Handler+0x4>

08000a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <MemManage_Handler+0x4>

08000a14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <BusFault_Handler+0x4>

08000a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <UsageFault_Handler+0x4>

08000a24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a32:	b480      	push	{r7}
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a52:	f000 f89b 	bl	8000b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
	...

08000a5c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000a60:	4802      	ldr	r0, [pc, #8]	@ (8000a6c <OTG_FS_IRQHandler+0x10>)
 8000a62:	f000 fdb1 	bl	80015c8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000534 	.word	0x20000534

08000a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a74:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <SystemInit+0x20>)
 8000a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a7a:	4a05      	ldr	r2, [pc, #20]	@ (8000a90 <SystemInit+0x20>)
 8000a7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000acc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a98:	f7ff ffea 	bl	8000a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a9c:	480c      	ldr	r0, [pc, #48]	@ (8000ad0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a9e:	490d      	ldr	r1, [pc, #52]	@ (8000ad4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa4:	e002      	b.n	8000aac <LoopCopyDataInit>

08000aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aaa:	3304      	adds	r3, #4

08000aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab0:	d3f9      	bcc.n	8000aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8000adc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ab4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ae0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab8:	e001      	b.n	8000abe <LoopFillZerobss>

08000aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000abc:	3204      	adds	r2, #4

08000abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac0:	d3fb      	bcc.n	8000aba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ac2:	f006 fcd9 	bl	8007478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ac6:	f7ff fb87 	bl	80001d8 <main>
  bx  lr    
 8000aca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000acc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ad8:	080074e0 	.word	0x080074e0
  ldr r2, =_sbss
 8000adc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ae0:	20000914 	.word	0x20000914

08000ae4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ae4:	e7fe      	b.n	8000ae4 <ADC_IRQHandler>
	...

08000ae8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000aec:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <HAL_Init+0x40>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b28 <HAL_Init+0x40>)
 8000af2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000af6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000af8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0a      	ldr	r2, [pc, #40]	@ (8000b28 <HAL_Init+0x40>)
 8000afe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b04:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <HAL_Init+0x40>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a07      	ldr	r2, [pc, #28]	@ (8000b28 <HAL_Init+0x40>)
 8000b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b10:	2003      	movs	r0, #3
 8000b12:	f000 f931 	bl	8000d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b16:	2000      	movs	r0, #0
 8000b18:	f000 f808 	bl	8000b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b1c:	f7ff fdae 	bl	800067c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b20:	2300      	movs	r3, #0
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023c00 	.word	0x40023c00

08000b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b34:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <HAL_InitTick+0x54>)
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <HAL_InitTick+0x58>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f93b 	bl	8000dc6 <HAL_SYSTICK_Config>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e00e      	b.n	8000b78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2b0f      	cmp	r3, #15
 8000b5e:	d80a      	bhi.n	8000b76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b60:	2200      	movs	r2, #0
 8000b62:	6879      	ldr	r1, [r7, #4]
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295
 8000b68:	f000 f911 	bl	8000d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b6c:	4a06      	ldr	r2, [pc, #24]	@ (8000b88 <HAL_InitTick+0x5c>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e000      	b.n	8000b78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000000 	.word	0x20000000
 8000b84:	20000008 	.word	0x20000008
 8000b88:	20000004 	.word	0x20000004

08000b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b90:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <HAL_IncTick+0x20>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	461a      	mov	r2, r3
 8000b96:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_IncTick+0x24>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4413      	add	r3, r2
 8000b9c:	4a04      	ldr	r2, [pc, #16]	@ (8000bb0 <HAL_IncTick+0x24>)
 8000b9e:	6013      	str	r3, [r2, #0]
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	20000008 	.word	0x20000008
 8000bb0:	20000158 	.word	0x20000158

08000bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb8:	4b03      	ldr	r3, [pc, #12]	@ (8000bc8 <HAL_GetTick+0x14>)
 8000bba:	681b      	ldr	r3, [r3, #0]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	20000158 	.word	0x20000158

08000bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bd4:	f7ff ffee 	bl	8000bb4 <HAL_GetTick>
 8000bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000be4:	d005      	beq.n	8000bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000be6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <HAL_Delay+0x44>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	461a      	mov	r2, r3
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	4413      	add	r3, r2
 8000bf0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bf2:	bf00      	nop
 8000bf4:	f7ff ffde 	bl	8000bb4 <HAL_GetTick>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	68fa      	ldr	r2, [r7, #12]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d8f7      	bhi.n	8000bf4 <HAL_Delay+0x28>
  {
  }
}
 8000c04:	bf00      	nop
 8000c06:	bf00      	nop
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000008 	.word	0x20000008

08000c14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	f003 0307 	and.w	r3, r3, #7
 8000c22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c24:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <__NVIC_SetPriorityGrouping+0x44>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c2a:	68ba      	ldr	r2, [r7, #8]
 8000c2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c30:	4013      	ands	r3, r2
 8000c32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c46:	4a04      	ldr	r2, [pc, #16]	@ (8000c58 <__NVIC_SetPriorityGrouping+0x44>)
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	60d3      	str	r3, [r2, #12]
}
 8000c4c:	bf00      	nop
 8000c4e:	3714      	adds	r7, #20
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c60:	4b04      	ldr	r3, [pc, #16]	@ (8000c74 <__NVIC_GetPriorityGrouping+0x18>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	0a1b      	lsrs	r3, r3, #8
 8000c66:	f003 0307 	and.w	r3, r3, #7
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	6039      	str	r1, [r7, #0]
 8000c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	db0a      	blt.n	8000ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	490c      	ldr	r1, [pc, #48]	@ (8000cc4 <__NVIC_SetPriority+0x4c>)
 8000c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c96:	0112      	lsls	r2, r2, #4
 8000c98:	b2d2      	uxtb	r2, r2
 8000c9a:	440b      	add	r3, r1
 8000c9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca0:	e00a      	b.n	8000cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	4908      	ldr	r1, [pc, #32]	@ (8000cc8 <__NVIC_SetPriority+0x50>)
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	f003 030f 	and.w	r3, r3, #15
 8000cae:	3b04      	subs	r3, #4
 8000cb0:	0112      	lsls	r2, r2, #4
 8000cb2:	b2d2      	uxtb	r2, r2
 8000cb4:	440b      	add	r3, r1
 8000cb6:	761a      	strb	r2, [r3, #24]
}
 8000cb8:	bf00      	nop
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	e000e100 	.word	0xe000e100
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b089      	sub	sp, #36	@ 0x24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce0:	69fb      	ldr	r3, [r7, #28]
 8000ce2:	f1c3 0307 	rsb	r3, r3, #7
 8000ce6:	2b04      	cmp	r3, #4
 8000ce8:	bf28      	it	cs
 8000cea:	2304      	movcs	r3, #4
 8000cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	3304      	adds	r3, #4
 8000cf2:	2b06      	cmp	r3, #6
 8000cf4:	d902      	bls.n	8000cfc <NVIC_EncodePriority+0x30>
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	3b03      	subs	r3, #3
 8000cfa:	e000      	b.n	8000cfe <NVIC_EncodePriority+0x32>
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d00:	f04f 32ff 	mov.w	r2, #4294967295
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0a:	43da      	mvns	r2, r3
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	401a      	ands	r2, r3
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d14:	f04f 31ff 	mov.w	r1, #4294967295
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d1e:	43d9      	mvns	r1, r3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d24:	4313      	orrs	r3, r2
         );
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3724      	adds	r7, #36	@ 0x24
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
	...

08000d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d44:	d301      	bcc.n	8000d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d46:	2301      	movs	r3, #1
 8000d48:	e00f      	b.n	8000d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d74 <SysTick_Config+0x40>)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d52:	210f      	movs	r1, #15
 8000d54:	f04f 30ff 	mov.w	r0, #4294967295
 8000d58:	f7ff ff8e 	bl	8000c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <SysTick_Config+0x40>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d62:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <SysTick_Config+0x40>)
 8000d64:	2207      	movs	r2, #7
 8000d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d68:	2300      	movs	r3, #0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	e000e010 	.word	0xe000e010

08000d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f7ff ff47 	bl	8000c14 <__NVIC_SetPriorityGrouping>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b086      	sub	sp, #24
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	4603      	mov	r3, r0
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	607a      	str	r2, [r7, #4]
 8000d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000da0:	f7ff ff5c 	bl	8000c5c <__NVIC_GetPriorityGrouping>
 8000da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	68b9      	ldr	r1, [r7, #8]
 8000daa:	6978      	ldr	r0, [r7, #20]
 8000dac:	f7ff ff8e 	bl	8000ccc <NVIC_EncodePriority>
 8000db0:	4602      	mov	r2, r0
 8000db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000db6:	4611      	mov	r1, r2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff ff5d 	bl	8000c78 <__NVIC_SetPriority>
}
 8000dbe:	bf00      	nop
 8000dc0:	3718      	adds	r7, #24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b082      	sub	sp, #8
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f7ff ffb0 	bl	8000d34 <SysTick_Config>
 8000dd4:	4603      	mov	r3, r0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b089      	sub	sp, #36	@ 0x24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dee:	2300      	movs	r3, #0
 8000df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
 8000dfa:	e159      	b.n	80010b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	697a      	ldr	r2, [r7, #20]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	f040 8148 	bne.w	80010aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f003 0303 	and.w	r3, r3, #3
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d005      	beq.n	8000e32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d130      	bne.n	8000e94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43db      	mvns	r3, r3
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	4013      	ands	r3, r2
 8000e48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	68da      	ldr	r2, [r3, #12]
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e68:	2201      	movs	r2, #1
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4013      	ands	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	091b      	lsrs	r3, r3, #4
 8000e7e:	f003 0201 	and.w	r2, r3, #1
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 0303 	and.w	r3, r3, #3
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	d017      	beq.n	8000ed0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	2203      	movs	r2, #3
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 0303 	and.w	r3, r3, #3
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d123      	bne.n	8000f24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	08da      	lsrs	r2, r3, #3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3208      	adds	r2, #8
 8000ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	f003 0307 	and.w	r3, r3, #7
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	691a      	ldr	r2, [r3, #16]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	08da      	lsrs	r2, r3, #3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3208      	adds	r2, #8
 8000f1e:	69b9      	ldr	r1, [r7, #24]
 8000f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	2203      	movs	r2, #3
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	69ba      	ldr	r2, [r7, #24]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0203 	and.w	r2, r3, #3
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 80a2 	beq.w	80010aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	4b57      	ldr	r3, [pc, #348]	@ (80010c8 <HAL_GPIO_Init+0x2e8>)
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6e:	4a56      	ldr	r2, [pc, #344]	@ (80010c8 <HAL_GPIO_Init+0x2e8>)
 8000f70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f76:	4b54      	ldr	r3, [pc, #336]	@ (80010c8 <HAL_GPIO_Init+0x2e8>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f82:	4a52      	ldr	r2, [pc, #328]	@ (80010cc <HAL_GPIO_Init+0x2ec>)
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	089b      	lsrs	r3, r3, #2
 8000f88:	3302      	adds	r3, #2
 8000f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	f003 0303 	and.w	r3, r3, #3
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	220f      	movs	r2, #15
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a49      	ldr	r2, [pc, #292]	@ (80010d0 <HAL_GPIO_Init+0x2f0>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d019      	beq.n	8000fe2 <HAL_GPIO_Init+0x202>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a48      	ldr	r2, [pc, #288]	@ (80010d4 <HAL_GPIO_Init+0x2f4>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d013      	beq.n	8000fde <HAL_GPIO_Init+0x1fe>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a47      	ldr	r2, [pc, #284]	@ (80010d8 <HAL_GPIO_Init+0x2f8>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d00d      	beq.n	8000fda <HAL_GPIO_Init+0x1fa>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a46      	ldr	r2, [pc, #280]	@ (80010dc <HAL_GPIO_Init+0x2fc>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d007      	beq.n	8000fd6 <HAL_GPIO_Init+0x1f6>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a45      	ldr	r2, [pc, #276]	@ (80010e0 <HAL_GPIO_Init+0x300>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d101      	bne.n	8000fd2 <HAL_GPIO_Init+0x1f2>
 8000fce:	2304      	movs	r3, #4
 8000fd0:	e008      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fd2:	2307      	movs	r3, #7
 8000fd4:	e006      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e004      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fda:	2302      	movs	r3, #2
 8000fdc:	e002      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e000      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	69fa      	ldr	r2, [r7, #28]
 8000fe6:	f002 0203 	and.w	r2, r2, #3
 8000fea:	0092      	lsls	r2, r2, #2
 8000fec:	4093      	lsls	r3, r2
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ff4:	4935      	ldr	r1, [pc, #212]	@ (80010cc <HAL_GPIO_Init+0x2ec>)
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	089b      	lsrs	r3, r3, #2
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001002:	4b38      	ldr	r3, [pc, #224]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	43db      	mvns	r3, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4013      	ands	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001026:	4a2f      	ldr	r2, [pc, #188]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800102c:	4b2d      	ldr	r3, [pc, #180]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d003      	beq.n	8001050 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001050:	4a24      	ldr	r2, [pc, #144]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001056:	4b23      	ldr	r3, [pc, #140]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	43db      	mvns	r3, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4013      	ands	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d003      	beq.n	800107a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800107a:	4a1a      	ldr	r2, [pc, #104]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001080:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d003      	beq.n	80010a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010a4:	4a0f      	ldr	r2, [pc, #60]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3301      	adds	r3, #1
 80010ae:	61fb      	str	r3, [r7, #28]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	2b0f      	cmp	r3, #15
 80010b4:	f67f aea2 	bls.w	8000dfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010b8:	bf00      	nop
 80010ba:	bf00      	nop
 80010bc:	3724      	adds	r7, #36	@ 0x24
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40013800 	.word	0x40013800
 80010d0:	40020000 	.word	0x40020000
 80010d4:	40020400 	.word	0x40020400
 80010d8:	40020800 	.word	0x40020800
 80010dc:	40020c00 	.word	0x40020c00
 80010e0:	40021000 	.word	0x40021000
 80010e4:	40013c00 	.word	0x40013c00

080010e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	460b      	mov	r3, r1
 80010f2:	807b      	strh	r3, [r7, #2]
 80010f4:	4613      	mov	r3, r2
 80010f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010f8:	787b      	ldrb	r3, [r7, #1]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010fe:	887a      	ldrh	r2, [r7, #2]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001104:	e003      	b.n	800110e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001106:	887b      	ldrh	r3, [r7, #2]
 8001108:	041a      	lsls	r2, r3, #16
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	619a      	str	r2, [r3, #24]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800111a:	b590      	push	{r4, r7, lr}
 800111c:	b08b      	sub	sp, #44	@ 0x2c
 800111e:	af04      	add	r7, sp, #16
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	4608      	mov	r0, r1
 8001124:	4611      	mov	r1, r2
 8001126:	461a      	mov	r2, r3
 8001128:	4603      	mov	r3, r0
 800112a:	70fb      	strb	r3, [r7, #3]
 800112c:	460b      	mov	r3, r1
 800112e:	70bb      	strb	r3, [r7, #2]
 8001130:	4613      	mov	r3, r2
 8001132:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001134:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001136:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800113e:	2b01      	cmp	r3, #1
 8001140:	d101      	bne.n	8001146 <HAL_HCD_HC_Init+0x2c>
 8001142:	2302      	movs	r3, #2
 8001144:	e09d      	b.n	8001282 <HAL_HCD_HC_Init+0x168>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2201      	movs	r2, #1
 800114a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800114e:	78fa      	ldrb	r2, [r7, #3]
 8001150:	6879      	ldr	r1, [r7, #4]
 8001152:	4613      	mov	r3, r2
 8001154:	011b      	lsls	r3, r3, #4
 8001156:	1a9b      	subs	r3, r3, r2
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	440b      	add	r3, r1
 800115c:	3319      	adds	r3, #25
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001162:	78fa      	ldrb	r2, [r7, #3]
 8001164:	6879      	ldr	r1, [r7, #4]
 8001166:	4613      	mov	r3, r2
 8001168:	011b      	lsls	r3, r3, #4
 800116a:	1a9b      	subs	r3, r3, r2
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	440b      	add	r3, r1
 8001170:	3314      	adds	r3, #20
 8001172:	787a      	ldrb	r2, [r7, #1]
 8001174:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001176:	78fa      	ldrb	r2, [r7, #3]
 8001178:	6879      	ldr	r1, [r7, #4]
 800117a:	4613      	mov	r3, r2
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	1a9b      	subs	r3, r3, r2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	440b      	add	r3, r1
 8001184:	3315      	adds	r3, #21
 8001186:	78fa      	ldrb	r2, [r7, #3]
 8001188:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800118a:	78fa      	ldrb	r2, [r7, #3]
 800118c:	6879      	ldr	r1, [r7, #4]
 800118e:	4613      	mov	r3, r2
 8001190:	011b      	lsls	r3, r3, #4
 8001192:	1a9b      	subs	r3, r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	440b      	add	r3, r1
 8001198:	3326      	adds	r3, #38	@ 0x26
 800119a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800119e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80011a0:	78fa      	ldrb	r2, [r7, #3]
 80011a2:	78bb      	ldrb	r3, [r7, #2]
 80011a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80011a8:	b2d8      	uxtb	r0, r3
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	4613      	mov	r3, r2
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	1a9b      	subs	r3, r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	440b      	add	r3, r1
 80011b6:	3316      	adds	r3, #22
 80011b8:	4602      	mov	r2, r0
 80011ba:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80011bc:	78fb      	ldrb	r3, [r7, #3]
 80011be:	4619      	mov	r1, r3
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f000 fb82 	bl	80018ca <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80011c6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da0a      	bge.n	80011e4 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80011ce:	78fa      	ldrb	r2, [r7, #3]
 80011d0:	6879      	ldr	r1, [r7, #4]
 80011d2:	4613      	mov	r3, r2
 80011d4:	011b      	lsls	r3, r3, #4
 80011d6:	1a9b      	subs	r3, r3, r2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	440b      	add	r3, r1
 80011dc:	3317      	adds	r3, #23
 80011de:	2201      	movs	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
 80011e2:	e009      	b.n	80011f8 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80011e4:	78fa      	ldrb	r2, [r7, #3]
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	4613      	mov	r3, r2
 80011ea:	011b      	lsls	r3, r3, #4
 80011ec:	1a9b      	subs	r3, r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	440b      	add	r3, r1
 80011f2:	3317      	adds	r3, #23
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f003 feb1 	bl	8004f64 <USB_GetHostSpeed>
 8001202:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001204:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001208:	2b01      	cmp	r3, #1
 800120a:	d10b      	bne.n	8001224 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800120c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001210:	2b01      	cmp	r3, #1
 8001212:	d107      	bne.n	8001224 <HAL_HCD_HC_Init+0x10a>
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d104      	bne.n	8001224 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	2bbc      	cmp	r3, #188	@ 0xbc
 800121e:	d901      	bls.n	8001224 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001220:	23bc      	movs	r3, #188	@ 0xbc
 8001222:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001224:	78fa      	ldrb	r2, [r7, #3]
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	4613      	mov	r3, r2
 800122a:	011b      	lsls	r3, r3, #4
 800122c:	1a9b      	subs	r3, r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	440b      	add	r3, r1
 8001232:	3318      	adds	r3, #24
 8001234:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001238:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800123a:	78fa      	ldrb	r2, [r7, #3]
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	b298      	uxth	r0, r3
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	011b      	lsls	r3, r3, #4
 8001246:	1a9b      	subs	r3, r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	440b      	add	r3, r1
 800124c:	3328      	adds	r3, #40	@ 0x28
 800124e:	4602      	mov	r2, r0
 8001250:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6818      	ldr	r0, [r3, #0]
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	b29b      	uxth	r3, r3
 800125a:	787c      	ldrb	r4, [r7, #1]
 800125c:	78ba      	ldrb	r2, [r7, #2]
 800125e:	78f9      	ldrb	r1, [r7, #3]
 8001260:	9302      	str	r3, [sp, #8]
 8001262:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	4623      	mov	r3, r4
 8001270:	f003 fe90 	bl	8004f94 <USB_HC_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001280:	7bfb      	ldrb	r3, [r7, #15]
}
 8001282:	4618      	mov	r0, r3
 8001284:	371c      	adds	r7, #28
 8001286:	46bd      	mov	sp, r7
 8001288:	bd90      	pop	{r4, r7, pc}
	...

0800128c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	4608      	mov	r0, r1
 8001296:	4611      	mov	r1, r2
 8001298:	461a      	mov	r2, r3
 800129a:	4603      	mov	r3, r0
 800129c:	70fb      	strb	r3, [r7, #3]
 800129e:	460b      	mov	r3, r1
 80012a0:	70bb      	strb	r3, [r7, #2]
 80012a2:	4613      	mov	r3, r2
 80012a4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80012a6:	78fa      	ldrb	r2, [r7, #3]
 80012a8:	6879      	ldr	r1, [r7, #4]
 80012aa:	4613      	mov	r3, r2
 80012ac:	011b      	lsls	r3, r3, #4
 80012ae:	1a9b      	subs	r3, r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	440b      	add	r3, r1
 80012b4:	3317      	adds	r3, #23
 80012b6:	78ba      	ldrb	r2, [r7, #2]
 80012b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80012ba:	78fa      	ldrb	r2, [r7, #3]
 80012bc:	6879      	ldr	r1, [r7, #4]
 80012be:	4613      	mov	r3, r2
 80012c0:	011b      	lsls	r3, r3, #4
 80012c2:	1a9b      	subs	r3, r3, r2
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	440b      	add	r3, r1
 80012c8:	3326      	adds	r3, #38	@ 0x26
 80012ca:	787a      	ldrb	r2, [r7, #1]
 80012cc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80012ce:	7c3b      	ldrb	r3, [r7, #16]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d114      	bne.n	80012fe <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80012d4:	78fa      	ldrb	r2, [r7, #3]
 80012d6:	6879      	ldr	r1, [r7, #4]
 80012d8:	4613      	mov	r3, r2
 80012da:	011b      	lsls	r3, r3, #4
 80012dc:	1a9b      	subs	r3, r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	332a      	adds	r3, #42	@ 0x2a
 80012e4:	2203      	movs	r2, #3
 80012e6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80012e8:	78fa      	ldrb	r2, [r7, #3]
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	4613      	mov	r3, r2
 80012ee:	011b      	lsls	r3, r3, #4
 80012f0:	1a9b      	subs	r3, r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	3319      	adds	r3, #25
 80012f8:	7f3a      	ldrb	r2, [r7, #28]
 80012fa:	701a      	strb	r2, [r3, #0]
 80012fc:	e009      	b.n	8001312 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80012fe:	78fa      	ldrb	r2, [r7, #3]
 8001300:	6879      	ldr	r1, [r7, #4]
 8001302:	4613      	mov	r3, r2
 8001304:	011b      	lsls	r3, r3, #4
 8001306:	1a9b      	subs	r3, r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	332a      	adds	r3, #42	@ 0x2a
 800130e:	2202      	movs	r2, #2
 8001310:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001312:	787b      	ldrb	r3, [r7, #1]
 8001314:	2b03      	cmp	r3, #3
 8001316:	f200 8102 	bhi.w	800151e <HAL_HCD_HC_SubmitRequest+0x292>
 800131a:	a201      	add	r2, pc, #4	@ (adr r2, 8001320 <HAL_HCD_HC_SubmitRequest+0x94>)
 800131c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001320:	08001331 	.word	0x08001331
 8001324:	08001509 	.word	0x08001509
 8001328:	080013f5 	.word	0x080013f5
 800132c:	0800147f 	.word	0x0800147f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001330:	7c3b      	ldrb	r3, [r7, #16]
 8001332:	2b01      	cmp	r3, #1
 8001334:	f040 80f5 	bne.w	8001522 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001338:	78bb      	ldrb	r3, [r7, #2]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d12d      	bne.n	800139a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800133e:	8b3b      	ldrh	r3, [r7, #24]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d109      	bne.n	8001358 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001344:	78fa      	ldrb	r2, [r7, #3]
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	4613      	mov	r3, r2
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	1a9b      	subs	r3, r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	440b      	add	r3, r1
 8001352:	333d      	adds	r3, #61	@ 0x3d
 8001354:	2201      	movs	r2, #1
 8001356:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001358:	78fa      	ldrb	r2, [r7, #3]
 800135a:	6879      	ldr	r1, [r7, #4]
 800135c:	4613      	mov	r3, r2
 800135e:	011b      	lsls	r3, r3, #4
 8001360:	1a9b      	subs	r3, r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	440b      	add	r3, r1
 8001366:	333d      	adds	r3, #61	@ 0x3d
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10a      	bne.n	8001384 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800136e:	78fa      	ldrb	r2, [r7, #3]
 8001370:	6879      	ldr	r1, [r7, #4]
 8001372:	4613      	mov	r3, r2
 8001374:	011b      	lsls	r3, r3, #4
 8001376:	1a9b      	subs	r3, r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	440b      	add	r3, r1
 800137c:	332a      	adds	r3, #42	@ 0x2a
 800137e:	2200      	movs	r2, #0
 8001380:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001382:	e0ce      	b.n	8001522 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001384:	78fa      	ldrb	r2, [r7, #3]
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	4613      	mov	r3, r2
 800138a:	011b      	lsls	r3, r3, #4
 800138c:	1a9b      	subs	r3, r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	440b      	add	r3, r1
 8001392:	332a      	adds	r3, #42	@ 0x2a
 8001394:	2202      	movs	r2, #2
 8001396:	701a      	strb	r2, [r3, #0]
      break;
 8001398:	e0c3      	b.n	8001522 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800139a:	78fa      	ldrb	r2, [r7, #3]
 800139c:	6879      	ldr	r1, [r7, #4]
 800139e:	4613      	mov	r3, r2
 80013a0:	011b      	lsls	r3, r3, #4
 80013a2:	1a9b      	subs	r3, r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	331a      	adds	r3, #26
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	f040 80b8 	bne.w	8001522 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80013b2:	78fa      	ldrb	r2, [r7, #3]
 80013b4:	6879      	ldr	r1, [r7, #4]
 80013b6:	4613      	mov	r3, r2
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	1a9b      	subs	r3, r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	440b      	add	r3, r1
 80013c0:	333c      	adds	r3, #60	@ 0x3c
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d10a      	bne.n	80013de <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80013c8:	78fa      	ldrb	r2, [r7, #3]
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	4613      	mov	r3, r2
 80013ce:	011b      	lsls	r3, r3, #4
 80013d0:	1a9b      	subs	r3, r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	440b      	add	r3, r1
 80013d6:	332a      	adds	r3, #42	@ 0x2a
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
      break;
 80013dc:	e0a1      	b.n	8001522 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80013de:	78fa      	ldrb	r2, [r7, #3]
 80013e0:	6879      	ldr	r1, [r7, #4]
 80013e2:	4613      	mov	r3, r2
 80013e4:	011b      	lsls	r3, r3, #4
 80013e6:	1a9b      	subs	r3, r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	440b      	add	r3, r1
 80013ec:	332a      	adds	r3, #42	@ 0x2a
 80013ee:	2202      	movs	r2, #2
 80013f0:	701a      	strb	r2, [r3, #0]
      break;
 80013f2:	e096      	b.n	8001522 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80013f4:	78bb      	ldrb	r3, [r7, #2]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d120      	bne.n	800143c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80013fa:	78fa      	ldrb	r2, [r7, #3]
 80013fc:	6879      	ldr	r1, [r7, #4]
 80013fe:	4613      	mov	r3, r2
 8001400:	011b      	lsls	r3, r3, #4
 8001402:	1a9b      	subs	r3, r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	440b      	add	r3, r1
 8001408:	333d      	adds	r3, #61	@ 0x3d
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d10a      	bne.n	8001426 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001410:	78fa      	ldrb	r2, [r7, #3]
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	4613      	mov	r3, r2
 8001416:	011b      	lsls	r3, r3, #4
 8001418:	1a9b      	subs	r3, r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	440b      	add	r3, r1
 800141e:	332a      	adds	r3, #42	@ 0x2a
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001424:	e07e      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001426:	78fa      	ldrb	r2, [r7, #3]
 8001428:	6879      	ldr	r1, [r7, #4]
 800142a:	4613      	mov	r3, r2
 800142c:	011b      	lsls	r3, r3, #4
 800142e:	1a9b      	subs	r3, r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	440b      	add	r3, r1
 8001434:	332a      	adds	r3, #42	@ 0x2a
 8001436:	2202      	movs	r2, #2
 8001438:	701a      	strb	r2, [r3, #0]
      break;
 800143a:	e073      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800143c:	78fa      	ldrb	r2, [r7, #3]
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	4613      	mov	r3, r2
 8001442:	011b      	lsls	r3, r3, #4
 8001444:	1a9b      	subs	r3, r3, r2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	440b      	add	r3, r1
 800144a:	333c      	adds	r3, #60	@ 0x3c
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d10a      	bne.n	8001468 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001452:	78fa      	ldrb	r2, [r7, #3]
 8001454:	6879      	ldr	r1, [r7, #4]
 8001456:	4613      	mov	r3, r2
 8001458:	011b      	lsls	r3, r3, #4
 800145a:	1a9b      	subs	r3, r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	440b      	add	r3, r1
 8001460:	332a      	adds	r3, #42	@ 0x2a
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]
      break;
 8001466:	e05d      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001468:	78fa      	ldrb	r2, [r7, #3]
 800146a:	6879      	ldr	r1, [r7, #4]
 800146c:	4613      	mov	r3, r2
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	1a9b      	subs	r3, r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	440b      	add	r3, r1
 8001476:	332a      	adds	r3, #42	@ 0x2a
 8001478:	2202      	movs	r2, #2
 800147a:	701a      	strb	r2, [r3, #0]
      break;
 800147c:	e052      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800147e:	78bb      	ldrb	r3, [r7, #2]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d120      	bne.n	80014c6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001484:	78fa      	ldrb	r2, [r7, #3]
 8001486:	6879      	ldr	r1, [r7, #4]
 8001488:	4613      	mov	r3, r2
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	1a9b      	subs	r3, r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	440b      	add	r3, r1
 8001492:	333d      	adds	r3, #61	@ 0x3d
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d10a      	bne.n	80014b0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800149a:	78fa      	ldrb	r2, [r7, #3]
 800149c:	6879      	ldr	r1, [r7, #4]
 800149e:	4613      	mov	r3, r2
 80014a0:	011b      	lsls	r3, r3, #4
 80014a2:	1a9b      	subs	r3, r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	440b      	add	r3, r1
 80014a8:	332a      	adds	r3, #42	@ 0x2a
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80014ae:	e039      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80014b0:	78fa      	ldrb	r2, [r7, #3]
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	011b      	lsls	r3, r3, #4
 80014b8:	1a9b      	subs	r3, r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	440b      	add	r3, r1
 80014be:	332a      	adds	r3, #42	@ 0x2a
 80014c0:	2202      	movs	r2, #2
 80014c2:	701a      	strb	r2, [r3, #0]
      break;
 80014c4:	e02e      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80014c6:	78fa      	ldrb	r2, [r7, #3]
 80014c8:	6879      	ldr	r1, [r7, #4]
 80014ca:	4613      	mov	r3, r2
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	333c      	adds	r3, #60	@ 0x3c
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d10a      	bne.n	80014f2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80014dc:	78fa      	ldrb	r2, [r7, #3]
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	4613      	mov	r3, r2
 80014e2:	011b      	lsls	r3, r3, #4
 80014e4:	1a9b      	subs	r3, r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	332a      	adds	r3, #42	@ 0x2a
 80014ec:	2200      	movs	r2, #0
 80014ee:	701a      	strb	r2, [r3, #0]
      break;
 80014f0:	e018      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80014f2:	78fa      	ldrb	r2, [r7, #3]
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	4613      	mov	r3, r2
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	1a9b      	subs	r3, r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	440b      	add	r3, r1
 8001500:	332a      	adds	r3, #42	@ 0x2a
 8001502:	2202      	movs	r2, #2
 8001504:	701a      	strb	r2, [r3, #0]
      break;
 8001506:	e00d      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001508:	78fa      	ldrb	r2, [r7, #3]
 800150a:	6879      	ldr	r1, [r7, #4]
 800150c:	4613      	mov	r3, r2
 800150e:	011b      	lsls	r3, r3, #4
 8001510:	1a9b      	subs	r3, r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	440b      	add	r3, r1
 8001516:	332a      	adds	r3, #42	@ 0x2a
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
      break;
 800151c:	e002      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800151e:	bf00      	nop
 8001520:	e000      	b.n	8001524 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001522:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001524:	78fa      	ldrb	r2, [r7, #3]
 8001526:	6879      	ldr	r1, [r7, #4]
 8001528:	4613      	mov	r3, r2
 800152a:	011b      	lsls	r3, r3, #4
 800152c:	1a9b      	subs	r3, r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	440b      	add	r3, r1
 8001532:	332c      	adds	r3, #44	@ 0x2c
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001538:	78fa      	ldrb	r2, [r7, #3]
 800153a:	8b39      	ldrh	r1, [r7, #24]
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	4613      	mov	r3, r2
 8001540:	011b      	lsls	r3, r3, #4
 8001542:	1a9b      	subs	r3, r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4403      	add	r3, r0
 8001548:	3334      	adds	r3, #52	@ 0x34
 800154a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800154c:	78fa      	ldrb	r2, [r7, #3]
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	4613      	mov	r3, r2
 8001552:	011b      	lsls	r3, r3, #4
 8001554:	1a9b      	subs	r3, r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	440b      	add	r3, r1
 800155a:	334c      	adds	r3, #76	@ 0x4c
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001560:	78fa      	ldrb	r2, [r7, #3]
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	4613      	mov	r3, r2
 8001566:	011b      	lsls	r3, r3, #4
 8001568:	1a9b      	subs	r3, r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	440b      	add	r3, r1
 800156e:	3338      	adds	r3, #56	@ 0x38
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001574:	78fa      	ldrb	r2, [r7, #3]
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	011b      	lsls	r3, r3, #4
 800157c:	1a9b      	subs	r3, r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	3315      	adds	r3, #21
 8001584:	78fa      	ldrb	r2, [r7, #3]
 8001586:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001588:	78fa      	ldrb	r2, [r7, #3]
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	011b      	lsls	r3, r3, #4
 8001590:	1a9b      	subs	r3, r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	440b      	add	r3, r1
 8001596:	334d      	adds	r3, #77	@ 0x4d
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6818      	ldr	r0, [r3, #0]
 80015a0:	78fa      	ldrb	r2, [r7, #3]
 80015a2:	4613      	mov	r3, r2
 80015a4:	011b      	lsls	r3, r3, #4
 80015a6:	1a9b      	subs	r3, r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	3310      	adds	r3, #16
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	4413      	add	r3, r2
 80015b0:	1d19      	adds	r1, r3, #4
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	799b      	ldrb	r3, [r3, #6]
 80015b6:	461a      	mov	r2, r3
 80015b8:	f003 fe02 	bl	80051c0 <USB_HC_StartXfer>
 80015bc:	4603      	mov	r3, r0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop

080015c8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 fc12 	bl	8004e08 <USB_GetMode>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	f040 80fb 	bne.w	80017e2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f003 fbd5 	bl	8004da0 <USB_ReadInterrupts>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80f1 	beq.w	80017e0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f003 fbcc 	bl	8004da0 <USB_ReadInterrupts>
 8001608:	4603      	mov	r3, r0
 800160a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800160e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001612:	d104      	bne.n	800161e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800161c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f003 fbbc 	bl	8004da0 <USB_ReadInterrupts>
 8001628:	4603      	mov	r3, r0
 800162a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800162e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001632:	d104      	bne.n	800163e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800163c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f003 fbac 	bl	8004da0 <USB_ReadInterrupts>
 8001648:	4603      	mov	r3, r0
 800164a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800164e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001652:	d104      	bne.n	800165e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800165c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f003 fb9c 	bl	8004da0 <USB_ReadInterrupts>
 8001668:	4603      	mov	r3, r0
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b02      	cmp	r3, #2
 8001670:	d103      	bne.n	800167a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2202      	movs	r2, #2
 8001678:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f003 fb8e 	bl	8004da0 <USB_ReadInterrupts>
 8001684:	4603      	mov	r3, r0
 8001686:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800168a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800168e:	d120      	bne.n	80016d2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001698:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d113      	bne.n	80016d2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80016aa:	2110      	movs	r1, #16
 80016ac:	6938      	ldr	r0, [r7, #16]
 80016ae:	f003 fa81 	bl	8004bb4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80016b2:	6938      	ldr	r0, [r7, #16]
 80016b4:	f003 fab0 	bl	8004c18 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	7a5b      	ldrb	r3, [r3, #9]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d105      	bne.n	80016cc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2101      	movs	r1, #1
 80016c6:	4618      	mov	r0, r3
 80016c8:	f003 fbac 	bl	8004e24 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f005 fd3d 	bl	800714c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f003 fb62 	bl	8004da0 <USB_ReadInterrupts>
 80016dc:	4603      	mov	r3, r0
 80016de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80016e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016e6:	d102      	bne.n	80016ee <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f001 fd2a 	bl	8003142 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f003 fb54 	bl	8004da0 <USB_ReadInterrupts>
 80016f8:	4603      	mov	r3, r0
 80016fa:	f003 0308 	and.w	r3, r3, #8
 80016fe:	2b08      	cmp	r3, #8
 8001700:	d106      	bne.n	8001710 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f005 fd06 	bl	8007114 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2208      	movs	r2, #8
 800170e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f003 fb43 	bl	8004da0 <USB_ReadInterrupts>
 800171a:	4603      	mov	r3, r0
 800171c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001720:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001724:	d139      	bne.n	800179a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f003 ff8c 	bl	8005648 <USB_HC_ReadInterrupt>
 8001730:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	e025      	b.n	8001784 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	fa22 f303 	lsr.w	r3, r2, r3
 8001744:	f003 0301 	and.w	r3, r3, #1
 8001748:	2b00      	cmp	r3, #0
 800174a:	d018      	beq.n	800177e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	015a      	lsls	r2, r3, #5
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4413      	add	r3, r2
 8001754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800175e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001762:	d106      	bne.n	8001772 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	b2db      	uxtb	r3, r3
 8001768:	4619      	mov	r1, r3
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 f8e2 	bl	8001934 <HCD_HC_IN_IRQHandler>
 8001770:	e005      	b.n	800177e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	b2db      	uxtb	r3, r3
 8001776:	4619      	mov	r1, r3
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f000 ff44 	bl	8002606 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	3301      	adds	r3, #1
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	795b      	ldrb	r3, [r3, #5]
 8001788:	461a      	mov	r2, r3
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	4293      	cmp	r3, r2
 800178e:	d3d3      	bcc.n	8001738 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001798:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f003 fafe 	bl	8004da0 <USB_ReadInterrupts>
 80017a4:	4603      	mov	r3, r0
 80017a6:	f003 0310 	and.w	r3, r3, #16
 80017aa:	2b10      	cmp	r3, #16
 80017ac:	d101      	bne.n	80017b2 <HAL_HCD_IRQHandler+0x1ea>
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <HAL_HCD_IRQHandler+0x1ec>
 80017b2:	2300      	movs	r3, #0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d014      	beq.n	80017e2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	699a      	ldr	r2, [r3, #24]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f022 0210 	bic.w	r2, r2, #16
 80017c6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f001 fbdb 	bl	8002f84 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	699a      	ldr	r2, [r3, #24]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f042 0210 	orr.w	r2, r2, #16
 80017dc:	619a      	str	r2, [r3, #24]
 80017de:	e000      	b.n	80017e2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80017e0:	bf00      	nop
    }
  }
}
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d101      	bne.n	80017fe <HAL_HCD_Start+0x16>
 80017fa:	2302      	movs	r3, #2
 80017fc:	e013      	b.n	8001826 <HAL_HCD_Start+0x3e>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2201      	movs	r2, #1
 8001802:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2101      	movs	r1, #1
 800180c:	4618      	mov	r0, r3
 800180e:	f003 fb70 	bl	8004ef2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4618      	mov	r0, r3
 8001818:	f003 f9aa 	bl	8004b70 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800183c:	2b01      	cmp	r3, #1
 800183e:	d101      	bne.n	8001844 <HAL_HCD_Stop+0x16>
 8001840:	2302      	movs	r3, #2
 8001842:	e00d      	b.n	8001860 <HAL_HCD_Stop+0x32>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2201      	movs	r2, #1
 8001848:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f004 f82a 	bl	80058aa <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2200      	movs	r2, #0
 800185a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4618      	mov	r0, r3
 8001876:	f003 fb12 	bl	8004e9e <USB_ResetPort>
 800187a:	4603      	mov	r3, r0
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001890:	78fa      	ldrb	r2, [r7, #3]
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	1a9b      	subs	r3, r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	440b      	add	r3, r1
 800189e:	334c      	adds	r3, #76	@ 0x4c
 80018a0:	781b      	ldrb	r3, [r3, #0]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b082      	sub	sp, #8
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f003 fb52 	bl	8004f64 <USB_GetHostSpeed>
 80018c0:	4603      	mov	r3, r0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
 80018d2:	460b      	mov	r3, r1
 80018d4:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80018d6:	78fa      	ldrb	r2, [r7, #3]
 80018d8:	6879      	ldr	r1, [r7, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	011b      	lsls	r3, r3, #4
 80018de:	1a9b      	subs	r3, r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	440b      	add	r3, r1
 80018e4:	331a      	adds	r3, #26
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80018ea:	78fa      	ldrb	r2, [r7, #3]
 80018ec:	6879      	ldr	r1, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	011b      	lsls	r3, r3, #4
 80018f2:	1a9b      	subs	r3, r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	440b      	add	r3, r1
 80018f8:	331b      	adds	r3, #27
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80018fe:	78fa      	ldrb	r2, [r7, #3]
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	3325      	adds	r3, #37	@ 0x25
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001912:	78fa      	ldrb	r2, [r7, #3]
 8001914:	6879      	ldr	r1, [r7, #4]
 8001916:	4613      	mov	r3, r2
 8001918:	011b      	lsls	r3, r3, #4
 800191a:	1a9b      	subs	r3, r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	440b      	add	r3, r1
 8001920:	3324      	adds	r3, #36	@ 0x24
 8001922:	2200      	movs	r2, #0
 8001924:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	460b      	mov	r3, r1
 800193e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	78fa      	ldrb	r2, [r7, #3]
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f003 fa37 	bl	8004dc6 <USB_ReadChInterrupts>
 8001958:	4603      	mov	r3, r0
 800195a:	f003 0304 	and.w	r3, r3, #4
 800195e:	2b04      	cmp	r3, #4
 8001960:	d11a      	bne.n	8001998 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001962:	78fb      	ldrb	r3, [r7, #3]
 8001964:	015a      	lsls	r2, r3, #5
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	4413      	add	r3, r2
 800196a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800196e:	461a      	mov	r2, r3
 8001970:	2304      	movs	r3, #4
 8001972:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	011b      	lsls	r3, r3, #4
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	334d      	adds	r3, #77	@ 0x4d
 8001984:	2207      	movs	r2, #7
 8001986:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	78fa      	ldrb	r2, [r7, #3]
 800198e:	4611      	mov	r1, r2
 8001990:	4618      	mov	r0, r3
 8001992:	f003 fe6a 	bl	800566a <USB_HC_Halt>
 8001996:	e09e      	b.n	8001ad6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	78fa      	ldrb	r2, [r7, #3]
 800199e:	4611      	mov	r1, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f003 fa10 	bl	8004dc6 <USB_ReadChInterrupts>
 80019a6:	4603      	mov	r3, r0
 80019a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019b0:	d11b      	bne.n	80019ea <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80019b2:	78fb      	ldrb	r3, [r7, #3]
 80019b4:	015a      	lsls	r2, r3, #5
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	4413      	add	r3, r2
 80019ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80019be:	461a      	mov	r2, r3
 80019c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80019c6:	78fa      	ldrb	r2, [r7, #3]
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	4613      	mov	r3, r2
 80019cc:	011b      	lsls	r3, r3, #4
 80019ce:	1a9b      	subs	r3, r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	440b      	add	r3, r1
 80019d4:	334d      	adds	r3, #77	@ 0x4d
 80019d6:	2208      	movs	r2, #8
 80019d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	78fa      	ldrb	r2, [r7, #3]
 80019e0:	4611      	mov	r1, r2
 80019e2:	4618      	mov	r0, r3
 80019e4:	f003 fe41 	bl	800566a <USB_HC_Halt>
 80019e8:	e075      	b.n	8001ad6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	78fa      	ldrb	r2, [r7, #3]
 80019f0:	4611      	mov	r1, r2
 80019f2:	4618      	mov	r0, r3
 80019f4:	f003 f9e7 	bl	8004dc6 <USB_ReadChInterrupts>
 80019f8:	4603      	mov	r3, r0
 80019fa:	f003 0308 	and.w	r3, r3, #8
 80019fe:	2b08      	cmp	r3, #8
 8001a00:	d11a      	bne.n	8001a38 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001a02:	78fb      	ldrb	r3, [r7, #3]
 8001a04:	015a      	lsls	r2, r3, #5
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	4413      	add	r3, r2
 8001a0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a0e:	461a      	mov	r2, r3
 8001a10:	2308      	movs	r3, #8
 8001a12:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001a14:	78fa      	ldrb	r2, [r7, #3]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	011b      	lsls	r3, r3, #4
 8001a1c:	1a9b      	subs	r3, r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	334d      	adds	r3, #77	@ 0x4d
 8001a24:	2206      	movs	r2, #6
 8001a26:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	78fa      	ldrb	r2, [r7, #3]
 8001a2e:	4611      	mov	r1, r2
 8001a30:	4618      	mov	r0, r3
 8001a32:	f003 fe1a 	bl	800566a <USB_HC_Halt>
 8001a36:	e04e      	b.n	8001ad6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	78fa      	ldrb	r2, [r7, #3]
 8001a3e:	4611      	mov	r1, r2
 8001a40:	4618      	mov	r0, r3
 8001a42:	f003 f9c0 	bl	8004dc6 <USB_ReadChInterrupts>
 8001a46:	4603      	mov	r3, r0
 8001a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a50:	d11b      	bne.n	8001a8a <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001a52:	78fb      	ldrb	r3, [r7, #3]
 8001a54:	015a      	lsls	r2, r3, #5
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4413      	add	r3, r2
 8001a5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a5e:	461a      	mov	r2, r3
 8001a60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a64:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	1a9b      	subs	r3, r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	440b      	add	r3, r1
 8001a74:	334d      	adds	r3, #77	@ 0x4d
 8001a76:	2209      	movs	r2, #9
 8001a78:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	78fa      	ldrb	r2, [r7, #3]
 8001a80:	4611      	mov	r1, r2
 8001a82:	4618      	mov	r0, r3
 8001a84:	f003 fdf1 	bl	800566a <USB_HC_Halt>
 8001a88:	e025      	b.n	8001ad6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	78fa      	ldrb	r2, [r7, #3]
 8001a90:	4611      	mov	r1, r2
 8001a92:	4618      	mov	r0, r3
 8001a94:	f003 f997 	bl	8004dc6 <USB_ReadChInterrupts>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a9e:	2b80      	cmp	r3, #128	@ 0x80
 8001aa0:	d119      	bne.n	8001ad6 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001aa2:	78fb      	ldrb	r3, [r7, #3]
 8001aa4:	015a      	lsls	r2, r3, #5
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001aae:	461a      	mov	r2, r3
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001ab4:	78fa      	ldrb	r2, [r7, #3]
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	1a9b      	subs	r3, r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	440b      	add	r3, r1
 8001ac2:	334d      	adds	r3, #77	@ 0x4d
 8001ac4:	2207      	movs	r2, #7
 8001ac6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	78fa      	ldrb	r2, [r7, #3]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f003 fdca 	bl	800566a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	78fa      	ldrb	r2, [r7, #3]
 8001adc:	4611      	mov	r1, r2
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f003 f971 	bl	8004dc6 <USB_ReadChInterrupts>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001aea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001aee:	d112      	bne.n	8001b16 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	78fa      	ldrb	r2, [r7, #3]
 8001af6:	4611      	mov	r1, r2
 8001af8:	4618      	mov	r0, r3
 8001afa:	f003 fdb6 	bl	800566a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001afe:	78fb      	ldrb	r3, [r7, #3]
 8001b00:	015a      	lsls	r2, r3, #5
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	4413      	add	r3, r2
 8001b06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b10:	6093      	str	r3, [r2, #8]
 8001b12:	f000 bd75 	b.w	8002600 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	78fa      	ldrb	r2, [r7, #3]
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f003 f951 	bl	8004dc6 <USB_ReadChInterrupts>
 8001b24:	4603      	mov	r3, r0
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	f040 8128 	bne.w	8001d80 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	015a      	lsls	r2, r3, #5
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4413      	add	r3, r2
 8001b38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	2320      	movs	r3, #32
 8001b40:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001b42:	78fa      	ldrb	r2, [r7, #3]
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	4613      	mov	r3, r2
 8001b48:	011b      	lsls	r3, r3, #4
 8001b4a:	1a9b      	subs	r3, r3, r2
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	440b      	add	r3, r1
 8001b50:	331b      	adds	r3, #27
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d119      	bne.n	8001b8c <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001b58:	78fa      	ldrb	r2, [r7, #3]
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	331b      	adds	r3, #27
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	015a      	lsls	r2, r3, #5
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4413      	add	r3, r2
 8001b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	78fa      	ldrb	r2, [r7, #3]
 8001b7c:	0151      	lsls	r1, r2, #5
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	440a      	add	r2, r1
 8001b82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001b86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b8a:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	799b      	ldrb	r3, [r3, #6]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d01b      	beq.n	8001bcc <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001b94:	78fa      	ldrb	r2, [r7, #3]
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	011b      	lsls	r3, r3, #4
 8001b9c:	1a9b      	subs	r3, r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	3330      	adds	r3, #48	@ 0x30
 8001ba4:	6819      	ldr	r1, [r3, #0]
 8001ba6:	78fb      	ldrb	r3, [r7, #3]
 8001ba8:	015a      	lsls	r2, r3, #5
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	4413      	add	r3, r2
 8001bae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001bb2:	691b      	ldr	r3, [r3, #16]
 8001bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb8:	78fa      	ldrb	r2, [r7, #3]
 8001bba:	1ac9      	subs	r1, r1, r3
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	011b      	lsls	r3, r3, #4
 8001bc2:	1a9b      	subs	r3, r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	4403      	add	r3, r0
 8001bc8:	3338      	adds	r3, #56	@ 0x38
 8001bca:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001bcc:	78fa      	ldrb	r2, [r7, #3]
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	011b      	lsls	r3, r3, #4
 8001bd4:	1a9b      	subs	r3, r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	334d      	adds	r3, #77	@ 0x4d
 8001bdc:	2201      	movs	r2, #1
 8001bde:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001be0:	78fa      	ldrb	r2, [r7, #3]
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	011b      	lsls	r3, r3, #4
 8001be8:	1a9b      	subs	r3, r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	440b      	add	r3, r1
 8001bee:	3344      	adds	r3, #68	@ 0x44
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001bf4:	78fb      	ldrb	r3, [r7, #3]
 8001bf6:	015a      	lsls	r2, r3, #5
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c00:	461a      	mov	r2, r3
 8001c02:	2301      	movs	r3, #1
 8001c04:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c06:	78fa      	ldrb	r2, [r7, #3]
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	440b      	add	r3, r1
 8001c14:	3326      	adds	r3, #38	@ 0x26
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00a      	beq.n	8001c32 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001c1c:	78fa      	ldrb	r2, [r7, #3]
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	4613      	mov	r3, r2
 8001c22:	011b      	lsls	r3, r3, #4
 8001c24:	1a9b      	subs	r3, r3, r2
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	440b      	add	r3, r1
 8001c2a:	3326      	adds	r3, #38	@ 0x26
 8001c2c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d110      	bne.n	8001c54 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	78fa      	ldrb	r2, [r7, #3]
 8001c38:	4611      	mov	r1, r2
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f003 fd15 	bl	800566a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001c40:	78fb      	ldrb	r3, [r7, #3]
 8001c42:	015a      	lsls	r2, r3, #5
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	4413      	add	r3, r2
 8001c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	2310      	movs	r3, #16
 8001c50:	6093      	str	r3, [r2, #8]
 8001c52:	e03d      	b.n	8001cd0 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001c54:	78fa      	ldrb	r2, [r7, #3]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	011b      	lsls	r3, r3, #4
 8001c5c:	1a9b      	subs	r3, r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	3326      	adds	r3, #38	@ 0x26
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	d00a      	beq.n	8001c80 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001c6a:	78fa      	ldrb	r2, [r7, #3]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	011b      	lsls	r3, r3, #4
 8001c72:	1a9b      	subs	r3, r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	440b      	add	r3, r1
 8001c78:	3326      	adds	r3, #38	@ 0x26
 8001c7a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d127      	bne.n	8001cd0 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001c80:	78fb      	ldrb	r3, [r7, #3]
 8001c82:	015a      	lsls	r2, r3, #5
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	4413      	add	r3, r2
 8001c88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	78fa      	ldrb	r2, [r7, #3]
 8001c90:	0151      	lsls	r1, r2, #5
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	440a      	add	r2, r1
 8001c96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001c9a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001c9e:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	6879      	ldr	r1, [r7, #4]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	011b      	lsls	r3, r3, #4
 8001ca8:	1a9b      	subs	r3, r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	440b      	add	r3, r1
 8001cae:	334c      	adds	r3, #76	@ 0x4c
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001cb4:	78fa      	ldrb	r2, [r7, #3]
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	1a9b      	subs	r3, r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	334c      	adds	r3, #76	@ 0x4c
 8001cc4:	781a      	ldrb	r2, [r3, #0]
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	4619      	mov	r1, r3
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f005 fa4c 	bl	8007168 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	799b      	ldrb	r3, [r3, #6]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d13b      	bne.n	8001d50 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001cd8:	78fa      	ldrb	r2, [r7, #3]
 8001cda:	6879      	ldr	r1, [r7, #4]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	011b      	lsls	r3, r3, #4
 8001ce0:	1a9b      	subs	r3, r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	440b      	add	r3, r1
 8001ce6:	3338      	adds	r3, #56	@ 0x38
 8001ce8:	6819      	ldr	r1, [r3, #0]
 8001cea:	78fa      	ldrb	r2, [r7, #3]
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	011b      	lsls	r3, r3, #4
 8001cf2:	1a9b      	subs	r3, r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4403      	add	r3, r0
 8001cf8:	3328      	adds	r3, #40	@ 0x28
 8001cfa:	881b      	ldrh	r3, [r3, #0]
 8001cfc:	440b      	add	r3, r1
 8001cfe:	1e59      	subs	r1, r3, #1
 8001d00:	78fa      	ldrb	r2, [r7, #3]
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	4613      	mov	r3, r2
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	1a9b      	subs	r3, r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	4403      	add	r3, r0
 8001d0e:	3328      	adds	r3, #40	@ 0x28
 8001d10:	881b      	ldrh	r3, [r3, #0]
 8001d12:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f000 8470 	beq.w	8002600 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8001d20:	78fa      	ldrb	r2, [r7, #3]
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	4613      	mov	r3, r2
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	333c      	adds	r3, #60	@ 0x3c
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	78fa      	ldrb	r2, [r7, #3]
 8001d34:	f083 0301 	eor.w	r3, r3, #1
 8001d38:	b2d8      	uxtb	r0, r3
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	011b      	lsls	r3, r3, #4
 8001d40:	1a9b      	subs	r3, r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	440b      	add	r3, r1
 8001d46:	333c      	adds	r3, #60	@ 0x3c
 8001d48:	4602      	mov	r2, r0
 8001d4a:	701a      	strb	r2, [r3, #0]
 8001d4c:	f000 bc58 	b.w	8002600 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8001d50:	78fa      	ldrb	r2, [r7, #3]
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	4613      	mov	r3, r2
 8001d56:	011b      	lsls	r3, r3, #4
 8001d58:	1a9b      	subs	r3, r3, r2
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	333c      	adds	r3, #60	@ 0x3c
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	78fa      	ldrb	r2, [r7, #3]
 8001d64:	f083 0301 	eor.w	r3, r3, #1
 8001d68:	b2d8      	uxtb	r0, r3
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	1a9b      	subs	r3, r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	333c      	adds	r3, #60	@ 0x3c
 8001d78:	4602      	mov	r2, r0
 8001d7a:	701a      	strb	r2, [r3, #0]
 8001d7c:	f000 bc40 	b.w	8002600 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	78fa      	ldrb	r2, [r7, #3]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f003 f81c 	bl	8004dc6 <USB_ReadChInterrupts>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	f003 0320 	and.w	r3, r3, #32
 8001d94:	2b20      	cmp	r3, #32
 8001d96:	d131      	bne.n	8001dfc <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001d98:	78fb      	ldrb	r3, [r7, #3]
 8001d9a:	015a      	lsls	r2, r3, #5
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	4413      	add	r3, r2
 8001da0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001da4:	461a      	mov	r2, r3
 8001da6:	2320      	movs	r3, #32
 8001da8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8001daa:	78fa      	ldrb	r2, [r7, #3]
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	1a9b      	subs	r3, r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	440b      	add	r3, r1
 8001db8:	331a      	adds	r3, #26
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	f040 841f 	bne.w	8002600 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8001dc2:	78fa      	ldrb	r2, [r7, #3]
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	011b      	lsls	r3, r3, #4
 8001dca:	1a9b      	subs	r3, r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	331b      	adds	r3, #27
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8001dd6:	78fa      	ldrb	r2, [r7, #3]
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	011b      	lsls	r3, r3, #4
 8001dde:	1a9b      	subs	r3, r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	440b      	add	r3, r1
 8001de4:	334d      	adds	r3, #77	@ 0x4d
 8001de6:	2203      	movs	r2, #3
 8001de8:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	78fa      	ldrb	r2, [r7, #3]
 8001df0:	4611      	mov	r1, r2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f003 fc39 	bl	800566a <USB_HC_Halt>
 8001df8:	f000 bc02 	b.w	8002600 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	78fa      	ldrb	r2, [r7, #3]
 8001e02:	4611      	mov	r1, r2
 8001e04:	4618      	mov	r0, r3
 8001e06:	f002 ffde 	bl	8004dc6 <USB_ReadChInterrupts>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	f040 8305 	bne.w	8002420 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001e16:	78fb      	ldrb	r3, [r7, #3]
 8001e18:	015a      	lsls	r2, r3, #5
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e22:	461a      	mov	r2, r3
 8001e24:	2302      	movs	r3, #2
 8001e26:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001e28:	78fa      	ldrb	r2, [r7, #3]
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	1a9b      	subs	r3, r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	440b      	add	r3, r1
 8001e36:	334d      	adds	r3, #77	@ 0x4d
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d114      	bne.n	8001e68 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001e3e:	78fa      	ldrb	r2, [r7, #3]
 8001e40:	6879      	ldr	r1, [r7, #4]
 8001e42:	4613      	mov	r3, r2
 8001e44:	011b      	lsls	r3, r3, #4
 8001e46:	1a9b      	subs	r3, r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	440b      	add	r3, r1
 8001e4c:	334d      	adds	r3, #77	@ 0x4d
 8001e4e:	2202      	movs	r2, #2
 8001e50:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001e52:	78fa      	ldrb	r2, [r7, #3]
 8001e54:	6879      	ldr	r1, [r7, #4]
 8001e56:	4613      	mov	r3, r2
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	1a9b      	subs	r3, r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	440b      	add	r3, r1
 8001e60:	334c      	adds	r3, #76	@ 0x4c
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
 8001e66:	e2cc      	b.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001e68:	78fa      	ldrb	r2, [r7, #3]
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	011b      	lsls	r3, r3, #4
 8001e70:	1a9b      	subs	r3, r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	440b      	add	r3, r1
 8001e76:	334d      	adds	r3, #77	@ 0x4d
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	2b06      	cmp	r3, #6
 8001e7c:	d114      	bne.n	8001ea8 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001e7e:	78fa      	ldrb	r2, [r7, #3]
 8001e80:	6879      	ldr	r1, [r7, #4]
 8001e82:	4613      	mov	r3, r2
 8001e84:	011b      	lsls	r3, r3, #4
 8001e86:	1a9b      	subs	r3, r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	440b      	add	r3, r1
 8001e8c:	334d      	adds	r3, #77	@ 0x4d
 8001e8e:	2202      	movs	r2, #2
 8001e90:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001e92:	78fa      	ldrb	r2, [r7, #3]
 8001e94:	6879      	ldr	r1, [r7, #4]
 8001e96:	4613      	mov	r3, r2
 8001e98:	011b      	lsls	r3, r3, #4
 8001e9a:	1a9b      	subs	r3, r3, r2
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	440b      	add	r3, r1
 8001ea0:	334c      	adds	r3, #76	@ 0x4c
 8001ea2:	2205      	movs	r2, #5
 8001ea4:	701a      	strb	r2, [r3, #0]
 8001ea6:	e2ac      	b.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001ea8:	78fa      	ldrb	r2, [r7, #3]
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4613      	mov	r3, r2
 8001eae:	011b      	lsls	r3, r3, #4
 8001eb0:	1a9b      	subs	r3, r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	334d      	adds	r3, #77	@ 0x4d
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b07      	cmp	r3, #7
 8001ebc:	d00b      	beq.n	8001ed6 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001ebe:	78fa      	ldrb	r2, [r7, #3]
 8001ec0:	6879      	ldr	r1, [r7, #4]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	011b      	lsls	r3, r3, #4
 8001ec6:	1a9b      	subs	r3, r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	440b      	add	r3, r1
 8001ecc:	334d      	adds	r3, #77	@ 0x4d
 8001ece:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001ed0:	2b09      	cmp	r3, #9
 8001ed2:	f040 80a6 	bne.w	8002022 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001ed6:	78fa      	ldrb	r2, [r7, #3]
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	4613      	mov	r3, r2
 8001edc:	011b      	lsls	r3, r3, #4
 8001ede:	1a9b      	subs	r3, r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	440b      	add	r3, r1
 8001ee4:	334d      	adds	r3, #77	@ 0x4d
 8001ee6:	2202      	movs	r2, #2
 8001ee8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001eea:	78fa      	ldrb	r2, [r7, #3]
 8001eec:	6879      	ldr	r1, [r7, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	1a9b      	subs	r3, r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	3344      	adds	r3, #68	@ 0x44
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	1c59      	adds	r1, r3, #1
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	1a9b      	subs	r3, r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4403      	add	r3, r0
 8001f0a:	3344      	adds	r3, #68	@ 0x44
 8001f0c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001f0e:	78fa      	ldrb	r2, [r7, #3]
 8001f10:	6879      	ldr	r1, [r7, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	1a9b      	subs	r3, r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3344      	adds	r3, #68	@ 0x44
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d943      	bls.n	8001fac <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8001f24:	78fa      	ldrb	r2, [r7, #3]
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	011b      	lsls	r3, r3, #4
 8001f2c:	1a9b      	subs	r3, r3, r2
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	440b      	add	r3, r1
 8001f32:	3344      	adds	r3, #68	@ 0x44
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8001f38:	78fa      	ldrb	r2, [r7, #3]
 8001f3a:	6879      	ldr	r1, [r7, #4]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	1a9b      	subs	r3, r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	331a      	adds	r3, #26
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d123      	bne.n	8001f96 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8001f4e:	78fa      	ldrb	r2, [r7, #3]
 8001f50:	6879      	ldr	r1, [r7, #4]
 8001f52:	4613      	mov	r3, r2
 8001f54:	011b      	lsls	r3, r3, #4
 8001f56:	1a9b      	subs	r3, r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	440b      	add	r3, r1
 8001f5c:	331b      	adds	r3, #27
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8001f62:	78fa      	ldrb	r2, [r7, #3]
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	4613      	mov	r3, r2
 8001f68:	011b      	lsls	r3, r3, #4
 8001f6a:	1a9b      	subs	r3, r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	440b      	add	r3, r1
 8001f70:	331c      	adds	r3, #28
 8001f72:	2200      	movs	r2, #0
 8001f74:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001f76:	78fb      	ldrb	r3, [r7, #3]
 8001f78:	015a      	lsls	r2, r3, #5
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	78fa      	ldrb	r2, [r7, #3]
 8001f86:	0151      	lsls	r1, r2, #5
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	440a      	add	r2, r1
 8001f8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f94:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8001f96:	78fa      	ldrb	r2, [r7, #3]
 8001f98:	6879      	ldr	r1, [r7, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	011b      	lsls	r3, r3, #4
 8001f9e:	1a9b      	subs	r3, r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	334c      	adds	r3, #76	@ 0x4c
 8001fa6:	2204      	movs	r2, #4
 8001fa8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001faa:	e229      	b.n	8002400 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001fac:	78fa      	ldrb	r2, [r7, #3]
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	1a9b      	subs	r3, r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	334c      	adds	r3, #76	@ 0x4c
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001fc0:	78fa      	ldrb	r2, [r7, #3]
 8001fc2:	6879      	ldr	r1, [r7, #4]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	011b      	lsls	r3, r3, #4
 8001fc8:	1a9b      	subs	r3, r3, r2
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	440b      	add	r3, r1
 8001fce:	3326      	adds	r3, #38	@ 0x26
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d00b      	beq.n	8001fee <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001fd6:	78fa      	ldrb	r2, [r7, #3]
 8001fd8:	6879      	ldr	r1, [r7, #4]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	011b      	lsls	r3, r3, #4
 8001fde:	1a9b      	subs	r3, r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	440b      	add	r3, r1
 8001fe4:	3326      	adds	r3, #38	@ 0x26
 8001fe6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	f040 8209 	bne.w	8002400 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001fee:	78fb      	ldrb	r3, [r7, #3]
 8001ff0:	015a      	lsls	r2, r3, #5
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002004:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800200c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800200e:	78fb      	ldrb	r3, [r7, #3]
 8002010:	015a      	lsls	r2, r3, #5
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	4413      	add	r3, r2
 8002016:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800201a:	461a      	mov	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002020:	e1ee      	b.n	8002400 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002022:	78fa      	ldrb	r2, [r7, #3]
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	011b      	lsls	r3, r3, #4
 800202a:	1a9b      	subs	r3, r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	334d      	adds	r3, #77	@ 0x4d
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b05      	cmp	r3, #5
 8002036:	f040 80c8 	bne.w	80021ca <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800203a:	78fa      	ldrb	r2, [r7, #3]
 800203c:	6879      	ldr	r1, [r7, #4]
 800203e:	4613      	mov	r3, r2
 8002040:	011b      	lsls	r3, r3, #4
 8002042:	1a9b      	subs	r3, r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	440b      	add	r3, r1
 8002048:	334d      	adds	r3, #77	@ 0x4d
 800204a:	2202      	movs	r2, #2
 800204c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800204e:	78fa      	ldrb	r2, [r7, #3]
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	1a9b      	subs	r3, r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	440b      	add	r3, r1
 800205c:	331b      	adds	r3, #27
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b01      	cmp	r3, #1
 8002062:	f040 81ce 	bne.w	8002402 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002066:	78fa      	ldrb	r2, [r7, #3]
 8002068:	6879      	ldr	r1, [r7, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	1a9b      	subs	r3, r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	440b      	add	r3, r1
 8002074:	3326      	adds	r3, #38	@ 0x26
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b03      	cmp	r3, #3
 800207a:	d16b      	bne.n	8002154 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800207c:	78fa      	ldrb	r2, [r7, #3]
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4613      	mov	r3, r2
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	3348      	adds	r3, #72	@ 0x48
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	1c59      	adds	r1, r3, #1
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	4613      	mov	r3, r2
 8002094:	011b      	lsls	r3, r3, #4
 8002096:	1a9b      	subs	r3, r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4403      	add	r3, r0
 800209c:	3348      	adds	r3, #72	@ 0x48
 800209e:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80020a0:	78fa      	ldrb	r2, [r7, #3]
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	4613      	mov	r3, r2
 80020a6:	011b      	lsls	r3, r3, #4
 80020a8:	1a9b      	subs	r3, r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	3348      	adds	r3, #72	@ 0x48
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d943      	bls.n	800213e <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80020b6:	78fa      	ldrb	r2, [r7, #3]
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	4613      	mov	r3, r2
 80020bc:	011b      	lsls	r3, r3, #4
 80020be:	1a9b      	subs	r3, r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	440b      	add	r3, r1
 80020c4:	3348      	adds	r3, #72	@ 0x48
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80020ca:	78fa      	ldrb	r2, [r7, #3]
 80020cc:	6879      	ldr	r1, [r7, #4]
 80020ce:	4613      	mov	r3, r2
 80020d0:	011b      	lsls	r3, r3, #4
 80020d2:	1a9b      	subs	r3, r3, r2
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	440b      	add	r3, r1
 80020d8:	331b      	adds	r3, #27
 80020da:	2200      	movs	r2, #0
 80020dc:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80020de:	78fa      	ldrb	r2, [r7, #3]
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	4613      	mov	r3, r2
 80020e4:	011b      	lsls	r3, r3, #4
 80020e6:	1a9b      	subs	r3, r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	440b      	add	r3, r1
 80020ec:	3344      	adds	r3, #68	@ 0x44
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d809      	bhi.n	8002108 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80020f4:	78fa      	ldrb	r2, [r7, #3]
 80020f6:	6879      	ldr	r1, [r7, #4]
 80020f8:	4613      	mov	r3, r2
 80020fa:	011b      	lsls	r3, r3, #4
 80020fc:	1a9b      	subs	r3, r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	440b      	add	r3, r1
 8002102:	331c      	adds	r3, #28
 8002104:	2201      	movs	r2, #1
 8002106:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	015a      	lsls	r2, r3, #5
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	4413      	add	r3, r2
 8002110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	78fa      	ldrb	r2, [r7, #3]
 8002118:	0151      	lsls	r1, r2, #5
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	440a      	add	r2, r1
 800211e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002126:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	4613      	mov	r3, r2
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	1a9b      	subs	r3, r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	334c      	adds	r3, #76	@ 0x4c
 8002138:	2204      	movs	r2, #4
 800213a:	701a      	strb	r2, [r3, #0]
 800213c:	e014      	b.n	8002168 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800213e:	78fa      	ldrb	r2, [r7, #3]
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	1a9b      	subs	r3, r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	440b      	add	r3, r1
 800214c:	334c      	adds	r3, #76	@ 0x4c
 800214e:	2202      	movs	r2, #2
 8002150:	701a      	strb	r2, [r3, #0]
 8002152:	e009      	b.n	8002168 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002154:	78fa      	ldrb	r2, [r7, #3]
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	1a9b      	subs	r3, r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	440b      	add	r3, r1
 8002162:	334c      	adds	r3, #76	@ 0x4c
 8002164:	2202      	movs	r2, #2
 8002166:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002168:	78fa      	ldrb	r2, [r7, #3]
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	011b      	lsls	r3, r3, #4
 8002170:	1a9b      	subs	r3, r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	3326      	adds	r3, #38	@ 0x26
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00b      	beq.n	8002196 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800217e:	78fa      	ldrb	r2, [r7, #3]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	011b      	lsls	r3, r3, #4
 8002186:	1a9b      	subs	r3, r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	440b      	add	r3, r1
 800218c:	3326      	adds	r3, #38	@ 0x26
 800218e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002190:	2b02      	cmp	r3, #2
 8002192:	f040 8136 	bne.w	8002402 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002196:	78fb      	ldrb	r3, [r7, #3]
 8002198:	015a      	lsls	r2, r3, #5
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4413      	add	r3, r2
 800219e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80021ac:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80021b4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80021b6:	78fb      	ldrb	r3, [r7, #3]
 80021b8:	015a      	lsls	r2, r3, #5
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	4413      	add	r3, r2
 80021be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021c2:	461a      	mov	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	e11b      	b.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80021ca:	78fa      	ldrb	r2, [r7, #3]
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	4613      	mov	r3, r2
 80021d0:	011b      	lsls	r3, r3, #4
 80021d2:	1a9b      	subs	r3, r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	440b      	add	r3, r1
 80021d8:	334d      	adds	r3, #77	@ 0x4d
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b03      	cmp	r3, #3
 80021de:	f040 8081 	bne.w	80022e4 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021e2:	78fa      	ldrb	r2, [r7, #3]
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	011b      	lsls	r3, r3, #4
 80021ea:	1a9b      	subs	r3, r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	440b      	add	r3, r1
 80021f0:	334d      	adds	r3, #77	@ 0x4d
 80021f2:	2202      	movs	r2, #2
 80021f4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	331b      	adds	r3, #27
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b01      	cmp	r3, #1
 800220a:	f040 80fa 	bne.w	8002402 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800220e:	78fa      	ldrb	r2, [r7, #3]
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	011b      	lsls	r3, r3, #4
 8002216:	1a9b      	subs	r3, r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	440b      	add	r3, r1
 800221c:	334c      	adds	r3, #76	@ 0x4c
 800221e:	2202      	movs	r2, #2
 8002220:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002222:	78fb      	ldrb	r3, [r7, #3]
 8002224:	015a      	lsls	r2, r3, #5
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	4413      	add	r3, r2
 800222a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	78fa      	ldrb	r2, [r7, #3]
 8002232:	0151      	lsls	r1, r2, #5
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	440a      	add	r2, r1
 8002238:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800223c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002240:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002242:	78fb      	ldrb	r3, [r7, #3]
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4413      	add	r3, r2
 800224a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	78fa      	ldrb	r2, [r7, #3]
 8002252:	0151      	lsls	r1, r2, #5
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	440a      	add	r2, r1
 8002258:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800225c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002260:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002262:	78fb      	ldrb	r3, [r7, #3]
 8002264:	015a      	lsls	r2, r3, #5
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	4413      	add	r3, r2
 800226a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	78fa      	ldrb	r2, [r7, #3]
 8002272:	0151      	lsls	r1, r2, #5
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	440a      	add	r2, r1
 8002278:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800227c:	f023 0320 	bic.w	r3, r3, #32
 8002280:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002282:	78fa      	ldrb	r2, [r7, #3]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	1a9b      	subs	r3, r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	440b      	add	r3, r1
 8002290:	3326      	adds	r3, #38	@ 0x26
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00b      	beq.n	80022b0 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002298:	78fa      	ldrb	r2, [r7, #3]
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	1a9b      	subs	r3, r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	3326      	adds	r3, #38	@ 0x26
 80022a8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	f040 80a9 	bne.w	8002402 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80022b0:	78fb      	ldrb	r3, [r7, #3]
 80022b2:	015a      	lsls	r2, r3, #5
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	4413      	add	r3, r2
 80022b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80022c6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80022ce:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80022d0:	78fb      	ldrb	r3, [r7, #3]
 80022d2:	015a      	lsls	r2, r3, #5
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	4413      	add	r3, r2
 80022d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022dc:	461a      	mov	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6013      	str	r3, [r2, #0]
 80022e2:	e08e      	b.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80022e4:	78fa      	ldrb	r2, [r7, #3]
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	011b      	lsls	r3, r3, #4
 80022ec:	1a9b      	subs	r3, r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	334d      	adds	r3, #77	@ 0x4d
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d143      	bne.n	8002382 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022fa:	78fa      	ldrb	r2, [r7, #3]
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	1a9b      	subs	r3, r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	440b      	add	r3, r1
 8002308:	334d      	adds	r3, #77	@ 0x4d
 800230a:	2202      	movs	r2, #2
 800230c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	334c      	adds	r3, #76	@ 0x4c
 800231e:	2202      	movs	r2, #2
 8002320:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002322:	78fa      	ldrb	r2, [r7, #3]
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	3326      	adds	r3, #38	@ 0x26
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d00a      	beq.n	800234e <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	3326      	adds	r3, #38	@ 0x26
 8002348:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800234a:	2b02      	cmp	r3, #2
 800234c:	d159      	bne.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800234e:	78fb      	ldrb	r3, [r7, #3]
 8002350:	015a      	lsls	r2, r3, #5
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	4413      	add	r3, r2
 8002356:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002364:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800236c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800236e:	78fb      	ldrb	r3, [r7, #3]
 8002370:	015a      	lsls	r2, r3, #5
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4413      	add	r3, r2
 8002376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800237a:	461a      	mov	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6013      	str	r3, [r2, #0]
 8002380:	e03f      	b.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002382:	78fa      	ldrb	r2, [r7, #3]
 8002384:	6879      	ldr	r1, [r7, #4]
 8002386:	4613      	mov	r3, r2
 8002388:	011b      	lsls	r3, r3, #4
 800238a:	1a9b      	subs	r3, r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	440b      	add	r3, r1
 8002390:	334d      	adds	r3, #77	@ 0x4d
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b08      	cmp	r3, #8
 8002396:	d126      	bne.n	80023e6 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	334d      	adds	r3, #77	@ 0x4d
 80023a8:	2202      	movs	r2, #2
 80023aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80023ac:	78fa      	ldrb	r2, [r7, #3]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	1a9b      	subs	r3, r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	3344      	adds	r3, #68	@ 0x44
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	1c59      	adds	r1, r3, #1
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	011b      	lsls	r3, r3, #4
 80023c6:	1a9b      	subs	r3, r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4403      	add	r3, r0
 80023cc:	3344      	adds	r3, #68	@ 0x44
 80023ce:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	334c      	adds	r3, #76	@ 0x4c
 80023e0:	2204      	movs	r2, #4
 80023e2:	701a      	strb	r2, [r3, #0]
 80023e4:	e00d      	b.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	334d      	adds	r3, #77	@ 0x4d
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	f000 8100 	beq.w	80025fe <HCD_HC_IN_IRQHandler+0xcca>
 80023fe:	e000      	b.n	8002402 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002400:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002402:	78fa      	ldrb	r2, [r7, #3]
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	1a9b      	subs	r3, r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	334c      	adds	r3, #76	@ 0x4c
 8002412:	781a      	ldrb	r2, [r3, #0]
 8002414:	78fb      	ldrb	r3, [r7, #3]
 8002416:	4619      	mov	r1, r3
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f004 fea5 	bl	8007168 <HAL_HCD_HC_NotifyURBChange_Callback>
 800241e:	e0ef      	b.n	8002600 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	4611      	mov	r1, r2
 8002428:	4618      	mov	r0, r3
 800242a:	f002 fccc 	bl	8004dc6 <USB_ReadChInterrupts>
 800242e:	4603      	mov	r3, r0
 8002430:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002434:	2b40      	cmp	r3, #64	@ 0x40
 8002436:	d12f      	bne.n	8002498 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	015a      	lsls	r2, r3, #5
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4413      	add	r3, r2
 8002440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002444:	461a      	mov	r2, r3
 8002446:	2340      	movs	r3, #64	@ 0x40
 8002448:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800244a:	78fa      	ldrb	r2, [r7, #3]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	011b      	lsls	r3, r3, #4
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	334d      	adds	r3, #77	@ 0x4d
 800245a:	2205      	movs	r2, #5
 800245c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800245e:	78fa      	ldrb	r2, [r7, #3]
 8002460:	6879      	ldr	r1, [r7, #4]
 8002462:	4613      	mov	r3, r2
 8002464:	011b      	lsls	r3, r3, #4
 8002466:	1a9b      	subs	r3, r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	440b      	add	r3, r1
 800246c:	331a      	adds	r3, #26
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d109      	bne.n	8002488 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002474:	78fa      	ldrb	r2, [r7, #3]
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	011b      	lsls	r3, r3, #4
 800247c:	1a9b      	subs	r3, r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	3344      	adds	r3, #68	@ 0x44
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f003 f8ea 	bl	800566a <USB_HC_Halt>
 8002496:	e0b3      	b.n	8002600 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f002 fc90 	bl	8004dc6 <USB_ReadChInterrupts>
 80024a6:	4603      	mov	r3, r0
 80024a8:	f003 0310 	and.w	r3, r3, #16
 80024ac:	2b10      	cmp	r3, #16
 80024ae:	f040 80a7 	bne.w	8002600 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80024b2:	78fa      	ldrb	r2, [r7, #3]
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	4613      	mov	r3, r2
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	1a9b      	subs	r3, r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	440b      	add	r3, r1
 80024c0:	3326      	adds	r3, #38	@ 0x26
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b03      	cmp	r3, #3
 80024c6:	d11b      	bne.n	8002500 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80024c8:	78fa      	ldrb	r2, [r7, #3]
 80024ca:	6879      	ldr	r1, [r7, #4]
 80024cc:	4613      	mov	r3, r2
 80024ce:	011b      	lsls	r3, r3, #4
 80024d0:	1a9b      	subs	r3, r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	440b      	add	r3, r1
 80024d6:	3344      	adds	r3, #68	@ 0x44
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80024dc:	78fa      	ldrb	r2, [r7, #3]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	1a9b      	subs	r3, r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	334d      	adds	r3, #77	@ 0x4d
 80024ec:	2204      	movs	r2, #4
 80024ee:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	78fa      	ldrb	r2, [r7, #3]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f003 f8b6 	bl	800566a <USB_HC_Halt>
 80024fe:	e03f      	b.n	8002580 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002500:	78fa      	ldrb	r2, [r7, #3]
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	4613      	mov	r3, r2
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	3326      	adds	r3, #38	@ 0x26
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00a      	beq.n	800252c <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002516:	78fa      	ldrb	r2, [r7, #3]
 8002518:	6879      	ldr	r1, [r7, #4]
 800251a:	4613      	mov	r3, r2
 800251c:	011b      	lsls	r3, r3, #4
 800251e:	1a9b      	subs	r3, r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	440b      	add	r3, r1
 8002524:	3326      	adds	r3, #38	@ 0x26
 8002526:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002528:	2b02      	cmp	r3, #2
 800252a:	d129      	bne.n	8002580 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800252c:	78fa      	ldrb	r2, [r7, #3]
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	1a9b      	subs	r3, r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	3344      	adds	r3, #68	@ 0x44
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	799b      	ldrb	r3, [r3, #6]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00a      	beq.n	800255e <HCD_HC_IN_IRQHandler+0xc2a>
 8002548:	78fa      	ldrb	r2, [r7, #3]
 800254a:	6879      	ldr	r1, [r7, #4]
 800254c:	4613      	mov	r3, r2
 800254e:	011b      	lsls	r3, r3, #4
 8002550:	1a9b      	subs	r3, r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	440b      	add	r3, r1
 8002556:	331b      	adds	r3, #27
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d110      	bne.n	8002580 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800255e:	78fa      	ldrb	r2, [r7, #3]
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	1a9b      	subs	r3, r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	334d      	adds	r3, #77	@ 0x4d
 800256e:	2204      	movs	r2, #4
 8002570:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	78fa      	ldrb	r2, [r7, #3]
 8002578:	4611      	mov	r1, r2
 800257a:	4618      	mov	r0, r3
 800257c:	f003 f875 	bl	800566a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002580:	78fa      	ldrb	r2, [r7, #3]
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	1a9b      	subs	r3, r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	440b      	add	r3, r1
 800258e:	331b      	adds	r3, #27
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d129      	bne.n	80025ea <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002596:	78fa      	ldrb	r2, [r7, #3]
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	440b      	add	r3, r1
 80025a4:	331b      	adds	r3, #27
 80025a6:	2200      	movs	r2, #0
 80025a8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80025aa:	78fb      	ldrb	r3, [r7, #3]
 80025ac:	015a      	lsls	r2, r3, #5
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	4413      	add	r3, r2
 80025b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	0151      	lsls	r1, r2, #5
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	440a      	add	r2, r1
 80025c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c8:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80025ca:	78fb      	ldrb	r3, [r7, #3]
 80025cc:	015a      	lsls	r2, r3, #5
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	4413      	add	r3, r2
 80025d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	78fa      	ldrb	r2, [r7, #3]
 80025da:	0151      	lsls	r1, r2, #5
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	440a      	add	r2, r1
 80025e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025e4:	f043 0320 	orr.w	r3, r3, #32
 80025e8:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80025ea:	78fb      	ldrb	r3, [r7, #3]
 80025ec:	015a      	lsls	r2, r3, #5
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4413      	add	r3, r2
 80025f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025f6:	461a      	mov	r2, r3
 80025f8:	2310      	movs	r3, #16
 80025fa:	6093      	str	r3, [r2, #8]
 80025fc:	e000      	b.n	8002600 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80025fe:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b086      	sub	sp, #24
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	460b      	mov	r3, r1
 8002610:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	78fa      	ldrb	r2, [r7, #3]
 8002622:	4611      	mov	r1, r2
 8002624:	4618      	mov	r0, r3
 8002626:	f002 fbce 	bl	8004dc6 <USB_ReadChInterrupts>
 800262a:	4603      	mov	r3, r0
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	2b04      	cmp	r3, #4
 8002632:	d11b      	bne.n	800266c <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	015a      	lsls	r2, r3, #5
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	4413      	add	r3, r2
 800263c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002640:	461a      	mov	r2, r3
 8002642:	2304      	movs	r3, #4
 8002644:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002646:	78fa      	ldrb	r2, [r7, #3]
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	1a9b      	subs	r3, r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	334d      	adds	r3, #77	@ 0x4d
 8002656:	2207      	movs	r2, #7
 8002658:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	78fa      	ldrb	r2, [r7, #3]
 8002660:	4611      	mov	r1, r2
 8002662:	4618      	mov	r0, r3
 8002664:	f003 f801 	bl	800566a <USB_HC_Halt>
 8002668:	f000 bc89 	b.w	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	78fa      	ldrb	r2, [r7, #3]
 8002672:	4611      	mov	r1, r2
 8002674:	4618      	mov	r0, r3
 8002676:	f002 fba6 	bl	8004dc6 <USB_ReadChInterrupts>
 800267a:	4603      	mov	r3, r0
 800267c:	f003 0320 	and.w	r3, r3, #32
 8002680:	2b20      	cmp	r3, #32
 8002682:	f040 8082 	bne.w	800278a <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002686:	78fb      	ldrb	r3, [r7, #3]
 8002688:	015a      	lsls	r2, r3, #5
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	4413      	add	r3, r2
 800268e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002692:	461a      	mov	r2, r3
 8002694:	2320      	movs	r3, #32
 8002696:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002698:	78fa      	ldrb	r2, [r7, #3]
 800269a:	6879      	ldr	r1, [r7, #4]
 800269c:	4613      	mov	r3, r2
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	1a9b      	subs	r3, r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	440b      	add	r3, r1
 80026a6:	3319      	adds	r3, #25
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d124      	bne.n	80026f8 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80026ae:	78fa      	ldrb	r2, [r7, #3]
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	4613      	mov	r3, r2
 80026b4:	011b      	lsls	r3, r3, #4
 80026b6:	1a9b      	subs	r3, r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	440b      	add	r3, r1
 80026bc:	3319      	adds	r3, #25
 80026be:	2200      	movs	r2, #0
 80026c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026c2:	78fa      	ldrb	r2, [r7, #3]
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	4613      	mov	r3, r2
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	1a9b      	subs	r3, r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	440b      	add	r3, r1
 80026d0:	334c      	adds	r3, #76	@ 0x4c
 80026d2:	2202      	movs	r2, #2
 80026d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80026d6:	78fa      	ldrb	r2, [r7, #3]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	334d      	adds	r3, #77	@ 0x4d
 80026e6:	2203      	movs	r2, #3
 80026e8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	78fa      	ldrb	r2, [r7, #3]
 80026f0:	4611      	mov	r1, r2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f002 ffb9 	bl	800566a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80026f8:	78fa      	ldrb	r2, [r7, #3]
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	1a9b      	subs	r3, r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	331a      	adds	r3, #26
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b01      	cmp	r3, #1
 800270c:	f040 8437 	bne.w	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
 8002710:	78fa      	ldrb	r2, [r7, #3]
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	1a9b      	subs	r3, r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	331b      	adds	r3, #27
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	f040 842b 	bne.w	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002728:	78fa      	ldrb	r2, [r7, #3]
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	1a9b      	subs	r3, r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	3326      	adds	r3, #38	@ 0x26
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d009      	beq.n	8002752 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800273e:	78fa      	ldrb	r2, [r7, #3]
 8002740:	6879      	ldr	r1, [r7, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	1a9b      	subs	r3, r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	440b      	add	r3, r1
 800274c:	331b      	adds	r3, #27
 800274e:	2201      	movs	r2, #1
 8002750:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002752:	78fa      	ldrb	r2, [r7, #3]
 8002754:	6879      	ldr	r1, [r7, #4]
 8002756:	4613      	mov	r3, r2
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	1a9b      	subs	r3, r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	440b      	add	r3, r1
 8002760:	334d      	adds	r3, #77	@ 0x4d
 8002762:	2203      	movs	r2, #3
 8002764:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	78fa      	ldrb	r2, [r7, #3]
 800276c:	4611      	mov	r1, r2
 800276e:	4618      	mov	r0, r3
 8002770:	f002 ff7b 	bl	800566a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002774:	78fa      	ldrb	r2, [r7, #3]
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	1a9b      	subs	r3, r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	3344      	adds	r3, #68	@ 0x44
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	e3f9      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	4611      	mov	r1, r2
 8002792:	4618      	mov	r0, r3
 8002794:	f002 fb17 	bl	8004dc6 <USB_ReadChInterrupts>
 8002798:	4603      	mov	r3, r0
 800279a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800279e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027a2:	d111      	bne.n	80027c8 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	015a      	lsls	r2, r3, #5
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4413      	add	r3, r2
 80027ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027b0:	461a      	mov	r2, r3
 80027b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027b6:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	4611      	mov	r1, r2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f002 ff52 	bl	800566a <USB_HC_Halt>
 80027c6:	e3da      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	4611      	mov	r1, r2
 80027d0:	4618      	mov	r0, r3
 80027d2:	f002 faf8 	bl	8004dc6 <USB_ReadChInterrupts>
 80027d6:	4603      	mov	r3, r0
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d168      	bne.n	80028b2 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80027e0:	78fa      	ldrb	r2, [r7, #3]
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	011b      	lsls	r3, r3, #4
 80027e8:	1a9b      	subs	r3, r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	3344      	adds	r3, #68	@ 0x44
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	78fa      	ldrb	r2, [r7, #3]
 80027fa:	4611      	mov	r1, r2
 80027fc:	4618      	mov	r0, r3
 80027fe:	f002 fae2 	bl	8004dc6 <USB_ReadChInterrupts>
 8002802:	4603      	mov	r3, r0
 8002804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002808:	2b40      	cmp	r3, #64	@ 0x40
 800280a:	d112      	bne.n	8002832 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800280c:	78fa      	ldrb	r2, [r7, #3]
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	011b      	lsls	r3, r3, #4
 8002814:	1a9b      	subs	r3, r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	3319      	adds	r3, #25
 800281c:	2201      	movs	r2, #1
 800281e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002820:	78fb      	ldrb	r3, [r7, #3]
 8002822:	015a      	lsls	r2, r3, #5
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	4413      	add	r3, r2
 8002828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800282c:	461a      	mov	r2, r3
 800282e:	2340      	movs	r3, #64	@ 0x40
 8002830:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002832:	78fa      	ldrb	r2, [r7, #3]
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	1a9b      	subs	r3, r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	331b      	adds	r3, #27
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d019      	beq.n	800287c <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	331b      	adds	r3, #27
 8002858:	2200      	movs	r2, #0
 800285a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800285c:	78fb      	ldrb	r3, [r7, #3]
 800285e:	015a      	lsls	r2, r3, #5
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4413      	add	r3, r2
 8002864:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	78fa      	ldrb	r2, [r7, #3]
 800286c:	0151      	lsls	r1, r2, #5
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	440a      	add	r2, r1
 8002872:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002876:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800287a:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	015a      	lsls	r2, r3, #5
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4413      	add	r3, r2
 8002884:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002888:	461a      	mov	r2, r3
 800288a:	2301      	movs	r3, #1
 800288c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800288e:	78fa      	ldrb	r2, [r7, #3]
 8002890:	6879      	ldr	r1, [r7, #4]
 8002892:	4613      	mov	r3, r2
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	1a9b      	subs	r3, r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	334d      	adds	r3, #77	@ 0x4d
 800289e:	2201      	movs	r2, #1
 80028a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	78fa      	ldrb	r2, [r7, #3]
 80028a8:	4611      	mov	r1, r2
 80028aa:	4618      	mov	r0, r3
 80028ac:	f002 fedd 	bl	800566a <USB_HC_Halt>
 80028b0:	e365      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	78fa      	ldrb	r2, [r7, #3]
 80028b8:	4611      	mov	r1, r2
 80028ba:	4618      	mov	r0, r3
 80028bc:	f002 fa83 	bl	8004dc6 <USB_ReadChInterrupts>
 80028c0:	4603      	mov	r3, r0
 80028c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c6:	2b40      	cmp	r3, #64	@ 0x40
 80028c8:	d139      	bne.n	800293e <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	011b      	lsls	r3, r3, #4
 80028d2:	1a9b      	subs	r3, r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	440b      	add	r3, r1
 80028d8:	334d      	adds	r3, #77	@ 0x4d
 80028da:	2205      	movs	r2, #5
 80028dc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80028de:	78fa      	ldrb	r2, [r7, #3]
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	4613      	mov	r3, r2
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	1a9b      	subs	r3, r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	440b      	add	r3, r1
 80028ec:	331a      	adds	r3, #26
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d109      	bne.n	8002908 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	1a9b      	subs	r3, r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	3319      	adds	r3, #25
 8002904:	2201      	movs	r2, #1
 8002906:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	011b      	lsls	r3, r3, #4
 8002910:	1a9b      	subs	r3, r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	3344      	adds	r3, #68	@ 0x44
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f002 fea0 	bl	800566a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800292a:	78fb      	ldrb	r3, [r7, #3]
 800292c:	015a      	lsls	r2, r3, #5
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4413      	add	r3, r2
 8002932:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002936:	461a      	mov	r2, r3
 8002938:	2340      	movs	r3, #64	@ 0x40
 800293a:	6093      	str	r3, [r2, #8]
 800293c:	e31f      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	78fa      	ldrb	r2, [r7, #3]
 8002944:	4611      	mov	r1, r2
 8002946:	4618      	mov	r0, r3
 8002948:	f002 fa3d 	bl	8004dc6 <USB_ReadChInterrupts>
 800294c:	4603      	mov	r3, r0
 800294e:	f003 0308 	and.w	r3, r3, #8
 8002952:	2b08      	cmp	r3, #8
 8002954:	d11a      	bne.n	800298c <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002956:	78fb      	ldrb	r3, [r7, #3]
 8002958:	015a      	lsls	r2, r3, #5
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	4413      	add	r3, r2
 800295e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002962:	461a      	mov	r2, r3
 8002964:	2308      	movs	r3, #8
 8002966:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002968:	78fa      	ldrb	r2, [r7, #3]
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	1a9b      	subs	r3, r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	334d      	adds	r3, #77	@ 0x4d
 8002978:	2206      	movs	r2, #6
 800297a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	78fa      	ldrb	r2, [r7, #3]
 8002982:	4611      	mov	r1, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f002 fe70 	bl	800566a <USB_HC_Halt>
 800298a:	e2f8      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	78fa      	ldrb	r2, [r7, #3]
 8002992:	4611      	mov	r1, r2
 8002994:	4618      	mov	r0, r3
 8002996:	f002 fa16 	bl	8004dc6 <USB_ReadChInterrupts>
 800299a:	4603      	mov	r3, r0
 800299c:	f003 0310 	and.w	r3, r3, #16
 80029a0:	2b10      	cmp	r3, #16
 80029a2:	d144      	bne.n	8002a2e <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80029a4:	78fa      	ldrb	r2, [r7, #3]
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	440b      	add	r3, r1
 80029b2:	3344      	adds	r3, #68	@ 0x44
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80029b8:	78fa      	ldrb	r2, [r7, #3]
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	4613      	mov	r3, r2
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	334d      	adds	r3, #77	@ 0x4d
 80029c8:	2204      	movs	r2, #4
 80029ca:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	3319      	adds	r3, #25
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d114      	bne.n	8002a0c <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80029e2:	78fa      	ldrb	r2, [r7, #3]
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	4613      	mov	r3, r2
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	1a9b      	subs	r3, r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	440b      	add	r3, r1
 80029f0:	3318      	adds	r3, #24
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d109      	bne.n	8002a0c <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	3319      	adds	r3, #25
 8002a08:	2201      	movs	r2, #1
 8002a0a:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	78fa      	ldrb	r2, [r7, #3]
 8002a12:	4611      	mov	r1, r2
 8002a14:	4618      	mov	r0, r3
 8002a16:	f002 fe28 	bl	800566a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002a1a:	78fb      	ldrb	r3, [r7, #3]
 8002a1c:	015a      	lsls	r2, r3, #5
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	4413      	add	r3, r2
 8002a22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a26:	461a      	mov	r2, r3
 8002a28:	2310      	movs	r3, #16
 8002a2a:	6093      	str	r3, [r2, #8]
 8002a2c:	e2a7      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	78fa      	ldrb	r2, [r7, #3]
 8002a34:	4611      	mov	r1, r2
 8002a36:	4618      	mov	r0, r3
 8002a38:	f002 f9c5 	bl	8004dc6 <USB_ReadChInterrupts>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a42:	2b80      	cmp	r3, #128	@ 0x80
 8002a44:	f040 8083 	bne.w	8002b4e <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	799b      	ldrb	r3, [r3, #6]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d111      	bne.n	8002a74 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002a50:	78fa      	ldrb	r2, [r7, #3]
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	4613      	mov	r3, r2
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	1a9b      	subs	r3, r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	334d      	adds	r3, #77	@ 0x4d
 8002a60:	2207      	movs	r2, #7
 8002a62:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f002 fdfc 	bl	800566a <USB_HC_Halt>
 8002a72:	e062      	b.n	8002b3a <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002a74:	78fa      	ldrb	r2, [r7, #3]
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	011b      	lsls	r3, r3, #4
 8002a7c:	1a9b      	subs	r3, r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	3344      	adds	r3, #68	@ 0x44
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	1c59      	adds	r1, r3, #1
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	1a9b      	subs	r3, r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4403      	add	r3, r0
 8002a94:	3344      	adds	r3, #68	@ 0x44
 8002a96:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a98:	78fa      	ldrb	r2, [r7, #3]
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	3344      	adds	r3, #68	@ 0x44
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d922      	bls.n	8002af4 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002aae:	78fa      	ldrb	r2, [r7, #3]
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	1a9b      	subs	r3, r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	440b      	add	r3, r1
 8002abc:	3344      	adds	r3, #68	@ 0x44
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	334c      	adds	r3, #76	@ 0x4c
 8002ad2:	2204      	movs	r2, #4
 8002ad4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002ad6:	78fa      	ldrb	r2, [r7, #3]
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	1a9b      	subs	r3, r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	334c      	adds	r3, #76	@ 0x4c
 8002ae6:	781a      	ldrb	r2, [r3, #0]
 8002ae8:	78fb      	ldrb	r3, [r7, #3]
 8002aea:	4619      	mov	r1, r3
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f004 fb3b 	bl	8007168 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002af2:	e022      	b.n	8002b3a <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002af4:	78fa      	ldrb	r2, [r7, #3]
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	4613      	mov	r3, r2
 8002afa:	011b      	lsls	r3, r3, #4
 8002afc:	1a9b      	subs	r3, r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	440b      	add	r3, r1
 8002b02:	334c      	adds	r3, #76	@ 0x4c
 8002b04:	2202      	movs	r2, #2
 8002b06:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002b08:	78fb      	ldrb	r3, [r7, #3]
 8002b0a:	015a      	lsls	r2, r3, #5
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002b1e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002b26:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	015a      	lsls	r2, r3, #5
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b34:	461a      	mov	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002b3a:	78fb      	ldrb	r3, [r7, #3]
 8002b3c:	015a      	lsls	r2, r3, #5
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	4413      	add	r3, r2
 8002b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b46:	461a      	mov	r2, r3
 8002b48:	2380      	movs	r3, #128	@ 0x80
 8002b4a:	6093      	str	r3, [r2, #8]
 8002b4c:	e217      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	4611      	mov	r1, r2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f002 f935 	bl	8004dc6 <USB_ReadChInterrupts>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b66:	d11b      	bne.n	8002ba0 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002b68:	78fa      	ldrb	r2, [r7, #3]
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	1a9b      	subs	r3, r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	334d      	adds	r3, #77	@ 0x4d
 8002b78:	2209      	movs	r2, #9
 8002b7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	4611      	mov	r1, r2
 8002b84:	4618      	mov	r0, r3
 8002b86:	f002 fd70 	bl	800566a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002b8a:	78fb      	ldrb	r3, [r7, #3]
 8002b8c:	015a      	lsls	r2, r3, #5
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	4413      	add	r3, r2
 8002b92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b96:	461a      	mov	r2, r3
 8002b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b9c:	6093      	str	r3, [r2, #8]
 8002b9e:	e1ee      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	78fa      	ldrb	r2, [r7, #3]
 8002ba6:	4611      	mov	r1, r2
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f002 f90c 	bl	8004dc6 <USB_ReadChInterrupts>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	f040 81df 	bne.w	8002f78 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002bba:	78fb      	ldrb	r3, [r7, #3]
 8002bbc:	015a      	lsls	r2, r3, #5
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	2302      	movs	r3, #2
 8002bca:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002bcc:	78fa      	ldrb	r2, [r7, #3]
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	1a9b      	subs	r3, r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	334d      	adds	r3, #77	@ 0x4d
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	f040 8093 	bne.w	8002d0a <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002be4:	78fa      	ldrb	r2, [r7, #3]
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	011b      	lsls	r3, r3, #4
 8002bec:	1a9b      	subs	r3, r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	334d      	adds	r3, #77	@ 0x4d
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	1a9b      	subs	r3, r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	334c      	adds	r3, #76	@ 0x4c
 8002c08:	2201      	movs	r2, #1
 8002c0a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	011b      	lsls	r3, r3, #4
 8002c14:	1a9b      	subs	r3, r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	440b      	add	r3, r1
 8002c1a:	3326      	adds	r3, #38	@ 0x26
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d00b      	beq.n	8002c3a <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8002c22:	78fa      	ldrb	r2, [r7, #3]
 8002c24:	6879      	ldr	r1, [r7, #4]
 8002c26:	4613      	mov	r3, r2
 8002c28:	011b      	lsls	r3, r3, #4
 8002c2a:	1a9b      	subs	r3, r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	440b      	add	r3, r1
 8002c30:	3326      	adds	r3, #38	@ 0x26
 8002c32:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	f040 8190 	bne.w	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	799b      	ldrb	r3, [r3, #6]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d115      	bne.n	8002c6e <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	1a9b      	subs	r3, r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	333d      	adds	r3, #61	@ 0x3d
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	78fa      	ldrb	r2, [r7, #3]
 8002c56:	f083 0301 	eor.w	r3, r3, #1
 8002c5a:	b2d8      	uxtb	r0, r3
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	1a9b      	subs	r3, r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	440b      	add	r3, r1
 8002c68:	333d      	adds	r3, #61	@ 0x3d
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	799b      	ldrb	r3, [r3, #6]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	f040 8171 	bne.w	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	1a9b      	subs	r3, r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	440b      	add	r3, r1
 8002c86:	3334      	adds	r3, #52	@ 0x34
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 8165 	beq.w	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002c90:	78fa      	ldrb	r2, [r7, #3]
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3334      	adds	r3, #52	@ 0x34
 8002ca0:	6819      	ldr	r1, [r3, #0]
 8002ca2:	78fa      	ldrb	r2, [r7, #3]
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	011b      	lsls	r3, r3, #4
 8002caa:	1a9b      	subs	r3, r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4403      	add	r3, r0
 8002cb0:	3328      	adds	r3, #40	@ 0x28
 8002cb2:	881b      	ldrh	r3, [r3, #0]
 8002cb4:	440b      	add	r3, r1
 8002cb6:	1e59      	subs	r1, r3, #1
 8002cb8:	78fa      	ldrb	r2, [r7, #3]
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	011b      	lsls	r3, r3, #4
 8002cc0:	1a9b      	subs	r3, r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4403      	add	r3, r0
 8002cc6:	3328      	adds	r3, #40	@ 0x28
 8002cc8:	881b      	ldrh	r3, [r3, #0]
 8002cca:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cce:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 813f 	beq.w	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002cdc:	78fa      	ldrb	r2, [r7, #3]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	1a9b      	subs	r3, r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	333d      	adds	r3, #61	@ 0x3d
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	78fa      	ldrb	r2, [r7, #3]
 8002cf0:	f083 0301 	eor.w	r3, r3, #1
 8002cf4:	b2d8      	uxtb	r0, r3
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	333d      	adds	r3, #61	@ 0x3d
 8002d04:	4602      	mov	r2, r0
 8002d06:	701a      	strb	r2, [r3, #0]
 8002d08:	e127      	b.n	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	334d      	adds	r3, #77	@ 0x4d
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2b03      	cmp	r3, #3
 8002d1e:	d120      	bne.n	8002d62 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d20:	78fa      	ldrb	r2, [r7, #3]
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	1a9b      	subs	r3, r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	334d      	adds	r3, #77	@ 0x4d
 8002d30:	2202      	movs	r2, #2
 8002d32:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002d34:	78fa      	ldrb	r2, [r7, #3]
 8002d36:	6879      	ldr	r1, [r7, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	011b      	lsls	r3, r3, #4
 8002d3c:	1a9b      	subs	r3, r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	331b      	adds	r3, #27
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	f040 8107 	bne.w	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	334c      	adds	r3, #76	@ 0x4c
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	701a      	strb	r2, [r3, #0]
 8002d60:	e0fb      	b.n	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	334d      	adds	r3, #77	@ 0x4d
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d13a      	bne.n	8002dee <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	334d      	adds	r3, #77	@ 0x4d
 8002d88:	2202      	movs	r2, #2
 8002d8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	334c      	adds	r3, #76	@ 0x4c
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002da0:	78fa      	ldrb	r2, [r7, #3]
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	4613      	mov	r3, r2
 8002da6:	011b      	lsls	r3, r3, #4
 8002da8:	1a9b      	subs	r3, r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	331b      	adds	r3, #27
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	f040 80d1 	bne.w	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8002db8:	78fa      	ldrb	r2, [r7, #3]
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	011b      	lsls	r3, r3, #4
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	331b      	adds	r3, #27
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	015a      	lsls	r2, r3, #5
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	78fa      	ldrb	r2, [r7, #3]
 8002ddc:	0151      	lsls	r1, r2, #5
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	440a      	add	r2, r1
 8002de2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002de6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dea:	6053      	str	r3, [r2, #4]
 8002dec:	e0b5      	b.n	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002dee:	78fa      	ldrb	r2, [r7, #3]
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	4613      	mov	r3, r2
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	1a9b      	subs	r3, r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	440b      	add	r3, r1
 8002dfc:	334d      	adds	r3, #77	@ 0x4d
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b05      	cmp	r3, #5
 8002e02:	d114      	bne.n	8002e2e <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	1a9b      	subs	r3, r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	440b      	add	r3, r1
 8002e12:	334d      	adds	r3, #77	@ 0x4d
 8002e14:	2202      	movs	r2, #2
 8002e16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	334c      	adds	r3, #76	@ 0x4c
 8002e28:	2202      	movs	r2, #2
 8002e2a:	701a      	strb	r2, [r3, #0]
 8002e2c:	e095      	b.n	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	334d      	adds	r3, #77	@ 0x4d
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	2b06      	cmp	r3, #6
 8002e42:	d114      	bne.n	8002e6e <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e44:	78fa      	ldrb	r2, [r7, #3]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	334d      	adds	r3, #77	@ 0x4d
 8002e54:	2202      	movs	r2, #2
 8002e56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	334c      	adds	r3, #76	@ 0x4c
 8002e68:	2205      	movs	r2, #5
 8002e6a:	701a      	strb	r2, [r3, #0]
 8002e6c:	e075      	b.n	8002f5a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e6e:	78fa      	ldrb	r2, [r7, #3]
 8002e70:	6879      	ldr	r1, [r7, #4]
 8002e72:	4613      	mov	r3, r2
 8002e74:	011b      	lsls	r3, r3, #4
 8002e76:	1a9b      	subs	r3, r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	334d      	adds	r3, #77	@ 0x4d
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	2b07      	cmp	r3, #7
 8002e82:	d00a      	beq.n	8002e9a <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002e84:	78fa      	ldrb	r2, [r7, #3]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	011b      	lsls	r3, r3, #4
 8002e8c:	1a9b      	subs	r3, r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	334d      	adds	r3, #77	@ 0x4d
 8002e94:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e96:	2b09      	cmp	r3, #9
 8002e98:	d170      	bne.n	8002f7c <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e9a:	78fa      	ldrb	r2, [r7, #3]
 8002e9c:	6879      	ldr	r1, [r7, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	1a9b      	subs	r3, r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	440b      	add	r3, r1
 8002ea8:	334d      	adds	r3, #77	@ 0x4d
 8002eaa:	2202      	movs	r2, #2
 8002eac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002eae:	78fa      	ldrb	r2, [r7, #3]
 8002eb0:	6879      	ldr	r1, [r7, #4]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	011b      	lsls	r3, r3, #4
 8002eb6:	1a9b      	subs	r3, r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	440b      	add	r3, r1
 8002ebc:	3344      	adds	r3, #68	@ 0x44
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	1c59      	adds	r1, r3, #1
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4403      	add	r3, r0
 8002ece:	3344      	adds	r3, #68	@ 0x44
 8002ed0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ed2:	78fa      	ldrb	r2, [r7, #3]
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	011b      	lsls	r3, r3, #4
 8002eda:	1a9b      	subs	r3, r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	440b      	add	r3, r1
 8002ee0:	3344      	adds	r3, #68	@ 0x44
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d914      	bls.n	8002f12 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002ee8:	78fa      	ldrb	r2, [r7, #3]
 8002eea:	6879      	ldr	r1, [r7, #4]
 8002eec:	4613      	mov	r3, r2
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	1a9b      	subs	r3, r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	3344      	adds	r3, #68	@ 0x44
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002efc:	78fa      	ldrb	r2, [r7, #3]
 8002efe:	6879      	ldr	r1, [r7, #4]
 8002f00:	4613      	mov	r3, r2
 8002f02:	011b      	lsls	r3, r3, #4
 8002f04:	1a9b      	subs	r3, r3, r2
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	440b      	add	r3, r1
 8002f0a:	334c      	adds	r3, #76	@ 0x4c
 8002f0c:	2204      	movs	r2, #4
 8002f0e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002f10:	e022      	b.n	8002f58 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	011b      	lsls	r3, r3, #4
 8002f1a:	1a9b      	subs	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	440b      	add	r3, r1
 8002f20:	334c      	adds	r3, #76	@ 0x4c
 8002f22:	2202      	movs	r2, #2
 8002f24:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f26:	78fb      	ldrb	r3, [r7, #3]
 8002f28:	015a      	lsls	r2, r3, #5
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f3c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f44:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f46:	78fb      	ldrb	r3, [r7, #3]
 8002f48:	015a      	lsls	r2, r3, #5
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f52:	461a      	mov	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002f58:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	334c      	adds	r3, #76	@ 0x4c
 8002f6a:	781a      	ldrb	r2, [r3, #0]
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	4619      	mov	r1, r3
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f004 f8f9 	bl	8007168 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002f76:	e002      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002f78:	bf00      	nop
 8002f7a:	e000      	b.n	8002f7e <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8002f7c:	bf00      	nop
  }
}
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08a      	sub	sp, #40	@ 0x28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f94:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	0c5b      	lsrs	r3, r3, #17
 8002faa:	f003 030f 	and.w	r3, r3, #15
 8002fae:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	091b      	lsrs	r3, r3, #4
 8002fb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fb8:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d004      	beq.n	8002fca <HCD_RXQLVL_IRQHandler+0x46>
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	2b05      	cmp	r3, #5
 8002fc4:	f000 80b6 	beq.w	8003134 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002fc8:	e0b7      	b.n	800313a <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 80b3 	beq.w	8003138 <HCD_RXQLVL_IRQHandler+0x1b4>
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	1a9b      	subs	r3, r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	332c      	adds	r3, #44	@ 0x2c
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80a7 	beq.w	8003138 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	1a9b      	subs	r3, r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	3338      	adds	r3, #56	@ 0x38
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	18d1      	adds	r1, r2, r3
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4613      	mov	r3, r2
 8003006:	011b      	lsls	r3, r3, #4
 8003008:	1a9b      	subs	r3, r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4403      	add	r3, r0
 800300e:	3334      	adds	r3, #52	@ 0x34
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4299      	cmp	r1, r3
 8003014:	f200 8083 	bhi.w	800311e <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6818      	ldr	r0, [r3, #0]
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4613      	mov	r3, r2
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	332c      	adds	r3, #44	@ 0x2c
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	b292      	uxth	r2, r2
 8003032:	4619      	mov	r1, r3
 8003034:	f001 fe5c 	bl	8004cf0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4613      	mov	r3, r2
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	1a9b      	subs	r3, r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	332c      	adds	r3, #44	@ 0x2c
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	18d1      	adds	r1, r2, r3
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4613      	mov	r3, r2
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	1a9b      	subs	r3, r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4403      	add	r3, r0
 800305c:	332c      	adds	r3, #44	@ 0x2c
 800305e:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003060:	6879      	ldr	r1, [r7, #4]
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4613      	mov	r3, r2
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	3338      	adds	r3, #56	@ 0x38
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	18d1      	adds	r1, r2, r3
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4613      	mov	r3, r2
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4403      	add	r3, r0
 8003084:	3338      	adds	r3, #56	@ 0x38
 8003086:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	015a      	lsls	r2, r3, #5
 800308c:	6a3b      	ldr	r3, [r7, #32]
 800308e:	4413      	add	r3, r2
 8003090:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	0cdb      	lsrs	r3, r3, #19
 8003098:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800309c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4613      	mov	r3, r2
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	1a9b      	subs	r3, r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	440b      	add	r3, r1
 80030ac:	3328      	adds	r3, #40	@ 0x28
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	461a      	mov	r2, r3
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d13f      	bne.n	8003138 <HCD_RXQLVL_IRQHandler+0x1b4>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d03c      	beq.n	8003138 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	015a      	lsls	r2, r3, #5
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	4413      	add	r3, r2
 80030c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030d4:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030dc:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	015a      	lsls	r2, r3, #5
 80030e2:	6a3b      	ldr	r3, [r7, #32]
 80030e4:	4413      	add	r3, r2
 80030e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ea:	461a      	mov	r2, r3
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80030f0:	6879      	ldr	r1, [r7, #4]
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4613      	mov	r3, r2
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	333c      	adds	r3, #60	@ 0x3c
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	f083 0301 	eor.w	r3, r3, #1
 8003106:	b2d8      	uxtb	r0, r3
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	333c      	adds	r3, #60	@ 0x3c
 8003118:	4602      	mov	r2, r0
 800311a:	701a      	strb	r2, [r3, #0]
      break;
 800311c:	e00c      	b.n	8003138 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4613      	mov	r3, r2
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	334c      	adds	r3, #76	@ 0x4c
 800312e:	2204      	movs	r2, #4
 8003130:	701a      	strb	r2, [r3, #0]
      break;
 8003132:	e001      	b.n	8003138 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003134:	bf00      	nop
 8003136:	e000      	b.n	800313a <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003138:	bf00      	nop
  }
}
 800313a:	bf00      	nop
 800313c:	3728      	adds	r7, #40	@ 0x28
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b086      	sub	sp, #24
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800316e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b02      	cmp	r3, #2
 8003178:	d10b      	bne.n	8003192 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	2b01      	cmp	r3, #1
 8003182:	d102      	bne.n	800318a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f003 ffd3 	bl	8007130 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	f043 0302 	orr.w	r3, r3, #2
 8003190:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b08      	cmp	r3, #8
 800319a:	d132      	bne.n	8003202 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f043 0308 	orr.w	r3, r3, #8
 80031a2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d126      	bne.n	80031fc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	7a5b      	ldrb	r3, [r3, #9]
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d113      	bne.n	80031de <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80031bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031c0:	d106      	bne.n	80031d0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2102      	movs	r1, #2
 80031c8:	4618      	mov	r0, r3
 80031ca:	f001 fe2b 	bl	8004e24 <USB_InitFSLSPClkSel>
 80031ce:	e011      	b.n	80031f4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2101      	movs	r1, #1
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 fe24 	bl	8004e24 <USB_InitFSLSPClkSel>
 80031dc:	e00a      	b.n	80031f4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	79db      	ldrb	r3, [r3, #7]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d106      	bne.n	80031f4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031ec:	461a      	mov	r2, r3
 80031ee:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80031f2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f003 ffc5 	bl	8007184 <HAL_HCD_PortEnabled_Callback>
 80031fa:	e002      	b.n	8003202 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f003 ffcf 	bl	80071a0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f003 0320 	and.w	r3, r3, #32
 8003208:	2b20      	cmp	r3, #32
 800320a:	d103      	bne.n	8003214 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	f043 0320 	orr.w	r3, r3, #32
 8003212:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800321a:	461a      	mov	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	6013      	str	r3, [r2, #0]
}
 8003220:	bf00      	nop
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e128      	b.n	800348c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d109      	bne.n	800325a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a90      	ldr	r2, [pc, #576]	@ (8003494 <HAL_I2S_Init+0x26c>)
 8003252:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7fd fa39 	bl	80006cc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2202      	movs	r2, #2
 800325e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003270:	f023 030f 	bic.w	r3, r3, #15
 8003274:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2202      	movs	r2, #2
 800327c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	2b02      	cmp	r3, #2
 8003284:	d060      	beq.n	8003348 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d102      	bne.n	8003294 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800328e:	2310      	movs	r3, #16
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	e001      	b.n	8003298 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003294:	2320      	movs	r3, #32
 8003296:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2b20      	cmp	r3, #32
 800329e:	d802      	bhi.n	80032a6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80032a6:	2001      	movs	r0, #1
 80032a8:	f000 fd4e 	bl	8003d48 <HAL_RCCEx_GetPeriphCLKFreq>
 80032ac:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032b6:	d125      	bne.n	8003304 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d010      	beq.n	80032e2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80032ca:	4613      	mov	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	461a      	mov	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032dc:	3305      	adds	r3, #5
 80032de:	613b      	str	r3, [r7, #16]
 80032e0:	e01f      	b.n	8003322 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80032ec:	4613      	mov	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	461a      	mov	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fe:	3305      	adds	r3, #5
 8003300:	613b      	str	r3, [r7, #16]
 8003302:	e00e      	b.n	8003322 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003304:	68fa      	ldr	r2, [r7, #12]
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	fbb2 f2f3 	udiv	r2, r2, r3
 800330c:	4613      	mov	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4413      	add	r3, r2
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	461a      	mov	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	fbb2 f3f3 	udiv	r3, r2, r3
 800331e:	3305      	adds	r3, #5
 8003320:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	4a5c      	ldr	r2, [pc, #368]	@ (8003498 <HAL_I2S_Init+0x270>)
 8003326:	fba2 2303 	umull	r2, r3, r2, r3
 800332a:	08db      	lsrs	r3, r3, #3
 800332c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	085b      	lsrs	r3, r3, #1
 800333e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	021b      	lsls	r3, r3, #8
 8003344:	61bb      	str	r3, [r7, #24]
 8003346:	e003      	b.n	8003350 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003348:	2302      	movs	r3, #2
 800334a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d902      	bls.n	800335c <HAL_I2S_Init+0x134>
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	2bff      	cmp	r3, #255	@ 0xff
 800335a:	d907      	bls.n	800336c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003360:	f043 0210 	orr.w	r2, r3, #16
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e08f      	b.n	800348c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691a      	ldr	r2, [r3, #16]
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	ea42 0103 	orr.w	r1, r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	69fa      	ldr	r2, [r7, #28]
 800337c:	430a      	orrs	r2, r1
 800337e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800338a:	f023 030f 	bic.w	r3, r3, #15
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	6851      	ldr	r1, [r2, #4]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6892      	ldr	r2, [r2, #8]
 8003396:	4311      	orrs	r1, r2
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	68d2      	ldr	r2, [r2, #12]
 800339c:	4311      	orrs	r1, r2
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6992      	ldr	r2, [r2, #24]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033ae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d161      	bne.n	800347c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a38      	ldr	r2, [pc, #224]	@ (800349c <HAL_I2S_Init+0x274>)
 80033bc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a37      	ldr	r2, [pc, #220]	@ (80034a0 <HAL_I2S_Init+0x278>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <HAL_I2S_Init+0x1a4>
 80033c8:	4b36      	ldr	r3, [pc, #216]	@ (80034a4 <HAL_I2S_Init+0x27c>)
 80033ca:	e001      	b.n	80033d0 <HAL_I2S_Init+0x1a8>
 80033cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	4932      	ldr	r1, [pc, #200]	@ (80034a0 <HAL_I2S_Init+0x278>)
 80033d8:	428a      	cmp	r2, r1
 80033da:	d101      	bne.n	80033e0 <HAL_I2S_Init+0x1b8>
 80033dc:	4a31      	ldr	r2, [pc, #196]	@ (80034a4 <HAL_I2S_Init+0x27c>)
 80033de:	e001      	b.n	80033e4 <HAL_I2S_Init+0x1bc>
 80033e0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80033e4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80033e8:	f023 030f 	bic.w	r3, r3, #15
 80033ec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a2b      	ldr	r2, [pc, #172]	@ (80034a0 <HAL_I2S_Init+0x278>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d101      	bne.n	80033fc <HAL_I2S_Init+0x1d4>
 80033f8:	4b2a      	ldr	r3, [pc, #168]	@ (80034a4 <HAL_I2S_Init+0x27c>)
 80033fa:	e001      	b.n	8003400 <HAL_I2S_Init+0x1d8>
 80033fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003400:	2202      	movs	r2, #2
 8003402:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a25      	ldr	r2, [pc, #148]	@ (80034a0 <HAL_I2S_Init+0x278>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d101      	bne.n	8003412 <HAL_I2S_Init+0x1ea>
 800340e:	4b25      	ldr	r3, [pc, #148]	@ (80034a4 <HAL_I2S_Init+0x27c>)
 8003410:	e001      	b.n	8003416 <HAL_I2S_Init+0x1ee>
 8003412:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003422:	d003      	beq.n	800342c <HAL_I2S_Init+0x204>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d103      	bne.n	8003434 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800342c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	e001      	b.n	8003438 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003434:	2300      	movs	r3, #0
 8003436:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003442:	4313      	orrs	r3, r2
 8003444:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800344c:	4313      	orrs	r3, r2
 800344e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003456:	4313      	orrs	r3, r2
 8003458:	b29a      	uxth	r2, r3
 800345a:	897b      	ldrh	r3, [r7, #10]
 800345c:	4313      	orrs	r3, r2
 800345e:	b29b      	uxth	r3, r3
 8003460:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003464:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a0d      	ldr	r2, [pc, #52]	@ (80034a0 <HAL_I2S_Init+0x278>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d101      	bne.n	8003474 <HAL_I2S_Init+0x24c>
 8003470:	4b0c      	ldr	r3, [pc, #48]	@ (80034a4 <HAL_I2S_Init+0x27c>)
 8003472:	e001      	b.n	8003478 <HAL_I2S_Init+0x250>
 8003474:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003478:	897a      	ldrh	r2, [r7, #10]
 800347a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3720      	adds	r7, #32
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	0800359f 	.word	0x0800359f
 8003498:	cccccccd 	.word	0xcccccccd
 800349c:	080036b5 	.word	0x080036b5
 80034a0:	40003800 	.word	0x40003800
 80034a4:	40003400 	.word	0x40003400

080034a8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f0:	881a      	ldrh	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fc:	1c9a      	adds	r2, r3, #2
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003506:	b29b      	uxth	r3, r3
 8003508:	3b01      	subs	r3, #1
 800350a:	b29a      	uxth	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003514:	b29b      	uxth	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10e      	bne.n	8003538 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003528:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f7ff ffb8 	bl	80034a8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003538:	bf00      	nop
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003552:	b292      	uxth	r2, r2
 8003554:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355a:	1c9a      	adds	r2, r3, #2
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003564:	b29b      	uxth	r3, r3
 8003566:	3b01      	subs	r3, #1
 8003568:	b29a      	uxth	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003572:	b29b      	uxth	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d10e      	bne.n	8003596 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003586:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7ff ff93 	bl	80034bc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003596:	bf00      	nop
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b086      	sub	sp, #24
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d13a      	bne.n	8003630 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d109      	bne.n	80035d8 <I2S_IRQHandler+0x3a>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ce:	2b40      	cmp	r3, #64	@ 0x40
 80035d0:	d102      	bne.n	80035d8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7ff ffb4 	bl	8003540 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035de:	2b40      	cmp	r3, #64	@ 0x40
 80035e0:	d126      	bne.n	8003630 <I2S_IRQHandler+0x92>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f003 0320 	and.w	r3, r3, #32
 80035ec:	2b20      	cmp	r3, #32
 80035ee:	d11f      	bne.n	8003630 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80035fe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003600:	2300      	movs	r3, #0
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	613b      	str	r3, [r7, #16]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	613b      	str	r3, [r7, #16]
 8003614:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003622:	f043 0202 	orr.w	r2, r3, #2
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ff50 	bl	80034d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b03      	cmp	r3, #3
 800363a:	d136      	bne.n	80036aa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b02      	cmp	r3, #2
 8003644:	d109      	bne.n	800365a <I2S_IRQHandler+0xbc>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003650:	2b80      	cmp	r3, #128	@ 0x80
 8003652:	d102      	bne.n	800365a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f7ff ff45 	bl	80034e4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	f003 0308 	and.w	r3, r3, #8
 8003660:	2b08      	cmp	r3, #8
 8003662:	d122      	bne.n	80036aa <I2S_IRQHandler+0x10c>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b20      	cmp	r3, #32
 8003670:	d11b      	bne.n	80036aa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003680:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003682:	2300      	movs	r3, #0
 8003684:	60fb      	str	r3, [r7, #12]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369c:	f043 0204 	orr.w	r2, r3, #4
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f7ff ff13 	bl	80034d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036aa:	bf00      	nop
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
	...

080036b4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b088      	sub	sp, #32
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a92      	ldr	r2, [pc, #584]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d101      	bne.n	80036d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80036ce:	4b92      	ldr	r3, [pc, #584]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036d0:	e001      	b.n	80036d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80036d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a8b      	ldr	r2, [pc, #556]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d101      	bne.n	80036f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80036ec:	4b8a      	ldr	r3, [pc, #552]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036ee:	e001      	b.n	80036f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80036f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003700:	d004      	beq.n	800370c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	f040 8099 	bne.w	800383e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b02      	cmp	r3, #2
 8003714:	d107      	bne.n	8003726 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f925 	bl	8003970 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	f003 0301 	and.w	r3, r3, #1
 800372c:	2b01      	cmp	r3, #1
 800372e:	d107      	bne.n	8003740 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f9c8 	bl	8003ad0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003746:	2b40      	cmp	r3, #64	@ 0x40
 8003748:	d13a      	bne.n	80037c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b00      	cmp	r3, #0
 8003752:	d035      	beq.n	80037c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a6e      	ldr	r2, [pc, #440]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800375e:	4b6e      	ldr	r3, [pc, #440]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003760:	e001      	b.n	8003766 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003762:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4969      	ldr	r1, [pc, #420]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800376e:	428b      	cmp	r3, r1
 8003770:	d101      	bne.n	8003776 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003772:	4b69      	ldr	r3, [pc, #420]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003774:	e001      	b.n	800377a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003776:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800377a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800377e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800378e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003790:	2300      	movs	r3, #0
 8003792:	60fb      	str	r3, [r7, #12]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b2:	f043 0202 	orr.w	r2, r3, #2
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff fe88 	bl	80034d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	f003 0308 	and.w	r3, r3, #8
 80037c6:	2b08      	cmp	r3, #8
 80037c8:	f040 80c3 	bne.w	8003952 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f003 0320 	and.w	r3, r3, #32
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f000 80bd 	beq.w	8003952 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80037e6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a49      	ldr	r2, [pc, #292]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d101      	bne.n	80037f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80037f2:	4b49      	ldr	r3, [pc, #292]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037f4:	e001      	b.n	80037fa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80037f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4944      	ldr	r1, [pc, #272]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003802:	428b      	cmp	r3, r1
 8003804:	d101      	bne.n	800380a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003806:	4b44      	ldr	r3, [pc, #272]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003808:	e001      	b.n	800380e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800380a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800380e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003812:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003814:	2300      	movs	r3, #0
 8003816:	60bb      	str	r3, [r7, #8]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	60bb      	str	r3, [r7, #8]
 8003820:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382e:	f043 0204 	orr.w	r2, r3, #4
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7ff fe4a 	bl	80034d0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800383c:	e089      	b.n	8003952 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	f003 0302 	and.w	r3, r3, #2
 8003844:	2b02      	cmp	r3, #2
 8003846:	d107      	bne.n	8003858 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f8be 	bl	80039d4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b01      	cmp	r3, #1
 8003860:	d107      	bne.n	8003872 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003868:	2b00      	cmp	r3, #0
 800386a:	d002      	beq.n	8003872 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 f8fd 	bl	8003a6c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003878:	2b40      	cmp	r3, #64	@ 0x40
 800387a:	d12f      	bne.n	80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	2b00      	cmp	r3, #0
 8003884:	d02a      	beq.n	80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003894:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a1e      	ldr	r2, [pc, #120]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d101      	bne.n	80038a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80038a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038a2:	e001      	b.n	80038a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80038a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4919      	ldr	r1, [pc, #100]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038b0:	428b      	cmp	r3, r1
 80038b2:	d101      	bne.n	80038b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80038b4:	4b18      	ldr	r3, [pc, #96]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038b6:	e001      	b.n	80038bc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80038b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038bc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038c0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ce:	f043 0202 	orr.w	r2, r3, #2
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7ff fdfa 	bl	80034d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	f003 0308 	and.w	r3, r3, #8
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d136      	bne.n	8003954 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	f003 0320 	and.w	r3, r3, #32
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d031      	beq.n	8003954 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a07      	ldr	r2, [pc, #28]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80038fa:	4b07      	ldr	r3, [pc, #28]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038fc:	e001      	b.n	8003902 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80038fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4902      	ldr	r1, [pc, #8]	@ (8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800390a:	428b      	cmp	r3, r1
 800390c:	d106      	bne.n	800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800390e:	4b02      	ldr	r3, [pc, #8]	@ (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003910:	e006      	b.n	8003920 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003912:	bf00      	nop
 8003914:	40003800 	.word	0x40003800
 8003918:	40003400 	.word	0x40003400
 800391c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003920:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003924:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003934:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003942:	f043 0204 	orr.w	r2, r3, #4
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7ff fdc0 	bl	80034d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003950:	e000      	b.n	8003954 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003952:	bf00      	nop
}
 8003954:	bf00      	nop
 8003956:	3720      	adds	r7, #32
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397c:	1c99      	adds	r1, r3, #2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6251      	str	r1, [r2, #36]	@ 0x24
 8003982:	881a      	ldrh	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800398e:	b29b      	uxth	r3, r3
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800399c:	b29b      	uxth	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d113      	bne.n	80039ca <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80039b0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d106      	bne.n	80039ca <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f7ff ffc9 	bl	800395c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039ca:	bf00      	nop
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
	...

080039d4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	1c99      	adds	r1, r3, #2
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6251      	str	r1, [r2, #36]	@ 0x24
 80039e6:	8819      	ldrh	r1, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003a64 <I2SEx_TxISR_I2SExt+0x90>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d101      	bne.n	80039f6 <I2SEx_TxISR_I2SExt+0x22>
 80039f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003a68 <I2SEx_TxISR_I2SExt+0x94>)
 80039f4:	e001      	b.n	80039fa <I2SEx_TxISR_I2SExt+0x26>
 80039f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039fa:	460a      	mov	r2, r1
 80039fc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d121      	bne.n	8003a5a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a12      	ldr	r2, [pc, #72]	@ (8003a64 <I2SEx_TxISR_I2SExt+0x90>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d101      	bne.n	8003a24 <I2SEx_TxISR_I2SExt+0x50>
 8003a20:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <I2SEx_TxISR_I2SExt+0x94>)
 8003a22:	e001      	b.n	8003a28 <I2SEx_TxISR_I2SExt+0x54>
 8003a24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	490d      	ldr	r1, [pc, #52]	@ (8003a64 <I2SEx_TxISR_I2SExt+0x90>)
 8003a30:	428b      	cmp	r3, r1
 8003a32:	d101      	bne.n	8003a38 <I2SEx_TxISR_I2SExt+0x64>
 8003a34:	4b0c      	ldr	r3, [pc, #48]	@ (8003a68 <I2SEx_TxISR_I2SExt+0x94>)
 8003a36:	e001      	b.n	8003a3c <I2SEx_TxISR_I2SExt+0x68>
 8003a38:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a3c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a40:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d106      	bne.n	8003a5a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f7ff ff81 	bl	800395c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40003800 	.word	0x40003800
 8003a68:	40003400 	.word	0x40003400

08003a6c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68d8      	ldr	r0, [r3, #12]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7e:	1c99      	adds	r1, r3, #2
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003a84:	b282      	uxth	r2, r0
 8003a86:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d113      	bne.n	8003ac8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	685a      	ldr	r2, [r3, #4]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003aae:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d106      	bne.n	8003ac8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7ff ff4a 	bl	800395c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ac8:	bf00      	nop
 8003aca:	3708      	adds	r7, #8
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a20      	ldr	r2, [pc, #128]	@ (8003b60 <I2SEx_RxISR_I2SExt+0x90>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d101      	bne.n	8003ae6 <I2SEx_RxISR_I2SExt+0x16>
 8003ae2:	4b20      	ldr	r3, [pc, #128]	@ (8003b64 <I2SEx_RxISR_I2SExt+0x94>)
 8003ae4:	e001      	b.n	8003aea <I2SEx_RxISR_I2SExt+0x1a>
 8003ae6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003aea:	68d8      	ldr	r0, [r3, #12]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af0:	1c99      	adds	r1, r3, #2
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003af6:	b282      	uxth	r2, r0
 8003af8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	3b01      	subs	r3, #1
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d121      	bne.n	8003b56 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a12      	ldr	r2, [pc, #72]	@ (8003b60 <I2SEx_RxISR_I2SExt+0x90>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d101      	bne.n	8003b20 <I2SEx_RxISR_I2SExt+0x50>
 8003b1c:	4b11      	ldr	r3, [pc, #68]	@ (8003b64 <I2SEx_RxISR_I2SExt+0x94>)
 8003b1e:	e001      	b.n	8003b24 <I2SEx_RxISR_I2SExt+0x54>
 8003b20:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	490d      	ldr	r1, [pc, #52]	@ (8003b60 <I2SEx_RxISR_I2SExt+0x90>)
 8003b2c:	428b      	cmp	r3, r1
 8003b2e:	d101      	bne.n	8003b34 <I2SEx_RxISR_I2SExt+0x64>
 8003b30:	4b0c      	ldr	r3, [pc, #48]	@ (8003b64 <I2SEx_RxISR_I2SExt+0x94>)
 8003b32:	e001      	b.n	8003b38 <I2SEx_RxISR_I2SExt+0x68>
 8003b34:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b38:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b3c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d106      	bne.n	8003b56 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f7ff ff03 	bl	800395c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b56:	bf00      	nop
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40003800 	.word	0x40003800
 8003b64:	40003400 	.word	0x40003400

08003b68 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b70:	2300      	movs	r3, #0
 8003b72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d105      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d038      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003b90:	4b68      	ldr	r3, [pc, #416]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b96:	f7fd f80d 	bl	8000bb4 <HAL_GetTick>
 8003b9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b9e:	f7fd f809 	bl	8000bb4 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e0bd      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003bb0:	4b61      	ldr	r3, [pc, #388]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f0      	bne.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	019b      	lsls	r3, r3, #6
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	071b      	lsls	r3, r3, #28
 8003bce:	495a      	ldr	r1, [pc, #360]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003bd6:	4b57      	ldr	r3, [pc, #348]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bd8:	2201      	movs	r2, #1
 8003bda:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003bdc:	f7fc ffea 	bl	8000bb4 <HAL_GetTick>
 8003be0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003be4:	f7fc ffe6 	bl	8000bb4 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e09a      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bf6:	4b50      	ldr	r3, [pc, #320]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d0f0      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 8083 	beq.w	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c10:	2300      	movs	r3, #0
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	4b48      	ldr	r3, [pc, #288]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c18:	4a47      	ldr	r2, [pc, #284]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c20:	4b45      	ldr	r3, [pc, #276]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003c2c:	4b43      	ldr	r3, [pc, #268]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a42      	ldr	r2, [pc, #264]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c36:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c38:	f7fc ffbc 	bl	8000bb4 <HAL_GetTick>
 8003c3c:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c40:	f7fc ffb8 	bl	8000bb4 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e06c      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003c52:	4b3a      	ldr	r3, [pc, #232]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c5e:	4b36      	ldr	r3, [pc, #216]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c66:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d02f      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d028      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c7c:	4b2e      	ldr	r3, [pc, #184]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c84:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c86:	4b2e      	ldr	r3, [pc, #184]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c88:	2201      	movs	r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c8c:	4b2c      	ldr	r3, [pc, #176]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003c92:	4a29      	ldr	r2, [pc, #164]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c98:	4b27      	ldr	r3, [pc, #156]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d114      	bne.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003ca4:	f7fc ff86 	bl	8000bb4 <HAL_GetTick>
 8003ca8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003caa:	e00a      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cac:	f7fc ff82 	bl	8000bb4 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e034      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0ee      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cda:	d10d      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003cdc:	4b16      	ldr	r3, [pc, #88]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003cec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cf0:	4911      	ldr	r1, [pc, #68]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	608b      	str	r3, [r1, #8]
 8003cf6:	e005      	b.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	4a0e      	ldr	r2, [pc, #56]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cfe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003d02:	6093      	str	r3, [r2, #8]
 8003d04:	4b0c      	ldr	r3, [pc, #48]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d06:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d10:	4909      	ldr	r1, [pc, #36]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	7d1a      	ldrb	r2, [r3, #20]
 8003d26:	4b07      	ldr	r3, [pc, #28]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003d28:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	42470068 	.word	0x42470068
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	40007000 	.word	0x40007000
 8003d40:	42470e40 	.word	0x42470e40
 8003d44:	424711e0 	.word	0x424711e0

08003d48 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b087      	sub	sp, #28
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d141      	bne.n	8003dea <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003d66:	4b25      	ldr	r3, [pc, #148]	@ (8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d6e:	60fb      	str	r3, [r7, #12]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d006      	beq.n	8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d7c:	d131      	bne.n	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003d7e:	4b20      	ldr	r3, [pc, #128]	@ (8003e00 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003d80:	617b      	str	r3, [r7, #20]
          break;
 8003d82:	e031      	b.n	8003de8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003d84:	4b1d      	ldr	r3, [pc, #116]	@ (8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d90:	d109      	bne.n	8003da6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003d92:	4b1a      	ldr	r3, [pc, #104]	@ (8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d9c:	4a19      	ldr	r2, [pc, #100]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da2:	613b      	str	r3, [r7, #16]
 8003da4:	e008      	b.n	8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003da6:	4b15      	ldr	r3, [pc, #84]	@ (8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003db0:	4a15      	ldr	r2, [pc, #84]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8003db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db6:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003db8:	4b10      	ldr	r3, [pc, #64]	@ (8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003dba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dbe:	099b      	lsrs	r3, r3, #6
 8003dc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	fb02 f303 	mul.w	r3, r2, r3
 8003dca:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dd2:	0f1b      	lsrs	r3, r3, #28
 8003dd4:	f003 0307 	and.w	r3, r3, #7
 8003dd8:	68ba      	ldr	r2, [r7, #8]
 8003dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dde:	617b      	str	r3, [r7, #20]
          break;
 8003de0:	e002      	b.n	8003de8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8003de2:	2300      	movs	r3, #0
 8003de4:	617b      	str	r3, [r7, #20]
          break;
 8003de6:	bf00      	nop
        }
      }
      break;
 8003de8:	e000      	b.n	8003dec <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8003dea:	bf00      	nop
    }
  }
  return frequency;
 8003dec:	697b      	ldr	r3, [r7, #20]
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	371c      	adds	r7, #28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	40023800 	.word	0x40023800
 8003e00:	00bb8000 	.word	0x00bb8000
 8003e04:	007a1200 	.word	0x007a1200
 8003e08:	00f42400 	.word	0x00f42400

08003e0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e07b      	b.n	8003f16 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d108      	bne.n	8003e38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e2e:	d009      	beq.n	8003e44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	61da      	str	r2, [r3, #28]
 8003e36:	e005      	b.n	8003e44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7fc fd02 	bl	8000868 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e8c:	431a      	orrs	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	431a      	orrs	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec8:	ea42 0103 	orr.w	r1, r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	0c1b      	lsrs	r3, r3, #16
 8003ee2:	f003 0104 	and.w	r1, r3, #4
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	f003 0210 	and.w	r2, r3, #16
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	69da      	ldr	r2, [r3, #28]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b082      	sub	sp, #8
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e041      	b.n	8003fb4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d106      	bne.n	8003f4a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7fc fcd7 	bl	80008f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	f000 fac1 	bl	80044e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e041      	b.n	8004052 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d106      	bne.n	8003fe8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f839 	bl	800405a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	f000 fa72 	bl	80044e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004062:	bf00      	nop
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
	...

08004070 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d109      	bne.n	8004094 <HAL_TIM_PWM_Start+0x24>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b01      	cmp	r3, #1
 800408a:	bf14      	ite	ne
 800408c:	2301      	movne	r3, #1
 800408e:	2300      	moveq	r3, #0
 8004090:	b2db      	uxtb	r3, r3
 8004092:	e022      	b.n	80040da <HAL_TIM_PWM_Start+0x6a>
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	2b04      	cmp	r3, #4
 8004098:	d109      	bne.n	80040ae <HAL_TIM_PWM_Start+0x3e>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	bf14      	ite	ne
 80040a6:	2301      	movne	r3, #1
 80040a8:	2300      	moveq	r3, #0
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	e015      	b.n	80040da <HAL_TIM_PWM_Start+0x6a>
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d109      	bne.n	80040c8 <HAL_TIM_PWM_Start+0x58>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b01      	cmp	r3, #1
 80040be:	bf14      	ite	ne
 80040c0:	2301      	movne	r3, #1
 80040c2:	2300      	moveq	r3, #0
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	e008      	b.n	80040da <HAL_TIM_PWM_Start+0x6a>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	bf14      	ite	ne
 80040d4:	2301      	movne	r3, #1
 80040d6:	2300      	moveq	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e068      	b.n	80041b4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d104      	bne.n	80040f2 <HAL_TIM_PWM_Start+0x82>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040f0:	e013      	b.n	800411a <HAL_TIM_PWM_Start+0xaa>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d104      	bne.n	8004102 <HAL_TIM_PWM_Start+0x92>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2202      	movs	r2, #2
 80040fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004100:	e00b      	b.n	800411a <HAL_TIM_PWM_Start+0xaa>
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b08      	cmp	r3, #8
 8004106:	d104      	bne.n	8004112 <HAL_TIM_PWM_Start+0xa2>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2202      	movs	r2, #2
 800410c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004110:	e003      	b.n	800411a <HAL_TIM_PWM_Start+0xaa>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2202      	movs	r2, #2
 8004116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2201      	movs	r2, #1
 8004120:	6839      	ldr	r1, [r7, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f000 fc90 	bl	8004a48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a23      	ldr	r2, [pc, #140]	@ (80041bc <HAL_TIM_PWM_Start+0x14c>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d107      	bne.n	8004142 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004140:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a1d      	ldr	r2, [pc, #116]	@ (80041bc <HAL_TIM_PWM_Start+0x14c>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d018      	beq.n	800417e <HAL_TIM_PWM_Start+0x10e>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004154:	d013      	beq.n	800417e <HAL_TIM_PWM_Start+0x10e>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a19      	ldr	r2, [pc, #100]	@ (80041c0 <HAL_TIM_PWM_Start+0x150>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d00e      	beq.n	800417e <HAL_TIM_PWM_Start+0x10e>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a17      	ldr	r2, [pc, #92]	@ (80041c4 <HAL_TIM_PWM_Start+0x154>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d009      	beq.n	800417e <HAL_TIM_PWM_Start+0x10e>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a16      	ldr	r2, [pc, #88]	@ (80041c8 <HAL_TIM_PWM_Start+0x158>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d004      	beq.n	800417e <HAL_TIM_PWM_Start+0x10e>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a14      	ldr	r2, [pc, #80]	@ (80041cc <HAL_TIM_PWM_Start+0x15c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d111      	bne.n	80041a2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f003 0307 	and.w	r3, r3, #7
 8004188:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2b06      	cmp	r3, #6
 800418e:	d010      	beq.n	80041b2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0201 	orr.w	r2, r2, #1
 800419e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a0:	e007      	b.n	80041b2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f042 0201 	orr.w	r2, r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40010000 	.word	0x40010000
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800
 80041c8:	40000c00 	.word	0x40000c00
 80041cc:	40014000 	.word	0x40014000

080041d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d101      	bne.n	80041ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041ea:	2302      	movs	r3, #2
 80041ec:	e0ae      	b.n	800434c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b0c      	cmp	r3, #12
 80041fa:	f200 809f 	bhi.w	800433c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80041fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004204 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004204:	08004239 	.word	0x08004239
 8004208:	0800433d 	.word	0x0800433d
 800420c:	0800433d 	.word	0x0800433d
 8004210:	0800433d 	.word	0x0800433d
 8004214:	08004279 	.word	0x08004279
 8004218:	0800433d 	.word	0x0800433d
 800421c:	0800433d 	.word	0x0800433d
 8004220:	0800433d 	.word	0x0800433d
 8004224:	080042bb 	.word	0x080042bb
 8004228:	0800433d 	.word	0x0800433d
 800422c:	0800433d 	.word	0x0800433d
 8004230:	0800433d 	.word	0x0800433d
 8004234:	080042fb 	.word	0x080042fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68b9      	ldr	r1, [r7, #8]
 800423e:	4618      	mov	r0, r3
 8004240:	f000 f9dc 	bl	80045fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	699a      	ldr	r2, [r3, #24]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 0208 	orr.w	r2, r2, #8
 8004252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0204 	bic.w	r2, r2, #4
 8004262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6999      	ldr	r1, [r3, #24]
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	691a      	ldr	r2, [r3, #16]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	619a      	str	r2, [r3, #24]
      break;
 8004276:	e064      	b.n	8004342 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68b9      	ldr	r1, [r7, #8]
 800427e:	4618      	mov	r0, r3
 8004280:	f000 fa22 	bl	80046c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699a      	ldr	r2, [r3, #24]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	699a      	ldr	r2, [r3, #24]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6999      	ldr	r1, [r3, #24]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	021a      	lsls	r2, r3, #8
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	619a      	str	r2, [r3, #24]
      break;
 80042b8:	e043      	b.n	8004342 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f000 fa6d 	bl	80047a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	69da      	ldr	r2, [r3, #28]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f042 0208 	orr.w	r2, r2, #8
 80042d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0204 	bic.w	r2, r2, #4
 80042e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	69d9      	ldr	r1, [r3, #28]
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	691a      	ldr	r2, [r3, #16]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	61da      	str	r2, [r3, #28]
      break;
 80042f8:	e023      	b.n	8004342 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68b9      	ldr	r1, [r7, #8]
 8004300:	4618      	mov	r0, r3
 8004302:	f000 fab7 	bl	8004874 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	69da      	ldr	r2, [r3, #28]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	69da      	ldr	r2, [r3, #28]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69d9      	ldr	r1, [r3, #28]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	021a      	lsls	r2, r3, #8
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	61da      	str	r2, [r3, #28]
      break;
 800433a:	e002      	b.n	8004342 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	75fb      	strb	r3, [r7, #23]
      break;
 8004340:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800434a:	7dfb      	ldrb	r3, [r7, #23]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3718      	adds	r7, #24
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800435e:	2300      	movs	r3, #0
 8004360:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004368:	2b01      	cmp	r3, #1
 800436a:	d101      	bne.n	8004370 <HAL_TIM_ConfigClockSource+0x1c>
 800436c:	2302      	movs	r3, #2
 800436e:	e0b4      	b.n	80044da <HAL_TIM_ConfigClockSource+0x186>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800438e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004396:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043a8:	d03e      	beq.n	8004428 <HAL_TIM_ConfigClockSource+0xd4>
 80043aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ae:	f200 8087 	bhi.w	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b6:	f000 8086 	beq.w	80044c6 <HAL_TIM_ConfigClockSource+0x172>
 80043ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043be:	d87f      	bhi.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043c0:	2b70      	cmp	r3, #112	@ 0x70
 80043c2:	d01a      	beq.n	80043fa <HAL_TIM_ConfigClockSource+0xa6>
 80043c4:	2b70      	cmp	r3, #112	@ 0x70
 80043c6:	d87b      	bhi.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043c8:	2b60      	cmp	r3, #96	@ 0x60
 80043ca:	d050      	beq.n	800446e <HAL_TIM_ConfigClockSource+0x11a>
 80043cc:	2b60      	cmp	r3, #96	@ 0x60
 80043ce:	d877      	bhi.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043d0:	2b50      	cmp	r3, #80	@ 0x50
 80043d2:	d03c      	beq.n	800444e <HAL_TIM_ConfigClockSource+0xfa>
 80043d4:	2b50      	cmp	r3, #80	@ 0x50
 80043d6:	d873      	bhi.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043d8:	2b40      	cmp	r3, #64	@ 0x40
 80043da:	d058      	beq.n	800448e <HAL_TIM_ConfigClockSource+0x13a>
 80043dc:	2b40      	cmp	r3, #64	@ 0x40
 80043de:	d86f      	bhi.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043e0:	2b30      	cmp	r3, #48	@ 0x30
 80043e2:	d064      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x15a>
 80043e4:	2b30      	cmp	r3, #48	@ 0x30
 80043e6:	d86b      	bhi.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d060      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x15a>
 80043ec:	2b20      	cmp	r3, #32
 80043ee:	d867      	bhi.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d05c      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x15a>
 80043f4:	2b10      	cmp	r3, #16
 80043f6:	d05a      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x15a>
 80043f8:	e062      	b.n	80044c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800440a:	f000 fafd 	bl	8004a08 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800441c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68ba      	ldr	r2, [r7, #8]
 8004424:	609a      	str	r2, [r3, #8]
      break;
 8004426:	e04f      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004438:	f000 fae6 	bl	8004a08 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800444a:	609a      	str	r2, [r3, #8]
      break;
 800444c:	e03c      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800445a:	461a      	mov	r2, r3
 800445c:	f000 fa5a 	bl	8004914 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2150      	movs	r1, #80	@ 0x50
 8004466:	4618      	mov	r0, r3
 8004468:	f000 fab3 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 800446c:	e02c      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800447a:	461a      	mov	r2, r3
 800447c:	f000 fa79 	bl	8004972 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2160      	movs	r1, #96	@ 0x60
 8004486:	4618      	mov	r0, r3
 8004488:	f000 faa3 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 800448c:	e01c      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800449a:	461a      	mov	r2, r3
 800449c:	f000 fa3a 	bl	8004914 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2140      	movs	r1, #64	@ 0x40
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 fa93 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 80044ac:	e00c      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4619      	mov	r1, r3
 80044b8:	4610      	mov	r0, r2
 80044ba:	f000 fa8a 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 80044be:	e003      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	73fb      	strb	r3, [r7, #15]
      break;
 80044c4:	e000      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
	...

080044e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a3a      	ldr	r2, [pc, #232]	@ (80045e0 <TIM_Base_SetConfig+0xfc>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d00f      	beq.n	800451c <TIM_Base_SetConfig+0x38>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004502:	d00b      	beq.n	800451c <TIM_Base_SetConfig+0x38>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a37      	ldr	r2, [pc, #220]	@ (80045e4 <TIM_Base_SetConfig+0x100>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d007      	beq.n	800451c <TIM_Base_SetConfig+0x38>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a36      	ldr	r2, [pc, #216]	@ (80045e8 <TIM_Base_SetConfig+0x104>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d003      	beq.n	800451c <TIM_Base_SetConfig+0x38>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a35      	ldr	r2, [pc, #212]	@ (80045ec <TIM_Base_SetConfig+0x108>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d108      	bne.n	800452e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	4313      	orrs	r3, r2
 800452c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a2b      	ldr	r2, [pc, #172]	@ (80045e0 <TIM_Base_SetConfig+0xfc>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d01b      	beq.n	800456e <TIM_Base_SetConfig+0x8a>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800453c:	d017      	beq.n	800456e <TIM_Base_SetConfig+0x8a>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a28      	ldr	r2, [pc, #160]	@ (80045e4 <TIM_Base_SetConfig+0x100>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d013      	beq.n	800456e <TIM_Base_SetConfig+0x8a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a27      	ldr	r2, [pc, #156]	@ (80045e8 <TIM_Base_SetConfig+0x104>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d00f      	beq.n	800456e <TIM_Base_SetConfig+0x8a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a26      	ldr	r2, [pc, #152]	@ (80045ec <TIM_Base_SetConfig+0x108>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d00b      	beq.n	800456e <TIM_Base_SetConfig+0x8a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a25      	ldr	r2, [pc, #148]	@ (80045f0 <TIM_Base_SetConfig+0x10c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d007      	beq.n	800456e <TIM_Base_SetConfig+0x8a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a24      	ldr	r2, [pc, #144]	@ (80045f4 <TIM_Base_SetConfig+0x110>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d003      	beq.n	800456e <TIM_Base_SetConfig+0x8a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a23      	ldr	r2, [pc, #140]	@ (80045f8 <TIM_Base_SetConfig+0x114>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d108      	bne.n	8004580 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004574:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	4313      	orrs	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a0e      	ldr	r2, [pc, #56]	@ (80045e0 <TIM_Base_SetConfig+0xfc>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d103      	bne.n	80045b4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	691a      	ldr	r2, [r3, #16]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d105      	bne.n	80045d2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	f023 0201 	bic.w	r2, r3, #1
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	611a      	str	r2, [r3, #16]
  }
}
 80045d2:	bf00      	nop
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	40010000 	.word	0x40010000
 80045e4:	40000400 	.word	0x40000400
 80045e8:	40000800 	.word	0x40000800
 80045ec:	40000c00 	.word	0x40000c00
 80045f0:	40014000 	.word	0x40014000
 80045f4:	40014400 	.word	0x40014400
 80045f8:	40014800 	.word	0x40014800

080045fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b087      	sub	sp, #28
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a1b      	ldr	r3, [r3, #32]
 8004610:	f023 0201 	bic.w	r2, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800462a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f023 0303 	bic.w	r3, r3, #3
 8004632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	4313      	orrs	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f023 0302 	bic.w	r3, r3, #2
 8004644:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4313      	orrs	r3, r2
 800464e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a1c      	ldr	r2, [pc, #112]	@ (80046c4 <TIM_OC1_SetConfig+0xc8>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d10c      	bne.n	8004672 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f023 0308 	bic.w	r3, r3, #8
 800465e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	4313      	orrs	r3, r2
 8004668:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	f023 0304 	bic.w	r3, r3, #4
 8004670:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a13      	ldr	r2, [pc, #76]	@ (80046c4 <TIM_OC1_SetConfig+0xc8>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d111      	bne.n	800469e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004680:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004688:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	4313      	orrs	r3, r2
 8004692:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	4313      	orrs	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	621a      	str	r2, [r3, #32]
}
 80046b8:	bf00      	nop
 80046ba:	371c      	adds	r7, #28
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr
 80046c4:	40010000 	.word	0x40010000

080046c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b087      	sub	sp, #28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	f023 0210 	bic.w	r2, r3, #16
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	021b      	lsls	r3, r3, #8
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f023 0320 	bic.w	r3, r3, #32
 8004712:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	011b      	lsls	r3, r3, #4
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a1e      	ldr	r2, [pc, #120]	@ (800479c <TIM_OC2_SetConfig+0xd4>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d10d      	bne.n	8004744 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800472e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	011b      	lsls	r3, r3, #4
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004742:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a15      	ldr	r2, [pc, #84]	@ (800479c <TIM_OC2_SetConfig+0xd4>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d113      	bne.n	8004774 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800475a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4313      	orrs	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	4313      	orrs	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	bf00      	nop
 8004790:	371c      	adds	r7, #28
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40010000 	.word	0x40010000

080047a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b087      	sub	sp, #28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a1b      	ldr	r3, [r3, #32]
 80047b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f023 0303 	bic.w	r3, r3, #3
 80047d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68fa      	ldr	r2, [r7, #12]
 80047de:	4313      	orrs	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	021b      	lsls	r3, r3, #8
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004870 <TIM_OC3_SetConfig+0xd0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d10d      	bne.n	800481a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004804:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	021b      	lsls	r3, r3, #8
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	4313      	orrs	r3, r2
 8004810:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004818:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a14      	ldr	r2, [pc, #80]	@ (8004870 <TIM_OC3_SetConfig+0xd0>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d113      	bne.n	800484a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	4313      	orrs	r3, r2
 8004848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685a      	ldr	r2, [r3, #4]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	621a      	str	r2, [r3, #32]
}
 8004864:	bf00      	nop
 8004866:	371c      	adds	r7, #28
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	40010000 	.word	0x40010000

08004874 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80048be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	031b      	lsls	r3, r3, #12
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a10      	ldr	r2, [pc, #64]	@ (8004910 <TIM_OC4_SetConfig+0x9c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d109      	bne.n	80048e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	019b      	lsls	r3, r3, #6
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	621a      	str	r2, [r3, #32]
}
 8004902:	bf00      	nop
 8004904:	371c      	adds	r7, #28
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40010000 	.word	0x40010000

08004914 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a1b      	ldr	r3, [r3, #32]
 800492a:	f023 0201 	bic.w	r2, r3, #1
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800493e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	4313      	orrs	r3, r2
 8004948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	f023 030a 	bic.w	r3, r3, #10
 8004950:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	621a      	str	r2, [r3, #32]
}
 8004966:	bf00      	nop
 8004968:	371c      	adds	r7, #28
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004972:	b480      	push	{r7}
 8004974:	b087      	sub	sp, #28
 8004976:	af00      	add	r7, sp, #0
 8004978:	60f8      	str	r0, [r7, #12]
 800497a:	60b9      	str	r1, [r7, #8]
 800497c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6a1b      	ldr	r3, [r3, #32]
 8004988:	f023 0210 	bic.w	r2, r3, #16
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800499c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	031b      	lsls	r3, r3, #12
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	621a      	str	r2, [r3, #32]
}
 80049c6:	bf00      	nop
 80049c8:	371c      	adds	r7, #28
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b085      	sub	sp, #20
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
 80049da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	f043 0307 	orr.w	r3, r3, #7
 80049f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	609a      	str	r2, [r3, #8]
}
 80049fc:	bf00      	nop
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b087      	sub	sp, #28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
 8004a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	021a      	lsls	r2, r3, #8
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	609a      	str	r2, [r3, #8]
}
 8004a3c:	bf00      	nop
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f003 031f 	and.w	r3, r3, #31
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6a1a      	ldr	r2, [r3, #32]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	43db      	mvns	r3, r3
 8004a6a:	401a      	ands	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6a1a      	ldr	r2, [r3, #32]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	f003 031f 	and.w	r3, r3, #31
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a80:	431a      	orrs	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	621a      	str	r2, [r3, #32]
}
 8004a86:	bf00      	nop
 8004a88:	371c      	adds	r7, #28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
	...

08004a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d101      	bne.n	8004aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	e050      	b.n	8004b4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ad2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a1c      	ldr	r2, [pc, #112]	@ (8004b5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d018      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004af8:	d013      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a18      	ldr	r2, [pc, #96]	@ (8004b60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d00e      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a16      	ldr	r2, [pc, #88]	@ (8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d009      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a15      	ldr	r2, [pc, #84]	@ (8004b68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d004      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a13      	ldr	r2, [pc, #76]	@ (8004b6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d10c      	bne.n	8004b3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40010000 	.word	0x40010000
 8004b60:	40000400 	.word	0x40000400
 8004b64:	40000800 	.word	0x40000800
 8004b68:	40000c00 	.word	0x40000c00
 8004b6c:	40014000 	.word	0x40014000

08004b70 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	f043 0201 	orr.w	r2, r3, #1
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f023 0201 	bic.w	r2, r3, #1
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004bce:	d901      	bls.n	8004bd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e01b      	b.n	8004c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	daf2      	bge.n	8004bc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	019b      	lsls	r3, r3, #6
 8004be4:	f043 0220 	orr.w	r2, r3, #32
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004bf8:	d901      	bls.n	8004bfe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e006      	b.n	8004c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	d0f0      	beq.n	8004bec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	3301      	adds	r3, #1
 8004c28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c30:	d901      	bls.n	8004c36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e018      	b.n	8004c68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	daf2      	bge.n	8004c24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2210      	movs	r2, #16
 8004c46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c54:	d901      	bls.n	8004c5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e006      	b.n	8004c68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0310 	and.w	r3, r3, #16
 8004c62:	2b10      	cmp	r3, #16
 8004c64:	d0f0      	beq.n	8004c48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b089      	sub	sp, #36	@ 0x24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	4611      	mov	r1, r2
 8004c80:	461a      	mov	r2, r3
 8004c82:	460b      	mov	r3, r1
 8004c84:	71fb      	strb	r3, [r7, #7]
 8004c86:	4613      	mov	r3, r2
 8004c88:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004c92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d123      	bne.n	8004ce2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004c9a:	88bb      	ldrh	r3, [r7, #4]
 8004c9c:	3303      	adds	r3, #3
 8004c9e:	089b      	lsrs	r3, r3, #2
 8004ca0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	61bb      	str	r3, [r7, #24]
 8004ca6:	e018      	b.n	8004cda <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004ca8:	79fb      	ldrb	r3, [r7, #7]
 8004caa:	031a      	lsls	r2, r3, #12
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	61bb      	str	r3, [r7, #24]
 8004cda:	69ba      	ldr	r2, [r7, #24]
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d3e2      	bcc.n	8004ca8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3724      	adds	r7, #36	@ 0x24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b08b      	sub	sp, #44	@ 0x2c
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004d06:	88fb      	ldrh	r3, [r7, #6]
 8004d08:	089b      	lsrs	r3, r3, #2
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004d0e:	88fb      	ldrh	r3, [r7, #6]
 8004d10:	f003 0303 	and.w	r3, r3, #3
 8004d14:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004d16:	2300      	movs	r3, #0
 8004d18:	623b      	str	r3, [r7, #32]
 8004d1a:	e014      	b.n	8004d46 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d26:	601a      	str	r2, [r3, #0]
    pDest++;
 8004d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d30:	3301      	adds	r3, #1
 8004d32:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d36:	3301      	adds	r3, #1
 8004d38:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004d40:	6a3b      	ldr	r3, [r7, #32]
 8004d42:	3301      	adds	r3, #1
 8004d44:	623b      	str	r3, [r7, #32]
 8004d46:	6a3a      	ldr	r2, [r7, #32]
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d3e6      	bcc.n	8004d1c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004d4e:	8bfb      	ldrh	r3, [r7, #30]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d01e      	beq.n	8004d92 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004d54:	2300      	movs	r3, #0
 8004d56:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f107 0310 	add.w	r3, r7, #16
 8004d64:	6812      	ldr	r2, [r2, #0]
 8004d66:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	6a3b      	ldr	r3, [r7, #32]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	fa22 f303 	lsr.w	r3, r2, r3
 8004d74:	b2da      	uxtb	r2, r3
 8004d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d78:	701a      	strb	r2, [r3, #0]
      i++;
 8004d7a:	6a3b      	ldr	r3, [r7, #32]
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	623b      	str	r3, [r7, #32]
      pDest++;
 8004d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d82:	3301      	adds	r3, #1
 8004d84:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004d86:	8bfb      	ldrh	r3, [r7, #30]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004d8c:	8bfb      	ldrh	r3, [r7, #30]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1ea      	bne.n	8004d68 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	372c      	adds	r7, #44	@ 0x2c
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	695b      	ldr	r3, [r3, #20]
 8004dac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	4013      	ands	r3, r2
 8004db6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004db8:	68fb      	ldr	r3, [r7, #12]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr

08004dc6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b085      	sub	sp, #20
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
 8004dce:	460b      	mov	r3, r1
 8004dd0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8004dd6:	78fb      	ldrb	r3, [r7, #3]
 8004dd8:	015a      	lsls	r2, r3, #5
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	4413      	add	r3, r2
 8004dde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8004de6:	78fb      	ldrb	r3, [r7, #3]
 8004de8:	015a      	lsls	r2, r3, #5
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	4413      	add	r3, r2
 8004dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	4013      	ands	r3, r2
 8004df8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004dfa:	68bb      	ldr	r3, [r7, #8]
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	f003 0301 	and.w	r3, r3, #1
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004e42:	f023 0303 	bic.w	r3, r3, #3
 8004e46:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	78fb      	ldrb	r3, [r7, #3]
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	68f9      	ldr	r1, [r7, #12]
 8004e58:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004e60:	78fb      	ldrb	r3, [r7, #3]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d107      	bne.n	8004e76 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004e72:	6053      	str	r3, [r2, #4]
 8004e74:	e00c      	b.n	8004e90 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8004e76:	78fb      	ldrb	r3, [r7, #3]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d107      	bne.n	8004e8c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e82:	461a      	mov	r2, r3
 8004e84:	f241 7370 	movw	r3, #6000	@ 0x1770
 8004e88:	6053      	str	r3, [r2, #4]
 8004e8a:	e001      	b.n	8004e90 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e000      	b.n	8004e92 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b084      	sub	sp, #16
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004ebe:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ecc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004ece:	2064      	movs	r0, #100	@ 0x64
 8004ed0:	f7fb fe7c 	bl	8000bcc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004edc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ee0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004ee2:	200a      	movs	r0, #10
 8004ee4:	f7fb fe72 	bl	8000bcc <HAL_Delay>

  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b085      	sub	sp, #20
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
 8004efa:	460b      	mov	r3, r1
 8004efc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004f16:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d109      	bne.n	8004f36 <USB_DriveVbus+0x44>
 8004f22:	78fb      	ldrb	r3, [r7, #3]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d106      	bne.n	8004f36 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f34:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f40:	d109      	bne.n	8004f56 <USB_DriveVbus+0x64>
 8004f42:	78fb      	ldrb	r3, [r7, #3]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d106      	bne.n	8004f56 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f54:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3714      	adds	r7, #20
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004f70:	2300      	movs	r3, #0
 8004f72:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	0c5b      	lsrs	r3, r3, #17
 8004f82:	f003 0303 	and.w	r3, r3, #3
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3714      	adds	r7, #20
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
	...

08004f94 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b088      	sub	sp, #32
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	4608      	mov	r0, r1
 8004f9e:	4611      	mov	r1, r2
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	70fb      	strb	r3, [r7, #3]
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	70bb      	strb	r3, [r7, #2]
 8004faa:	4613      	mov	r3, r2
 8004fac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8004fb6:	78fb      	ldrb	r3, [r7, #3]
 8004fb8:	015a      	lsls	r2, r3, #5
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004fca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004fce:	2b03      	cmp	r3, #3
 8004fd0:	d867      	bhi.n	80050a2 <USB_HC_Init+0x10e>
 8004fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd8 <USB_HC_Init+0x44>)
 8004fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd8:	08004fe9 	.word	0x08004fe9
 8004fdc:	08005065 	.word	0x08005065
 8004fe0:	08004fe9 	.word	0x08004fe9
 8004fe4:	08005027 	.word	0x08005027
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004fe8:	78fb      	ldrb	r3, [r7, #3]
 8004fea:	015a      	lsls	r2, r3, #5
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	f240 439d 	movw	r3, #1181	@ 0x49d
 8004ffa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004ffc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005000:	2b00      	cmp	r3, #0
 8005002:	da51      	bge.n	80050a8 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005004:	78fb      	ldrb	r3, [r7, #3]
 8005006:	015a      	lsls	r2, r3, #5
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	4413      	add	r3, r2
 800500c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	78fa      	ldrb	r2, [r7, #3]
 8005014:	0151      	lsls	r1, r2, #5
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	440a      	add	r2, r1
 800501a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800501e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005022:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005024:	e040      	b.n	80050a8 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005026:	78fb      	ldrb	r3, [r7, #3]
 8005028:	015a      	lsls	r2, r3, #5
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	4413      	add	r3, r2
 800502e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005032:	461a      	mov	r2, r3
 8005034:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005038:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800503a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800503e:	2b00      	cmp	r3, #0
 8005040:	da34      	bge.n	80050ac <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005042:	78fb      	ldrb	r3, [r7, #3]
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	4413      	add	r3, r2
 800504a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	78fa      	ldrb	r2, [r7, #3]
 8005052:	0151      	lsls	r1, r2, #5
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	440a      	add	r2, r1
 8005058:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800505c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005060:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005062:	e023      	b.n	80050ac <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005064:	78fb      	ldrb	r3, [r7, #3]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4413      	add	r3, r2
 800506c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005070:	461a      	mov	r2, r3
 8005072:	f240 2325 	movw	r3, #549	@ 0x225
 8005076:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005078:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800507c:	2b00      	cmp	r3, #0
 800507e:	da17      	bge.n	80050b0 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005080:	78fb      	ldrb	r3, [r7, #3]
 8005082:	015a      	lsls	r2, r3, #5
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4413      	add	r3, r2
 8005088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	78fa      	ldrb	r2, [r7, #3]
 8005090:	0151      	lsls	r1, r2, #5
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	440a      	add	r2, r1
 8005096:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800509a:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800509e:	60d3      	str	r3, [r2, #12]
      }
      break;
 80050a0:	e006      	b.n	80050b0 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	77fb      	strb	r3, [r7, #31]
      break;
 80050a6:	e004      	b.n	80050b2 <USB_HC_Init+0x11e>
      break;
 80050a8:	bf00      	nop
 80050aa:	e002      	b.n	80050b2 <USB_HC_Init+0x11e>
      break;
 80050ac:	bf00      	nop
 80050ae:	e000      	b.n	80050b2 <USB_HC_Init+0x11e>
      break;
 80050b0:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80050b2:	78fb      	ldrb	r3, [r7, #3]
 80050b4:	015a      	lsls	r2, r3, #5
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	4413      	add	r3, r2
 80050ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050be:	461a      	mov	r2, r3
 80050c0:	2300      	movs	r3, #0
 80050c2:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80050c4:	78fb      	ldrb	r3, [r7, #3]
 80050c6:	015a      	lsls	r2, r3, #5
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	78fa      	ldrb	r2, [r7, #3]
 80050d4:	0151      	lsls	r1, r2, #5
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	440a      	add	r2, r1
 80050da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050de:	f043 0302 	orr.w	r3, r3, #2
 80050e2:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050ea:	699a      	ldr	r2, [r3, #24]
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	f003 030f 	and.w	r3, r3, #15
 80050f2:	2101      	movs	r1, #1
 80050f4:	fa01 f303 	lsl.w	r3, r1, r3
 80050f8:	6939      	ldr	r1, [r7, #16]
 80050fa:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80050fe:	4313      	orrs	r3, r2
 8005100:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800510e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005112:	2b00      	cmp	r3, #0
 8005114:	da03      	bge.n	800511e <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005116:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800511a:	61bb      	str	r3, [r7, #24]
 800511c:	e001      	b.n	8005122 <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f7ff ff1e 	bl	8004f64 <USB_GetHostSpeed>
 8005128:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800512a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800512e:	2b02      	cmp	r3, #2
 8005130:	d106      	bne.n	8005140 <USB_HC_Init+0x1ac>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2b02      	cmp	r3, #2
 8005136:	d003      	beq.n	8005140 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005138:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	e001      	b.n	8005144 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005140:	2300      	movs	r3, #0
 8005142:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005144:	787b      	ldrb	r3, [r7, #1]
 8005146:	059b      	lsls	r3, r3, #22
 8005148:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800514c:	78bb      	ldrb	r3, [r7, #2]
 800514e:	02db      	lsls	r3, r3, #11
 8005150:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005154:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005156:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800515a:	049b      	lsls	r3, r3, #18
 800515c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005160:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005162:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005164:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005168:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	431a      	orrs	r2, r3
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005172:	78fa      	ldrb	r2, [r7, #3]
 8005174:	0151      	lsls	r1, r2, #5
 8005176:	693a      	ldr	r2, [r7, #16]
 8005178:	440a      	add	r2, r1
 800517a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800517e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005182:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005184:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005188:	2b03      	cmp	r3, #3
 800518a:	d003      	beq.n	8005194 <USB_HC_Init+0x200>
 800518c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005190:	2b01      	cmp	r3, #1
 8005192:	d10f      	bne.n	80051b4 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005194:	78fb      	ldrb	r3, [r7, #3]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4413      	add	r3, r2
 800519c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	78fa      	ldrb	r2, [r7, #3]
 80051a4:	0151      	lsls	r1, r2, #5
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	440a      	add	r2, r1
 80051aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051ae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80051b2:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80051b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3720      	adds	r7, #32
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop

080051c0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b08c      	sub	sp, #48	@ 0x30
 80051c4:	af02      	add	r7, sp, #8
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	4613      	mov	r3, r2
 80051cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	785b      	ldrb	r3, [r3, #1]
 80051d6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80051d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80051dc:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	799b      	ldrb	r3, [r3, #6]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d158      	bne.n	8005298 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80051e6:	2301      	movs	r3, #1
 80051e8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	78db      	ldrb	r3, [r3, #3]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d007      	beq.n	8005202 <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80051f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	8a92      	ldrh	r2, [r2, #20]
 80051f8:	fb03 f202 	mul.w	r2, r3, r2
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	61da      	str	r2, [r3, #28]
 8005200:	e079      	b.n	80052f6 <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	7c9b      	ldrb	r3, [r3, #18]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d130      	bne.n	800526c <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	2bbc      	cmp	r3, #188	@ 0xbc
 8005210:	d918      	bls.n	8005244 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	8a9b      	ldrh	r3, [r3, #20]
 8005216:	461a      	mov	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	69da      	ldr	r2, [r3, #28]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d003      	beq.n	8005234 <USB_HC_StartXfer+0x74>
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	2b02      	cmp	r3, #2
 8005232:	d103      	bne.n	800523c <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	2202      	movs	r2, #2
 8005238:	60da      	str	r2, [r3, #12]
 800523a:	e05c      	b.n	80052f6 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2201      	movs	r2, #1
 8005240:	60da      	str	r2, [r3, #12]
 8005242:	e058      	b.n	80052f6 <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	6a1a      	ldr	r2, [r3, #32]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d007      	beq.n	8005264 <USB_HC_StartXfer+0xa4>
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	2b02      	cmp	r3, #2
 800525a:	d003      	beq.n	8005264 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2204      	movs	r2, #4
 8005260:	60da      	str	r2, [r3, #12]
 8005262:	e048      	b.n	80052f6 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2203      	movs	r2, #3
 8005268:	60da      	str	r2, [r3, #12]
 800526a:	e044      	b.n	80052f6 <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800526c:	79fb      	ldrb	r3, [r7, #7]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d10d      	bne.n	800528e <USB_HC_StartXfer+0xce>
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	8a92      	ldrh	r2, [r2, #20]
 800527a:	4293      	cmp	r3, r2
 800527c:	d907      	bls.n	800528e <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800527e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	8a92      	ldrh	r2, [r2, #20]
 8005284:	fb03 f202 	mul.w	r2, r3, r2
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	61da      	str	r2, [r3, #28]
 800528c:	e033      	b.n	80052f6 <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	6a1a      	ldr	r2, [r3, #32]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	61da      	str	r2, [r3, #28]
 8005296:	e02e      	b.n	80052f6 <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d018      	beq.n	80052d2 <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	8a92      	ldrh	r2, [r2, #20]
 80052a8:	4413      	add	r3, r2
 80052aa:	3b01      	subs	r3, #1
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	8a92      	ldrh	r2, [r2, #20]
 80052b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80052b4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80052b6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80052b8:	8b7b      	ldrh	r3, [r7, #26]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d90b      	bls.n	80052d6 <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 80052be:	8b7b      	ldrh	r3, [r7, #26]
 80052c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80052c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	8a92      	ldrh	r2, [r2, #20]
 80052c8:	fb03 f202 	mul.w	r2, r3, r2
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	61da      	str	r2, [r3, #28]
 80052d0:	e001      	b.n	80052d6 <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 80052d2:	2301      	movs	r3, #1
 80052d4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	78db      	ldrb	r3, [r3, #3]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d007      	beq.n	80052ee <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80052de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	8a92      	ldrh	r2, [r2, #20]
 80052e4:	fb03 f202 	mul.w	r2, r3, r2
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	61da      	str	r2, [r3, #28]
 80052ec:	e003      	b.n	80052f6 <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	6a1a      	ldr	r2, [r3, #32]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	69db      	ldr	r3, [r3, #28]
 80052fa:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80052fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005300:	04d9      	lsls	r1, r3, #19
 8005302:	4ba4      	ldr	r3, [pc, #656]	@ (8005594 <USB_HC_StartXfer+0x3d4>)
 8005304:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005306:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	7d9b      	ldrb	r3, [r3, #22]
 800530c:	075b      	lsls	r3, r3, #29
 800530e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005312:	69f9      	ldr	r1, [r7, #28]
 8005314:	0148      	lsls	r0, r1, #5
 8005316:	6a39      	ldr	r1, [r7, #32]
 8005318:	4401      	add	r1, r0
 800531a:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800531e:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005320:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005322:	79fb      	ldrb	r3, [r7, #7]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d009      	beq.n	800533c <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	6999      	ldr	r1, [r3, #24]
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	015a      	lsls	r2, r3, #5
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	4413      	add	r3, r2
 8005334:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005338:	460a      	mov	r2, r1
 800533a:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800533c:	6a3b      	ldr	r3, [r7, #32]
 800533e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b00      	cmp	r3, #0
 800534a:	bf0c      	ite	eq
 800534c:	2301      	moveq	r3, #1
 800534e:	2300      	movne	r3, #0
 8005350:	b2db      	uxtb	r3, r3
 8005352:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	015a      	lsls	r2, r3, #5
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	4413      	add	r3, r2
 800535c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	0151      	lsls	r1, r2, #5
 8005366:	6a3a      	ldr	r2, [r7, #32]
 8005368:	440a      	add	r2, r1
 800536a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800536e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005372:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	015a      	lsls	r2, r3, #5
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	4413      	add	r3, r2
 800537c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	7e7b      	ldrb	r3, [r7, #25]
 8005384:	075b      	lsls	r3, r3, #29
 8005386:	69f9      	ldr	r1, [r7, #28]
 8005388:	0148      	lsls	r0, r1, #5
 800538a:	6a39      	ldr	r1, [r7, #32]
 800538c:	4401      	add	r1, r0
 800538e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005392:	4313      	orrs	r3, r2
 8005394:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	799b      	ldrb	r3, [r3, #6]
 800539a:	2b01      	cmp	r3, #1
 800539c:	f040 80c4 	bne.w	8005528 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	7c5b      	ldrb	r3, [r3, #17]
 80053a4:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80053aa:	4313      	orrs	r3, r2
 80053ac:	69fa      	ldr	r2, [r7, #28]
 80053ae:	0151      	lsls	r1, r2, #5
 80053b0:	6a3a      	ldr	r2, [r7, #32]
 80053b2:	440a      	add	r2, r1
 80053b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80053b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80053bc:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	015a      	lsls	r2, r3, #5
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	69fa      	ldr	r2, [r7, #28]
 80053ce:	0151      	lsls	r1, r2, #5
 80053d0:	6a3a      	ldr	r2, [r7, #32]
 80053d2:	440a      	add	r2, r1
 80053d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053d8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80053dc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	79db      	ldrb	r3, [r3, #7]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d123      	bne.n	800542e <USB_HC_StartXfer+0x26e>
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	78db      	ldrb	r3, [r3, #3]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d11f      	bne.n	800542e <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	015a      	lsls	r2, r3, #5
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	4413      	add	r3, r2
 80053f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	69fa      	ldr	r2, [r7, #28]
 80053fe:	0151      	lsls	r1, r2, #5
 8005400:	6a3a      	ldr	r2, [r7, #32]
 8005402:	440a      	add	r2, r1
 8005404:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800540c:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	4413      	add	r3, r2
 8005416:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	69fa      	ldr	r2, [r7, #28]
 800541e:	0151      	lsls	r1, r2, #5
 8005420:	6a3a      	ldr	r2, [r7, #32]
 8005422:	440a      	add	r2, r1
 8005424:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800542c:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	7c9b      	ldrb	r3, [r3, #18]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d003      	beq.n	800543e <USB_HC_StartXfer+0x27e>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	7c9b      	ldrb	r3, [r3, #18]
 800543a:	2b03      	cmp	r3, #3
 800543c:	d117      	bne.n	800546e <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005442:	2b01      	cmp	r3, #1
 8005444:	d113      	bne.n	800546e <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	78db      	ldrb	r3, [r3, #3]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d10f      	bne.n	800546e <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	6a3b      	ldr	r3, [r7, #32]
 8005454:	4413      	add	r3, r2
 8005456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	69fa      	ldr	r2, [r7, #28]
 800545e:	0151      	lsls	r1, r2, #5
 8005460:	6a3a      	ldr	r2, [r7, #32]
 8005462:	440a      	add	r2, r1
 8005464:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800546c:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	7c9b      	ldrb	r3, [r3, #18]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d163      	bne.n	800553e <USB_HC_StartXfer+0x37e>
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	78db      	ldrb	r3, [r3, #3]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d15f      	bne.n	800553e <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	3b01      	subs	r3, #1
 8005484:	2b03      	cmp	r3, #3
 8005486:	d859      	bhi.n	800553c <USB_HC_StartXfer+0x37c>
 8005488:	a201      	add	r2, pc, #4	@ (adr r2, 8005490 <USB_HC_StartXfer+0x2d0>)
 800548a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800548e:	bf00      	nop
 8005490:	080054a1 	.word	0x080054a1
 8005494:	080054c3 	.word	0x080054c3
 8005498:	080054e5 	.word	0x080054e5
 800549c:	08005507 	.word	0x08005507
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	015a      	lsls	r2, r3, #5
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	4413      	add	r3, r2
 80054a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	69fa      	ldr	r2, [r7, #28]
 80054b0:	0151      	lsls	r1, r2, #5
 80054b2:	6a3a      	ldr	r2, [r7, #32]
 80054b4:	440a      	add	r2, r1
 80054b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054be:	6053      	str	r3, [r2, #4]
          break;
 80054c0:	e03d      	b.n	800553e <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	015a      	lsls	r2, r3, #5
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	4413      	add	r3, r2
 80054ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	69fa      	ldr	r2, [r7, #28]
 80054d2:	0151      	lsls	r1, r2, #5
 80054d4:	6a3a      	ldr	r2, [r7, #32]
 80054d6:	440a      	add	r2, r1
 80054d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054dc:	f043 030e 	orr.w	r3, r3, #14
 80054e0:	6053      	str	r3, [r2, #4]
          break;
 80054e2:	e02c      	b.n	800553e <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	69fa      	ldr	r2, [r7, #28]
 80054f4:	0151      	lsls	r1, r2, #5
 80054f6:	6a3a      	ldr	r2, [r7, #32]
 80054f8:	440a      	add	r2, r1
 80054fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005502:	6053      	str	r3, [r2, #4]
          break;
 8005504:	e01b      	b.n	800553e <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	015a      	lsls	r2, r3, #5
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	4413      	add	r3, r2
 800550e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	69fa      	ldr	r2, [r7, #28]
 8005516:	0151      	lsls	r1, r2, #5
 8005518:	6a3a      	ldr	r2, [r7, #32]
 800551a:	440a      	add	r2, r1
 800551c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005520:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005524:	6053      	str	r3, [r2, #4]
          break;
 8005526:	e00a      	b.n	800553e <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	015a      	lsls	r2, r3, #5
 800552c:	6a3b      	ldr	r3, [r7, #32]
 800552e:	4413      	add	r3, r2
 8005530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005534:	461a      	mov	r2, r3
 8005536:	2300      	movs	r3, #0
 8005538:	6053      	str	r3, [r2, #4]
 800553a:	e000      	b.n	800553e <USB_HC_StartXfer+0x37e>
          break;
 800553c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	015a      	lsls	r2, r3, #5
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	4413      	add	r3, r2
 8005546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005554:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	78db      	ldrb	r3, [r3, #3]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d004      	beq.n	8005568 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005564:	613b      	str	r3, [r7, #16]
 8005566:	e003      	b.n	8005570 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800556e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005576:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	4413      	add	r3, r2
 8005580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005584:	461a      	mov	r2, r3
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800558a:	79fb      	ldrb	r3, [r7, #7]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 8005590:	2300      	movs	r3, #0
 8005592:	e055      	b.n	8005640 <USB_HC_StartXfer+0x480>
 8005594:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	78db      	ldrb	r3, [r3, #3]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d14e      	bne.n	800563e <USB_HC_StartXfer+0x47e>
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d04a      	beq.n	800563e <USB_HC_StartXfer+0x47e>
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	79db      	ldrb	r3, [r3, #7]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d146      	bne.n	800563e <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	7c9b      	ldrb	r3, [r3, #18]
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d831      	bhi.n	800561c <USB_HC_StartXfer+0x45c>
 80055b8:	a201      	add	r2, pc, #4	@ (adr r2, 80055c0 <USB_HC_StartXfer+0x400>)
 80055ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055be:	bf00      	nop
 80055c0:	080055d1 	.word	0x080055d1
 80055c4:	080055f5 	.word	0x080055f5
 80055c8:	080055d1 	.word	0x080055d1
 80055cc:	080055f5 	.word	0x080055f5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	3303      	adds	r3, #3
 80055d6:	089b      	lsrs	r3, r3, #2
 80055d8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80055da:	8afa      	ldrh	r2, [r7, #22]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d91c      	bls.n	8005620 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	f043 0220 	orr.w	r2, r3, #32
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	619a      	str	r2, [r3, #24]
        }
        break;
 80055f2:	e015      	b.n	8005620 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	3303      	adds	r3, #3
 80055fa:	089b      	lsrs	r3, r3, #2
 80055fc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80055fe:	8afa      	ldrh	r2, [r7, #22]
 8005600:	6a3b      	ldr	r3, [r7, #32]
 8005602:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005606:	691b      	ldr	r3, [r3, #16]
 8005608:	b29b      	uxth	r3, r3
 800560a:	429a      	cmp	r2, r3
 800560c:	d90a      	bls.n	8005624 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	619a      	str	r2, [r3, #24]
        }
        break;
 800561a:	e003      	b.n	8005624 <USB_HC_StartXfer+0x464>

      default:
        break;
 800561c:	bf00      	nop
 800561e:	e002      	b.n	8005626 <USB_HC_StartXfer+0x466>
        break;
 8005620:	bf00      	nop
 8005622:	e000      	b.n	8005626 <USB_HC_StartXfer+0x466>
        break;
 8005624:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	6999      	ldr	r1, [r3, #24]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	785a      	ldrb	r2, [r3, #1]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	b29b      	uxth	r3, r3
 8005634:	2000      	movs	r0, #0
 8005636:	9000      	str	r0, [sp, #0]
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f7ff fb1b 	bl	8004c74 <USB_WritePacket>
  }

  return HAL_OK;
 800563e:	2300      	movs	r3, #0
}
 8005640:	4618      	mov	r0, r3
 8005642:	3728      	adds	r7, #40	@ 0x28
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	b29b      	uxth	r3, r3
}
 800565e:	4618      	mov	r0, r3
 8005660:	3714      	adds	r7, #20
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800566a:	b480      	push	{r7}
 800566c:	b089      	sub	sp, #36	@ 0x24
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
 8005672:	460b      	mov	r3, r1
 8005674:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800567a:	78fb      	ldrb	r3, [r7, #3]
 800567c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800567e:	2300      	movs	r3, #0
 8005680:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	015a      	lsls	r2, r3, #5
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	4413      	add	r3, r2
 800568a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	0c9b      	lsrs	r3, r3, #18
 8005692:	f003 0303 	and.w	r3, r3, #3
 8005696:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	0fdb      	lsrs	r3, r3, #31
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	015a      	lsls	r2, r3, #5
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	4413      	add	r3, r2
 80056b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	0fdb      	lsrs	r3, r3, #31
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f003 0320 	and.w	r3, r3, #32
 80056cc:	2b20      	cmp	r3, #32
 80056ce:	d10d      	bne.n	80056ec <USB_HC_Halt+0x82>
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10a      	bne.n	80056ec <USB_HC_Halt+0x82>
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d005      	beq.n	80056e8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d002      	beq.n	80056e8 <USB_HC_Halt+0x7e>
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b03      	cmp	r3, #3
 80056e6:	d101      	bne.n	80056ec <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	e0d8      	b.n	800589e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d002      	beq.n	80056f8 <USB_HC_Halt+0x8e>
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d173      	bne.n	80057e0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	0151      	lsls	r1, r2, #5
 800570a:	69fa      	ldr	r2, [r7, #28]
 800570c:	440a      	add	r2, r1
 800570e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005712:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005716:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f003 0320 	and.w	r3, r3, #32
 8005720:	2b00      	cmp	r3, #0
 8005722:	d14a      	bne.n	80057ba <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005728:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d133      	bne.n	8005798 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	015a      	lsls	r2, r3, #5
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	4413      	add	r3, r2
 8005738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	69ba      	ldr	r2, [r7, #24]
 8005740:	0151      	lsls	r1, r2, #5
 8005742:	69fa      	ldr	r2, [r7, #28]
 8005744:	440a      	add	r2, r1
 8005746:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800574a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800574e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	4413      	add	r3, r2
 8005758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	0151      	lsls	r1, r2, #5
 8005762:	69fa      	ldr	r2, [r7, #28]
 8005764:	440a      	add	r2, r1
 8005766:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800576a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800576e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	3301      	adds	r3, #1
 8005774:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800577c:	d82e      	bhi.n	80057dc <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	015a      	lsls	r2, r3, #5
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	4413      	add	r3, r2
 8005786:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005790:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005794:	d0ec      	beq.n	8005770 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005796:	e081      	b.n	800589c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	015a      	lsls	r2, r3, #5
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	4413      	add	r3, r2
 80057a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69ba      	ldr	r2, [r7, #24]
 80057a8:	0151      	lsls	r1, r2, #5
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	440a      	add	r2, r1
 80057ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80057b6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80057b8:	e070      	b.n	800589c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	0151      	lsls	r1, r2, #5
 80057cc:	69fa      	ldr	r2, [r7, #28]
 80057ce:	440a      	add	r2, r1
 80057d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80057d8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80057da:	e05f      	b.n	800589c <USB_HC_Halt+0x232>
            break;
 80057dc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80057de:	e05d      	b.n	800589c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	015a      	lsls	r2, r3, #5
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	4413      	add	r3, r2
 80057e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	0151      	lsls	r1, r2, #5
 80057f2:	69fa      	ldr	r2, [r7, #28]
 80057f4:	440a      	add	r2, r1
 80057f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80057fe:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d133      	bne.n	8005878 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	015a      	lsls	r2, r3, #5
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	4413      	add	r3, r2
 8005818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	0151      	lsls	r1, r2, #5
 8005822:	69fa      	ldr	r2, [r7, #28]
 8005824:	440a      	add	r2, r1
 8005826:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800582a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800582e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	015a      	lsls	r2, r3, #5
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	4413      	add	r3, r2
 8005838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	0151      	lsls	r1, r2, #5
 8005842:	69fa      	ldr	r2, [r7, #28]
 8005844:	440a      	add	r2, r1
 8005846:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800584a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800584e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	3301      	adds	r3, #1
 8005854:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800585c:	d81d      	bhi.n	800589a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	015a      	lsls	r2, r3, #5
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	4413      	add	r3, r2
 8005866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005870:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005874:	d0ec      	beq.n	8005850 <USB_HC_Halt+0x1e6>
 8005876:	e011      	b.n	800589c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	015a      	lsls	r2, r3, #5
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	4413      	add	r3, r2
 8005880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	0151      	lsls	r1, r2, #5
 800588a:	69fa      	ldr	r2, [r7, #28]
 800588c:	440a      	add	r2, r1
 800588e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005892:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	e000      	b.n	800589c <USB_HC_Halt+0x232>
          break;
 800589a:	bf00      	nop
    }
  }

  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3724      	adds	r7, #36	@ 0x24
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr

080058aa <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b088      	sub	sp, #32
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80058ba:	2300      	movs	r3, #0
 80058bc:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7ff f967 	bl	8004b92 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80058c4:	2110      	movs	r1, #16
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7ff f974 	bl	8004bb4 <USB_FlushTxFifo>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f7ff f99e 	bl	8004c18 <USB_FlushRxFifo>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d001      	beq.n	80058e6 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80058e6:	2300      	movs	r3, #0
 80058e8:	61bb      	str	r3, [r7, #24]
 80058ea:	e01f      	b.n	800592c <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	015a      	lsls	r2, r3, #5
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005902:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800590a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005912:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	015a      	lsls	r2, r3, #5
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	4413      	add	r3, r2
 800591c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005920:	461a      	mov	r2, r3
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	3301      	adds	r3, #1
 800592a:	61bb      	str	r3, [r7, #24]
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	2b0f      	cmp	r3, #15
 8005930:	d9dc      	bls.n	80058ec <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005932:	2300      	movs	r3, #0
 8005934:	61bb      	str	r3, [r7, #24]
 8005936:	e034      	b.n	80059a2 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	015a      	lsls	r2, r3, #5
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	4413      	add	r3, r2
 8005940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800594e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005956:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800595e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	015a      	lsls	r2, r3, #5
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	4413      	add	r3, r2
 8005968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800596c:	461a      	mov	r2, r3
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	3301      	adds	r3, #1
 8005976:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800597e:	d80c      	bhi.n	800599a <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	015a      	lsls	r2, r3, #5
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	4413      	add	r3, r2
 8005988:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005992:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005996:	d0ec      	beq.n	8005972 <USB_StopHost+0xc8>
 8005998:	e000      	b.n	800599c <USB_StopHost+0xf2>
        break;
 800599a:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	3301      	adds	r3, #1
 80059a0:	61bb      	str	r3, [r7, #24]
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	2b0f      	cmp	r3, #15
 80059a6:	d9c7      	bls.n	8005938 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80059ae:	461a      	mov	r2, r3
 80059b0:	f04f 33ff 	mov.w	r3, #4294967295
 80059b4:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f04f 32ff 	mov.w	r2, #4294967295
 80059bc:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7ff f8d6 	bl	8004b70 <USB_EnableGlobalInt>

  return ret;
 80059c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3720      	adds	r7, #32
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	b084      	sub	sp, #16
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80059d6:	2300      	movs	r3, #0
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80059da:	2300      	movs	r3, #0
 80059dc:	60fb      	str	r3, [r7, #12]
 80059de:	e009      	b.n	80059f4 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	33e0      	adds	r3, #224	@ 0xe0
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	4413      	add	r3, r2
 80059ea:	2200      	movs	r2, #0
 80059ec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	3301      	adds	r3, #1
 80059f2:	60fb      	str	r3, [r7, #12]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2b0f      	cmp	r3, #15
 80059f8:	d9f2      	bls.n	80059e0 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80059fa:	2300      	movs	r3, #0
 80059fc:	60fb      	str	r3, [r7, #12]
 80059fe:	e009      	b.n	8005a14 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	4413      	add	r3, r2
 8005a06:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	3301      	adds	r3, #1
 8005a12:	60fb      	str	r3, [r7, #12]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a1a:	d3f1      	bcc.n	8005a00 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2240      	movs	r2, #64	@ 0x40
 8005a40:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	331c      	adds	r3, #28
 8005a6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a70:	2100      	movs	r1, #0
 8005a72:	4618      	mov	r0, r3
 8005a74:	f001 fcf8 	bl	8007468 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005a7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a82:	2100      	movs	r1, #0
 8005a84:	4618      	mov	r0, r3
 8005a86:	f001 fcef 	bl	8007468 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8005a90:	2212      	movs	r2, #18
 8005a92:	2100      	movs	r1, #0
 8005a94:	4618      	mov	r0, r3
 8005a96:	f001 fce7 	bl	8007468 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005aa0:	223e      	movs	r2, #62	@ 0x3e
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f001 fcdf 	bl	8007468 <memset>

  return USBH_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b082      	sub	sp, #8
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f001 fb7d 	bl	80071bc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005ac2:	2101      	movs	r1, #1
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f001 fc64 	bl	8007392 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3708      	adds	r7, #8
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b088      	sub	sp, #32
 8005ad8:	af04      	add	r7, sp, #16
 8005ada:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005adc:	2302      	movs	r3, #2
 8005ade:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d102      	bne.n	8005af6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2203      	movs	r2, #3
 8005af4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	2b0b      	cmp	r3, #11
 8005afe:	f200 81bb 	bhi.w	8005e78 <USBH_Process+0x3a4>
 8005b02:	a201      	add	r2, pc, #4	@ (adr r2, 8005b08 <USBH_Process+0x34>)
 8005b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b08:	08005b39 	.word	0x08005b39
 8005b0c:	08005b6b 	.word	0x08005b6b
 8005b10:	08005bd3 	.word	0x08005bd3
 8005b14:	08005e13 	.word	0x08005e13
 8005b18:	08005e79 	.word	0x08005e79
 8005b1c:	08005c73 	.word	0x08005c73
 8005b20:	08005db9 	.word	0x08005db9
 8005b24:	08005ca9 	.word	0x08005ca9
 8005b28:	08005cc9 	.word	0x08005cc9
 8005b2c:	08005ce7 	.word	0x08005ce7
 8005b30:	08005d2b 	.word	0x08005d2b
 8005b34:	08005dfb 	.word	0x08005dfb
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f000 819b 	beq.w	8005e7c <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005b4c:	20c8      	movs	r0, #200	@ 0xc8
 8005b4e:	f001 fc37 	bl	80073c0 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f001 fb8f 	bl	8007276 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005b68:	e188      	b.n	8005e7c <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d107      	bne.n	8005b84 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005b82:	e18a      	b.n	8005e9a <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005b8a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b8e:	d914      	bls.n	8005bba <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005b96:	3301      	adds	r3, #1
 8005b98:	b2da      	uxtb	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005ba6:	2b03      	cmp	r3, #3
 8005ba8:	d903      	bls.n	8005bb2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	220d      	movs	r2, #13
 8005bae:	701a      	strb	r2, [r3, #0]
      break;
 8005bb0:	e173      	b.n	8005e9a <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	701a      	strb	r2, [r3, #0]
      break;
 8005bb8:	e16f      	b.n	8005e9a <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005bc0:	f103 020a 	add.w	r2, r3, #10
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8005bca:	200a      	movs	r0, #10
 8005bcc:	f001 fbf8 	bl	80073c0 <USBH_Delay>
      break;
 8005bd0:	e163      	b.n	8005e9a <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d005      	beq.n	8005be8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005be2:	2104      	movs	r1, #4
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005be8:	2064      	movs	r0, #100	@ 0x64
 8005bea:	f001 fbe9 	bl	80073c0 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f001 fb1a 	bl	8007228 <USBH_LL_GetSpeed>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2205      	movs	r2, #5
 8005c02:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005c04:	2100      	movs	r1, #0
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f001 fa16 	bl	8007038 <USBH_AllocPipe>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	461a      	mov	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005c14:	2180      	movs	r1, #128	@ 0x80
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f001 fa0e 	bl	8007038 <USBH_AllocPipe>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	461a      	mov	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	7919      	ldrb	r1, [r3, #4]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005c38:	9202      	str	r2, [sp, #8]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	9201      	str	r2, [sp, #4]
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	4603      	mov	r3, r0
 8005c42:	2280      	movs	r2, #128	@ 0x80
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f001 f9d8 	bl	8006ffa <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	7959      	ldrb	r1, [r3, #5]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005c5e:	9202      	str	r2, [sp, #8]
 8005c60:	2200      	movs	r2, #0
 8005c62:	9201      	str	r2, [sp, #4]
 8005c64:	9300      	str	r3, [sp, #0]
 8005c66:	4603      	mov	r3, r0
 8005c68:	2200      	movs	r2, #0
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f001 f9c5 	bl	8006ffa <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005c70:	e113      	b.n	8005e9a <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f916 	bl	8005ea4 <USBH_HandleEnum>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005c7c:	7bbb      	ldrb	r3, [r7, #14]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f040 80fd 	bne.w	8005e80 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d103      	bne.n	8005ca0 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2208      	movs	r2, #8
 8005c9c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005c9e:	e0ef      	b.n	8005e80 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2207      	movs	r2, #7
 8005ca4:	701a      	strb	r2, [r3, #0]
      break;
 8005ca6:	e0eb      	b.n	8005e80 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	f000 80e8 	beq.w	8005e84 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005cba:	2101      	movs	r1, #1
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2208      	movs	r2, #8
 8005cc4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8005cc6:	e0dd      	b.n	8005e84 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8005cce:	4619      	mov	r1, r3
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 fc2b 	bl	800652c <USBH_SetCfg>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f040 80d5 	bne.w	8005e88 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2209      	movs	r2, #9
 8005ce2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005ce4:	e0d0      	b.n	8005e88 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8005cec:	f003 0320 	and.w	r3, r3, #32
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d016      	beq.n	8005d22 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8005cf4:	2101      	movs	r1, #1
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 fc3b 	bl	8006572 <USBH_SetFeature>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005d00:	7bbb      	ldrb	r3, [r7, #14]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d103      	bne.n	8005d10 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	220a      	movs	r2, #10
 8005d0c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005d0e:	e0bd      	b.n	8005e8c <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8005d10:	7bbb      	ldrb	r3, [r7, #14]
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b03      	cmp	r3, #3
 8005d16:	f040 80b9 	bne.w	8005e8c <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	220a      	movs	r2, #10
 8005d1e:	701a      	strb	r2, [r3, #0]
      break;
 8005d20:	e0b4      	b.n	8005e8c <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	220a      	movs	r2, #10
 8005d26:	701a      	strb	r2, [r3, #0]
      break;
 8005d28:	e0b0      	b.n	8005e8c <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 80ad 	beq.w	8005e90 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005d3e:	2300      	movs	r3, #0
 8005d40:	73fb      	strb	r3, [r7, #15]
 8005d42:	e016      	b.n	8005d72 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005d44:	7bfa      	ldrb	r2, [r7, #15]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	32de      	adds	r2, #222	@ 0xde
 8005d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d4e:	791a      	ldrb	r2, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d108      	bne.n	8005d6c <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8005d5a:	7bfa      	ldrb	r2, [r7, #15]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	32de      	adds	r2, #222	@ 0xde
 8005d60:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8005d6a:	e005      	b.n	8005d78 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	73fb      	strb	r3, [r7, #15]
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d0e5      	beq.n	8005d44 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d016      	beq.n	8005db0 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	4798      	blx	r3
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d109      	bne.n	8005da8 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2206      	movs	r2, #6
 8005d98:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005da0:	2103      	movs	r1, #3
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005da6:	e073      	b.n	8005e90 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	220d      	movs	r2, #13
 8005dac:	701a      	strb	r2, [r3, #0]
      break;
 8005dae:	e06f      	b.n	8005e90 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	220d      	movs	r2, #13
 8005db4:	701a      	strb	r2, [r3, #0]
      break;
 8005db6:	e06b      	b.n	8005e90 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d017      	beq.n	8005df2 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	4798      	blx	r3
 8005dce:	4603      	mov	r3, r0
 8005dd0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005dd2:	7bbb      	ldrb	r3, [r7, #14]
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d103      	bne.n	8005de2 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	220b      	movs	r2, #11
 8005dde:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005de0:	e058      	b.n	8005e94 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8005de2:	7bbb      	ldrb	r3, [r7, #14]
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d154      	bne.n	8005e94 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	220d      	movs	r2, #13
 8005dee:	701a      	strb	r2, [r3, #0]
      break;
 8005df0:	e050      	b.n	8005e94 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	220d      	movs	r2, #13
 8005df6:	701a      	strb	r2, [r3, #0]
      break;
 8005df8:	e04c      	b.n	8005e94 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d049      	beq.n	8005e98 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e0a:	695b      	ldr	r3, [r3, #20]
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	4798      	blx	r3
      }
      break;
 8005e10:	e042      	b.n	8005e98 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7ff fdd7 	bl	80059ce <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d009      	beq.n	8005e3e <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d005      	beq.n	8005e54 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005e4e:	2105      	movs	r1, #5
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d107      	bne.n	8005e70 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f7ff fe23 	bl	8005ab4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005e6e:	e014      	b.n	8005e9a <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f001 f9a3 	bl	80071bc <USBH_LL_Start>
      break;
 8005e76:	e010      	b.n	8005e9a <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8005e78:	bf00      	nop
 8005e7a:	e00e      	b.n	8005e9a <USBH_Process+0x3c6>
      break;
 8005e7c:	bf00      	nop
 8005e7e:	e00c      	b.n	8005e9a <USBH_Process+0x3c6>
      break;
 8005e80:	bf00      	nop
 8005e82:	e00a      	b.n	8005e9a <USBH_Process+0x3c6>
    break;
 8005e84:	bf00      	nop
 8005e86:	e008      	b.n	8005e9a <USBH_Process+0x3c6>
      break;
 8005e88:	bf00      	nop
 8005e8a:	e006      	b.n	8005e9a <USBH_Process+0x3c6>
      break;
 8005e8c:	bf00      	nop
 8005e8e:	e004      	b.n	8005e9a <USBH_Process+0x3c6>
      break;
 8005e90:	bf00      	nop
 8005e92:	e002      	b.n	8005e9a <USBH_Process+0x3c6>
      break;
 8005e94:	bf00      	nop
 8005e96:	e000      	b.n	8005e9a <USBH_Process+0x3c6>
      break;
 8005e98:	bf00      	nop
  }
  return USBH_OK;
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3710      	adds	r7, #16
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}

08005ea4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b088      	sub	sp, #32
 8005ea8:	af04      	add	r7, sp, #16
 8005eaa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005eac:	2301      	movs	r3, #1
 8005eae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	785b      	ldrb	r3, [r3, #1]
 8005eb8:	2b07      	cmp	r3, #7
 8005eba:	f200 81bd 	bhi.w	8006238 <USBH_HandleEnum+0x394>
 8005ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8005ec4 <USBH_HandleEnum+0x20>)
 8005ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec4:	08005ee5 	.word	0x08005ee5
 8005ec8:	08005f9f 	.word	0x08005f9f
 8005ecc:	08006009 	.word	0x08006009
 8005ed0:	08006093 	.word	0x08006093
 8005ed4:	080060fd 	.word	0x080060fd
 8005ed8:	0800616d 	.word	0x0800616d
 8005edc:	080061b3 	.word	0x080061b3
 8005ee0:	080061f9 	.word	0x080061f9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8005ee4:	2108      	movs	r1, #8
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 fa3d 	bl	8006366 <USBH_Get_DevDesc>
 8005eec:	4603      	mov	r3, r0
 8005eee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005ef0:	7bbb      	ldrb	r3, [r7, #14]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d12e      	bne.n	8005f54 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	7919      	ldrb	r1, [r3, #4]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005f1a:	9202      	str	r2, [sp, #8]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	9201      	str	r2, [sp, #4]
 8005f20:	9300      	str	r3, [sp, #0]
 8005f22:	4603      	mov	r3, r0
 8005f24:	2280      	movs	r2, #128	@ 0x80
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f001 f867 	bl	8006ffa <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	7959      	ldrb	r1, [r3, #5]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005f40:	9202      	str	r2, [sp, #8]
 8005f42:	2200      	movs	r2, #0
 8005f44:	9201      	str	r2, [sp, #4]
 8005f46:	9300      	str	r3, [sp, #0]
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f001 f854 	bl	8006ffa <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8005f52:	e173      	b.n	800623c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005f54:	7bbb      	ldrb	r3, [r7, #14]
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	f040 8170 	bne.w	800623c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005f62:	3301      	adds	r3, #1
 8005f64:	b2da      	uxtb	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005f72:	2b03      	cmp	r3, #3
 8005f74:	d903      	bls.n	8005f7e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	220d      	movs	r2, #13
 8005f7a:	701a      	strb	r2, [r3, #0]
      break;
 8005f7c:	e15e      	b.n	800623c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	795b      	ldrb	r3, [r3, #5]
 8005f82:	4619      	mov	r1, r3
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f001 f878 	bl	800707a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	791b      	ldrb	r3, [r3, #4]
 8005f8e:	4619      	mov	r1, r3
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f001 f872 	bl	800707a <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	701a      	strb	r2, [r3, #0]
      break;
 8005f9c:	e14e      	b.n	800623c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8005f9e:	2112      	movs	r1, #18
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f9e0 	bl	8006366 <USBH_Get_DevDesc>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005faa:	7bbb      	ldrb	r3, [r7, #14]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d103      	bne.n	8005fb8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005fb6:	e143      	b.n	8006240 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005fb8:	7bbb      	ldrb	r3, [r7, #14]
 8005fba:	2b03      	cmp	r3, #3
 8005fbc:	f040 8140 	bne.w	8006240 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005fd6:	2b03      	cmp	r3, #3
 8005fd8:	d903      	bls.n	8005fe2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	220d      	movs	r2, #13
 8005fde:	701a      	strb	r2, [r3, #0]
      break;
 8005fe0:	e12e      	b.n	8006240 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	795b      	ldrb	r3, [r3, #5]
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f001 f846 	bl	800707a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	791b      	ldrb	r3, [r3, #4]
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f001 f840 	bl	800707a <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	701a      	strb	r2, [r3, #0]
      break;
 8006006:	e11b      	b.n	8006240 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006008:	2101      	movs	r1, #1
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fa6a 	bl	80064e4 <USBH_SetAddress>
 8006010:	4603      	mov	r3, r0
 8006012:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006014:	7bbb      	ldrb	r3, [r7, #14]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d130      	bne.n	800607c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800601a:	2002      	movs	r0, #2
 800601c:	f001 f9d0 	bl	80073c0 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2203      	movs	r2, #3
 800602c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	7919      	ldrb	r1, [r3, #4]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006042:	9202      	str	r2, [sp, #8]
 8006044:	2200      	movs	r2, #0
 8006046:	9201      	str	r2, [sp, #4]
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	4603      	mov	r3, r0
 800604c:	2280      	movs	r2, #128	@ 0x80
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 ffd3 	bl	8006ffa <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	7959      	ldrb	r1, [r3, #5]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006068:	9202      	str	r2, [sp, #8]
 800606a:	2200      	movs	r2, #0
 800606c:	9201      	str	r2, [sp, #4]
 800606e:	9300      	str	r3, [sp, #0]
 8006070:	4603      	mov	r3, r0
 8006072:	2200      	movs	r2, #0
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 ffc0 	bl	8006ffa <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800607a:	e0e3      	b.n	8006244 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800607c:	7bbb      	ldrb	r3, [r7, #14]
 800607e:	2b03      	cmp	r3, #3
 8006080:	f040 80e0 	bne.w	8006244 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	220d      	movs	r2, #13
 8006088:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	705a      	strb	r2, [r3, #1]
      break;
 8006090:	e0d8      	b.n	8006244 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006092:	2109      	movs	r1, #9
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 f992 	bl	80063be <USBH_Get_CfgDesc>
 800609a:	4603      	mov	r3, r0
 800609c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800609e:	7bbb      	ldrb	r3, [r7, #14]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d103      	bne.n	80060ac <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2204      	movs	r2, #4
 80060a8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80060aa:	e0cd      	b.n	8006248 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80060ac:	7bbb      	ldrb	r3, [r7, #14]
 80060ae:	2b03      	cmp	r3, #3
 80060b0:	f040 80ca 	bne.w	8006248 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80060ba:	3301      	adds	r3, #1
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80060ca:	2b03      	cmp	r3, #3
 80060cc:	d903      	bls.n	80060d6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	220d      	movs	r2, #13
 80060d2:	701a      	strb	r2, [r3, #0]
      break;
 80060d4:	e0b8      	b.n	8006248 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	795b      	ldrb	r3, [r3, #5]
 80060da:	4619      	mov	r1, r3
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 ffcc 	bl	800707a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	791b      	ldrb	r3, [r3, #4]
 80060e6:	4619      	mov	r1, r3
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 ffc6 	bl	800707a <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	701a      	strb	r2, [r3, #0]
      break;
 80060fa:	e0a5      	b.n	8006248 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8006102:	4619      	mov	r1, r3
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 f95a 	bl	80063be <USBH_Get_CfgDesc>
 800610a:	4603      	mov	r3, r0
 800610c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800610e:	7bbb      	ldrb	r3, [r7, #14]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d103      	bne.n	800611c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2205      	movs	r2, #5
 8006118:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800611a:	e097      	b.n	800624c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800611c:	7bbb      	ldrb	r3, [r7, #14]
 800611e:	2b03      	cmp	r3, #3
 8006120:	f040 8094 	bne.w	800624c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800612a:	3301      	adds	r3, #1
 800612c:	b2da      	uxtb	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800613a:	2b03      	cmp	r3, #3
 800613c:	d903      	bls.n	8006146 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	220d      	movs	r2, #13
 8006142:	701a      	strb	r2, [r3, #0]
      break;
 8006144:	e082      	b.n	800624c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	795b      	ldrb	r3, [r3, #5]
 800614a:	4619      	mov	r1, r3
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 ff94 	bl	800707a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	791b      	ldrb	r3, [r3, #4]
 8006156:	4619      	mov	r1, r3
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 ff8e 	bl	800707a <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	701a      	strb	r2, [r3, #0]
      break;
 800616a:	e06f      	b.n	800624c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8006172:	2b00      	cmp	r3, #0
 8006174:	d019      	beq.n	80061aa <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006182:	23ff      	movs	r3, #255	@ 0xff
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f944 	bl	8006412 <USBH_Get_StringDesc>
 800618a:	4603      	mov	r3, r0
 800618c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800618e:	7bbb      	ldrb	r3, [r7, #14]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d103      	bne.n	800619c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2206      	movs	r2, #6
 8006198:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800619a:	e059      	b.n	8006250 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800619c:	7bbb      	ldrb	r3, [r7, #14]
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d156      	bne.n	8006250 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2206      	movs	r2, #6
 80061a6:	705a      	strb	r2, [r3, #1]
      break;
 80061a8:	e052      	b.n	8006250 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2206      	movs	r2, #6
 80061ae:	705a      	strb	r2, [r3, #1]
      break;
 80061b0:	e04e      	b.n	8006250 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d019      	beq.n	80061f0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80061c8:	23ff      	movs	r3, #255	@ 0xff
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f921 	bl	8006412 <USBH_Get_StringDesc>
 80061d0:	4603      	mov	r3, r0
 80061d2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80061d4:	7bbb      	ldrb	r3, [r7, #14]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d103      	bne.n	80061e2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2207      	movs	r2, #7
 80061de:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80061e0:	e038      	b.n	8006254 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80061e2:	7bbb      	ldrb	r3, [r7, #14]
 80061e4:	2b03      	cmp	r3, #3
 80061e6:	d135      	bne.n	8006254 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2207      	movs	r2, #7
 80061ec:	705a      	strb	r2, [r3, #1]
      break;
 80061ee:	e031      	b.n	8006254 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2207      	movs	r2, #7
 80061f4:	705a      	strb	r2, [r3, #1]
      break;
 80061f6:	e02d      	b.n	8006254 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d017      	beq.n	8006232 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800620e:	23ff      	movs	r3, #255	@ 0xff
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 f8fe 	bl	8006412 <USBH_Get_StringDesc>
 8006216:	4603      	mov	r3, r0
 8006218:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800621a:	7bbb      	ldrb	r3, [r7, #14]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d102      	bne.n	8006226 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006220:	2300      	movs	r3, #0
 8006222:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006224:	e018      	b.n	8006258 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006226:	7bbb      	ldrb	r3, [r7, #14]
 8006228:	2b03      	cmp	r3, #3
 800622a:	d115      	bne.n	8006258 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800622c:	2300      	movs	r3, #0
 800622e:	73fb      	strb	r3, [r7, #15]
      break;
 8006230:	e012      	b.n	8006258 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8006232:	2300      	movs	r3, #0
 8006234:	73fb      	strb	r3, [r7, #15]
      break;
 8006236:	e00f      	b.n	8006258 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8006238:	bf00      	nop
 800623a:	e00e      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 800623c:	bf00      	nop
 800623e:	e00c      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 8006240:	bf00      	nop
 8006242:	e00a      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 8006244:	bf00      	nop
 8006246:	e008      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 8006248:	bf00      	nop
 800624a:	e006      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 800624c:	bf00      	nop
 800624e:	e004      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 8006250:	bf00      	nop
 8006252:	e002      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 8006254:	bf00      	nop
 8006256:	e000      	b.n	800625a <USBH_HandleEnum+0x3b6>
      break;
 8006258:	bf00      	nop
  }
  return Status;
 800625a:	7bfb      	ldrb	r3, [r7, #15]
}
 800625c:	4618      	mov	r0, r3
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f804 	bl	8006288 <USBH_HandleSof>
}
 8006280:	bf00      	nop
 8006282:	3708      	adds	r7, #8
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b0b      	cmp	r3, #11
 8006298:	d10a      	bne.n	80062b0 <USBH_HandleSof+0x28>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d005      	beq.n	80062b0 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	4798      	blx	r3
  }
}
 80062b0:	bf00      	nop
 80062b2:	3708      	adds	r7, #8
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80062c8:	bf00      	nop
}
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80062e4:	bf00      	nop
}
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b082      	sub	sp, #8
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 ff57 	bl	80071f2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	791b      	ldrb	r3, [r3, #4]
 8006348:	4619      	mov	r1, r3
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 fe95 	bl	800707a <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	795b      	ldrb	r3, [r3, #5]
 8006354:	4619      	mov	r1, r3
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 fe8f 	bl	800707a <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b086      	sub	sp, #24
 800636a:	af02      	add	r7, sp, #8
 800636c:	6078      	str	r0, [r7, #4]
 800636e:	460b      	mov	r3, r1
 8006370:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8006372:	887b      	ldrh	r3, [r7, #2]
 8006374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006378:	d901      	bls.n	800637e <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800637a:	2303      	movs	r3, #3
 800637c:	e01b      	b.n	80063b6 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8006384:	887b      	ldrh	r3, [r7, #2]
 8006386:	9300      	str	r3, [sp, #0]
 8006388:	4613      	mov	r3, r2
 800638a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800638e:	2100      	movs	r1, #0
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f872 	bl	800647a <USBH_GetDescriptor>
 8006396:	4603      	mov	r3, r0
 8006398:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800639a:	7bfb      	ldrb	r3, [r7, #15]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d109      	bne.n	80063b4 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80063a6:	887a      	ldrh	r2, [r7, #2]
 80063a8:	4619      	mov	r1, r3
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f906 	bl	80065bc <USBH_ParseDevDesc>
 80063b0:	4603      	mov	r3, r0
 80063b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b086      	sub	sp, #24
 80063c2:	af02      	add	r7, sp, #8
 80063c4:	6078      	str	r0, [r7, #4]
 80063c6:	460b      	mov	r3, r1
 80063c8:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	331c      	adds	r3, #28
 80063ce:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80063d0:	887b      	ldrh	r3, [r7, #2]
 80063d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063d6:	d901      	bls.n	80063dc <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80063d8:	2303      	movs	r3, #3
 80063da:	e016      	b.n	800640a <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80063dc:	887b      	ldrh	r3, [r7, #2]
 80063de:	9300      	str	r3, [sp, #0]
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063e6:	2100      	movs	r1, #0
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 f846 	bl	800647a <USBH_GetDescriptor>
 80063ee:	4603      	mov	r3, r0
 80063f0:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d107      	bne.n	8006408 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80063f8:	887b      	ldrh	r3, [r7, #2]
 80063fa:	461a      	mov	r2, r3
 80063fc:	68b9      	ldr	r1, [r7, #8]
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f98c 	bl	800671c <USBH_ParseCfgDesc>
 8006404:	4603      	mov	r3, r0
 8006406:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006408:	7bfb      	ldrb	r3, [r7, #15]
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b088      	sub	sp, #32
 8006416:	af02      	add	r7, sp, #8
 8006418:	60f8      	str	r0, [r7, #12]
 800641a:	607a      	str	r2, [r7, #4]
 800641c:	461a      	mov	r2, r3
 800641e:	460b      	mov	r3, r1
 8006420:	72fb      	strb	r3, [r7, #11]
 8006422:	4613      	mov	r3, r2
 8006424:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8006426:	893b      	ldrh	r3, [r7, #8]
 8006428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800642c:	d802      	bhi.n	8006434 <USBH_Get_StringDesc+0x22>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8006434:	2303      	movs	r3, #3
 8006436:	e01c      	b.n	8006472 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8006438:	7afb      	ldrb	r3, [r7, #11]
 800643a:	b29b      	uxth	r3, r3
 800643c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8006440:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8006448:	893b      	ldrh	r3, [r7, #8]
 800644a:	9300      	str	r3, [sp, #0]
 800644c:	460b      	mov	r3, r1
 800644e:	2100      	movs	r1, #0
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f000 f812 	bl	800647a <USBH_GetDescriptor>
 8006456:	4603      	mov	r3, r0
 8006458:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800645a:	7dfb      	ldrb	r3, [r7, #23]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d107      	bne.n	8006470 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006466:	893a      	ldrh	r2, [r7, #8]
 8006468:	6879      	ldr	r1, [r7, #4]
 800646a:	4618      	mov	r0, r3
 800646c:	f000 fb6a 	bl	8006b44 <USBH_ParseStringDesc>
  }

  return status;
 8006470:	7dfb      	ldrb	r3, [r7, #23]
}
 8006472:	4618      	mov	r0, r3
 8006474:	3718      	adds	r7, #24
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b084      	sub	sp, #16
 800647e:	af00      	add	r7, sp, #0
 8006480:	60f8      	str	r0, [r7, #12]
 8006482:	607b      	str	r3, [r7, #4]
 8006484:	460b      	mov	r3, r1
 8006486:	72fb      	strb	r3, [r7, #11]
 8006488:	4613      	mov	r3, r2
 800648a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	789b      	ldrb	r3, [r3, #2]
 8006490:	2b01      	cmp	r3, #1
 8006492:	d11c      	bne.n	80064ce <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006494:	7afb      	ldrb	r3, [r7, #11]
 8006496:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800649a:	b2da      	uxtb	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2206      	movs	r2, #6
 80064a4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	893a      	ldrh	r2, [r7, #8]
 80064aa:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80064ac:	893b      	ldrh	r3, [r7, #8]
 80064ae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80064b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064b6:	d104      	bne.n	80064c2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f240 4209 	movw	r2, #1033	@ 0x409
 80064be:	829a      	strh	r2, [r3, #20]
 80064c0:	e002      	b.n	80064c8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	8b3a      	ldrh	r2, [r7, #24]
 80064cc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80064ce:	8b3b      	ldrh	r3, [r7, #24]
 80064d0:	461a      	mov	r2, r3
 80064d2:	6879      	ldr	r1, [r7, #4]
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f000 fb82 	bl	8006bde <USBH_CtlReq>
 80064da:	4603      	mov	r3, r0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	460b      	mov	r3, r1
 80064ee:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	789b      	ldrb	r3, [r3, #2]
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d10f      	bne.n	8006518 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2205      	movs	r2, #5
 8006502:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006504:	78fb      	ldrb	r3, [r7, #3]
 8006506:	b29a      	uxth	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006518:	2200      	movs	r2, #0
 800651a:	2100      	movs	r1, #0
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 fb5e 	bl	8006bde <USBH_CtlReq>
 8006522:	4603      	mov	r3, r0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3708      	adds	r7, #8
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	460b      	mov	r3, r1
 8006536:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	789b      	ldrb	r3, [r3, #2]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d10e      	bne.n	800655e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2209      	movs	r2, #9
 800654a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	887a      	ldrh	r2, [r7, #2]
 8006550:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800655e:	2200      	movs	r2, #0
 8006560:	2100      	movs	r1, #0
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 fb3b 	bl	8006bde <USBH_CtlReq>
 8006568:	4603      	mov	r3, r0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3708      	adds	r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b082      	sub	sp, #8
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	460b      	mov	r3, r1
 800657c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	789b      	ldrb	r3, [r3, #2]
 8006582:	2b01      	cmp	r3, #1
 8006584:	d10f      	bne.n	80065a6 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2203      	movs	r2, #3
 8006590:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006592:	78fb      	ldrb	r3, [r7, #3]
 8006594:	b29a      	uxth	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80065a6:	2200      	movs	r2, #0
 80065a8:	2100      	movs	r1, #0
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 fb17 	bl	8006bde <USBH_CtlReq>
 80065b0:	4603      	mov	r3, r0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3708      	adds	r7, #8
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
	...

080065bc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80065bc:	b480      	push	{r7}
 80065be:	b087      	sub	sp, #28
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	4613      	mov	r3, r2
 80065c8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80065d0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d101      	bne.n	80065e0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80065dc:	2302      	movs	r3, #2
 80065de:	e094      	b.n	800670a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	781a      	ldrb	r2, [r3, #0]
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	785a      	ldrb	r2, [r3, #1]
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	3302      	adds	r3, #2
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	461a      	mov	r2, r3
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	3303      	adds	r3, #3
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	021b      	lsls	r3, r3, #8
 8006600:	b29b      	uxth	r3, r3
 8006602:	4313      	orrs	r3, r2
 8006604:	b29a      	uxth	r2, r3
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	791a      	ldrb	r2, [r3, #4]
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	795a      	ldrb	r2, [r3, #5]
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	799a      	ldrb	r2, [r3, #6]
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	79da      	ldrb	r2, [r3, #7]
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006630:	2b00      	cmp	r3, #0
 8006632:	d004      	beq.n	800663e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800663a:	2b01      	cmp	r3, #1
 800663c:	d11b      	bne.n	8006676 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	79db      	ldrb	r3, [r3, #7]
 8006642:	2b20      	cmp	r3, #32
 8006644:	dc0f      	bgt.n	8006666 <USBH_ParseDevDesc+0xaa>
 8006646:	2b08      	cmp	r3, #8
 8006648:	db0f      	blt.n	800666a <USBH_ParseDevDesc+0xae>
 800664a:	3b08      	subs	r3, #8
 800664c:	4a32      	ldr	r2, [pc, #200]	@ (8006718 <USBH_ParseDevDesc+0x15c>)
 800664e:	fa22 f303 	lsr.w	r3, r2, r3
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	2b00      	cmp	r3, #0
 8006658:	bf14      	ite	ne
 800665a:	2301      	movne	r3, #1
 800665c:	2300      	moveq	r3, #0
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b00      	cmp	r3, #0
 8006662:	d106      	bne.n	8006672 <USBH_ParseDevDesc+0xb6>
 8006664:	e001      	b.n	800666a <USBH_ParseDevDesc+0xae>
 8006666:	2b40      	cmp	r3, #64	@ 0x40
 8006668:	d003      	beq.n	8006672 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	2208      	movs	r2, #8
 800666e:	71da      	strb	r2, [r3, #7]
        break;
 8006670:	e000      	b.n	8006674 <USBH_ParseDevDesc+0xb8>
        break;
 8006672:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8006674:	e00e      	b.n	8006694 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800667c:	2b02      	cmp	r3, #2
 800667e:	d107      	bne.n	8006690 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	79db      	ldrb	r3, [r3, #7]
 8006684:	2b08      	cmp	r3, #8
 8006686:	d005      	beq.n	8006694 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	2208      	movs	r2, #8
 800668c:	71da      	strb	r2, [r3, #7]
 800668e:	e001      	b.n	8006694 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8006690:	2303      	movs	r3, #3
 8006692:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8006694:	88fb      	ldrh	r3, [r7, #6]
 8006696:	2b08      	cmp	r3, #8
 8006698:	d936      	bls.n	8006708 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	3308      	adds	r3, #8
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	461a      	mov	r2, r3
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	3309      	adds	r3, #9
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	021b      	lsls	r3, r3, #8
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	4313      	orrs	r3, r2
 80066ae:	b29a      	uxth	r2, r3
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	330a      	adds	r3, #10
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	461a      	mov	r2, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	330b      	adds	r3, #11
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	021b      	lsls	r3, r3, #8
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	4313      	orrs	r3, r2
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	330c      	adds	r3, #12
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	461a      	mov	r2, r3
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	330d      	adds	r3, #13
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	021b      	lsls	r3, r3, #8
 80066de:	b29b      	uxth	r3, r3
 80066e0:	4313      	orrs	r3, r2
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	7b9a      	ldrb	r2, [r3, #14]
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	7bda      	ldrb	r2, [r3, #15]
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	7c1a      	ldrb	r2, [r3, #16]
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	7c5a      	ldrb	r2, [r3, #17]
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8006708:	7dfb      	ldrb	r3, [r7, #23]
}
 800670a:	4618      	mov	r0, r3
 800670c:	371c      	adds	r7, #28
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	01000101 	.word	0x01000101

0800671c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b08c      	sub	sp, #48	@ 0x30
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	4613      	mov	r3, r2
 8006728:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006730:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8006732:	2300      	movs	r3, #0
 8006734:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006738:	2300      	movs	r3, #0
 800673a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800673e:	2300      	movs	r3, #0
 8006740:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d101      	bne.n	800674e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800674a:	2302      	movs	r3, #2
 800674c:	e0da      	b.n	8006904 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8006752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	2b09      	cmp	r3, #9
 8006758:	d002      	beq.n	8006760 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800675a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675c:	2209      	movs	r2, #9
 800675e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	781a      	ldrb	r2, [r3, #0]
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	785a      	ldrb	r2, [r3, #1]
 800676c:	6a3b      	ldr	r3, [r7, #32]
 800676e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	3302      	adds	r3, #2
 8006774:	781b      	ldrb	r3, [r3, #0]
 8006776:	461a      	mov	r2, r3
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	3303      	adds	r3, #3
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	021b      	lsls	r3, r3, #8
 8006780:	b29b      	uxth	r3, r3
 8006782:	4313      	orrs	r3, r2
 8006784:	b29b      	uxth	r3, r3
 8006786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800678a:	bf28      	it	cs
 800678c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8006790:	b29a      	uxth	r2, r3
 8006792:	6a3b      	ldr	r3, [r7, #32]
 8006794:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	791a      	ldrb	r2, [r3, #4]
 800679a:	6a3b      	ldr	r3, [r7, #32]
 800679c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	795a      	ldrb	r2, [r3, #5]
 80067a2:	6a3b      	ldr	r3, [r7, #32]
 80067a4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	799a      	ldrb	r2, [r3, #6]
 80067aa:	6a3b      	ldr	r3, [r7, #32]
 80067ac:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	79da      	ldrb	r2, [r3, #7]
 80067b2:	6a3b      	ldr	r3, [r7, #32]
 80067b4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	7a1a      	ldrb	r2, [r3, #8]
 80067ba:	6a3b      	ldr	r3, [r7, #32]
 80067bc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80067be:	88fb      	ldrh	r3, [r7, #6]
 80067c0:	2b09      	cmp	r3, #9
 80067c2:	f240 809d 	bls.w	8006900 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 80067c6:	2309      	movs	r3, #9
 80067c8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80067ca:	2300      	movs	r3, #0
 80067cc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80067ce:	e081      	b.n	80068d4 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80067d0:	f107 0316 	add.w	r3, r7, #22
 80067d4:	4619      	mov	r1, r3
 80067d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067d8:	f000 f9e7 	bl	8006baa <USBH_GetNextDesc>
 80067dc:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80067de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e0:	785b      	ldrb	r3, [r3, #1]
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	d176      	bne.n	80068d4 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80067e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	2b09      	cmp	r3, #9
 80067ec:	d002      	beq.n	80067f4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80067ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f0:	2209      	movs	r2, #9
 80067f2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80067f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067f8:	221a      	movs	r2, #26
 80067fa:	fb02 f303 	mul.w	r3, r2, r3
 80067fe:	3308      	adds	r3, #8
 8006800:	6a3a      	ldr	r2, [r7, #32]
 8006802:	4413      	add	r3, r2
 8006804:	3302      	adds	r3, #2
 8006806:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006808:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800680a:	69f8      	ldr	r0, [r7, #28]
 800680c:	f000 f87e 	bl	800690c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006810:	2300      	movs	r3, #0
 8006812:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006816:	2300      	movs	r3, #0
 8006818:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800681a:	e043      	b.n	80068a4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800681c:	f107 0316 	add.w	r3, r7, #22
 8006820:	4619      	mov	r1, r3
 8006822:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006824:	f000 f9c1 	bl	8006baa <USBH_GetNextDesc>
 8006828:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800682a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682c:	785b      	ldrb	r3, [r3, #1]
 800682e:	2b05      	cmp	r3, #5
 8006830:	d138      	bne.n	80068a4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	795b      	ldrb	r3, [r3, #5]
 8006836:	2b01      	cmp	r3, #1
 8006838:	d113      	bne.n	8006862 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800683e:	2b02      	cmp	r3, #2
 8006840:	d003      	beq.n	800684a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	799b      	ldrb	r3, [r3, #6]
 8006846:	2b03      	cmp	r3, #3
 8006848:	d10b      	bne.n	8006862 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	79db      	ldrb	r3, [r3, #7]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10b      	bne.n	800686a <USBH_ParseCfgDesc+0x14e>
 8006852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	2b09      	cmp	r3, #9
 8006858:	d007      	beq.n	800686a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800685a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685c:	2209      	movs	r2, #9
 800685e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006860:	e003      	b.n	800686a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8006862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006864:	2207      	movs	r2, #7
 8006866:	701a      	strb	r2, [r3, #0]
 8006868:	e000      	b.n	800686c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800686a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800686c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006870:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006874:	3201      	adds	r2, #1
 8006876:	00d2      	lsls	r2, r2, #3
 8006878:	211a      	movs	r1, #26
 800687a:	fb01 f303 	mul.w	r3, r1, r3
 800687e:	4413      	add	r3, r2
 8006880:	3308      	adds	r3, #8
 8006882:	6a3a      	ldr	r2, [r7, #32]
 8006884:	4413      	add	r3, r2
 8006886:	3304      	adds	r3, #4
 8006888:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800688a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800688c:	69b9      	ldr	r1, [r7, #24]
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f000 f870 	bl	8006974 <USBH_ParseEPDesc>
 8006894:	4603      	mov	r3, r0
 8006896:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800689a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800689e:	3301      	adds	r3, #1
 80068a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	791b      	ldrb	r3, [r3, #4]
 80068a8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d204      	bcs.n	80068ba <USBH_ParseCfgDesc+0x19e>
 80068b0:	6a3b      	ldr	r3, [r7, #32]
 80068b2:	885a      	ldrh	r2, [r3, #2]
 80068b4:	8afb      	ldrh	r3, [r7, #22]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d8b0      	bhi.n	800681c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80068ba:	69fb      	ldr	r3, [r7, #28]
 80068bc:	791b      	ldrb	r3, [r3, #4]
 80068be:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d201      	bcs.n	80068ca <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e01c      	b.n	8006904 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 80068ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068ce:	3301      	adds	r3, #1
 80068d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80068d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d805      	bhi.n	80068e8 <USBH_ParseCfgDesc+0x1cc>
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	885a      	ldrh	r2, [r3, #2]
 80068e0:	8afb      	ldrh	r3, [r7, #22]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	f63f af74 	bhi.w	80067d0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80068e8:	6a3b      	ldr	r3, [r7, #32]
 80068ea:	791b      	ldrb	r3, [r3, #4]
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	bf28      	it	cs
 80068f0:	2302      	movcs	r3, #2
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d201      	bcs.n	8006900 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e001      	b.n	8006904 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8006900:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006904:	4618      	mov	r0, r3
 8006906:	3730      	adds	r7, #48	@ 0x30
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	781a      	ldrb	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	785a      	ldrb	r2, [r3, #1]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	789a      	ldrb	r2, [r3, #2]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	78da      	ldrb	r2, [r3, #3]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	3304      	adds	r3, #4
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	2b02      	cmp	r3, #2
 800693e:	bf28      	it	cs
 8006940:	2302      	movcs	r3, #2
 8006942:	b2da      	uxtb	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	795a      	ldrb	r2, [r3, #5]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	799a      	ldrb	r2, [r3, #6]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	79da      	ldrb	r2, [r3, #7]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	7a1a      	ldrb	r2, [r3, #8]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	721a      	strb	r2, [r3, #8]
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006980:	2300      	movs	r3, #0
 8006982:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	781a      	ldrb	r2, [r3, #0]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	785a      	ldrb	r2, [r3, #1]
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	789a      	ldrb	r2, [r3, #2]
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	78da      	ldrb	r2, [r3, #3]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3304      	adds	r3, #4
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	461a      	mov	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	3305      	adds	r3, #5
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	021b      	lsls	r3, r3, #8
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	4313      	orrs	r3, r2
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	799a      	ldrb	r2, [r3, #6]
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	889b      	ldrh	r3, [r3, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d009      	beq.n	80069e2 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80069d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069d6:	d804      	bhi.n	80069e2 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80069dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069e0:	d901      	bls.n	80069e6 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80069e2:	2303      	movs	r3, #3
 80069e4:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d136      	bne.n	8006a5e <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	78db      	ldrb	r3, [r3, #3]
 80069f4:	f003 0303 	and.w	r3, r3, #3
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	d108      	bne.n	8006a0e <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	889b      	ldrh	r3, [r3, #4]
 8006a00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a04:	f240 8097 	bls.w	8006b36 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006a08:	2303      	movs	r3, #3
 8006a0a:	75fb      	strb	r3, [r7, #23]
 8006a0c:	e093      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	78db      	ldrb	r3, [r3, #3]
 8006a12:	f003 0303 	and.w	r3, r3, #3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d107      	bne.n	8006a2a <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	889b      	ldrh	r3, [r3, #4]
 8006a1e:	2b40      	cmp	r3, #64	@ 0x40
 8006a20:	f240 8089 	bls.w	8006b36 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006a24:	2303      	movs	r3, #3
 8006a26:	75fb      	strb	r3, [r7, #23]
 8006a28:	e085      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	78db      	ldrb	r3, [r3, #3]
 8006a2e:	f003 0303 	and.w	r3, r3, #3
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d005      	beq.n	8006a42 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	78db      	ldrb	r3, [r3, #3]
 8006a3a:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006a3e:	2b03      	cmp	r3, #3
 8006a40:	d10a      	bne.n	8006a58 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	799b      	ldrb	r3, [r3, #6]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d003      	beq.n	8006a52 <USBH_ParseEPDesc+0xde>
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	799b      	ldrb	r3, [r3, #6]
 8006a4e:	2b10      	cmp	r3, #16
 8006a50:	d970      	bls.n	8006b34 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8006a52:	2303      	movs	r3, #3
 8006a54:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006a56:	e06d      	b.n	8006b34 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006a58:	2303      	movs	r3, #3
 8006a5a:	75fb      	strb	r3, [r7, #23]
 8006a5c:	e06b      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d13c      	bne.n	8006ae2 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	78db      	ldrb	r3, [r3, #3]
 8006a6c:	f003 0303 	and.w	r3, r3, #3
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d005      	beq.n	8006a80 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	78db      	ldrb	r3, [r3, #3]
 8006a78:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d106      	bne.n	8006a8e <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	889b      	ldrh	r3, [r3, #4]
 8006a84:	2b40      	cmp	r3, #64	@ 0x40
 8006a86:	d956      	bls.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006a8c:	e053      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	78db      	ldrb	r3, [r3, #3]
 8006a92:	f003 0303 	and.w	r3, r3, #3
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d10e      	bne.n	8006ab8 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	799b      	ldrb	r3, [r3, #6]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d007      	beq.n	8006ab2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8006aa6:	2b10      	cmp	r3, #16
 8006aa8:	d803      	bhi.n	8006ab2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8006aae:	2b40      	cmp	r3, #64	@ 0x40
 8006ab0:	d941      	bls.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	75fb      	strb	r3, [r7, #23]
 8006ab6:	e03e      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	78db      	ldrb	r3, [r3, #3]
 8006abc:	f003 0303 	and.w	r3, r3, #3
 8006ac0:	2b03      	cmp	r3, #3
 8006ac2:	d10b      	bne.n	8006adc <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	799b      	ldrb	r3, [r3, #6]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d004      	beq.n	8006ad6 <USBH_ParseEPDesc+0x162>
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	889b      	ldrh	r3, [r3, #4]
 8006ad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ad4:	d32f      	bcc.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	75fb      	strb	r3, [r7, #23]
 8006ada:	e02c      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006adc:	2303      	movs	r3, #3
 8006ade:	75fb      	strb	r3, [r7, #23]
 8006ae0:	e029      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d120      	bne.n	8006b2e <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	78db      	ldrb	r3, [r3, #3]
 8006af0:	f003 0303 	and.w	r3, r3, #3
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d106      	bne.n	8006b06 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	889b      	ldrh	r3, [r3, #4]
 8006afc:	2b08      	cmp	r3, #8
 8006afe:	d01a      	beq.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b00:	2303      	movs	r3, #3
 8006b02:	75fb      	strb	r3, [r7, #23]
 8006b04:	e017      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	78db      	ldrb	r3, [r3, #3]
 8006b0a:	f003 0303 	and.w	r3, r3, #3
 8006b0e:	2b03      	cmp	r3, #3
 8006b10:	d10a      	bne.n	8006b28 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	799b      	ldrb	r3, [r3, #6]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d003      	beq.n	8006b22 <USBH_ParseEPDesc+0x1ae>
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	889b      	ldrh	r3, [r3, #4]
 8006b1e:	2b08      	cmp	r3, #8
 8006b20:	d909      	bls.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b22:	2303      	movs	r3, #3
 8006b24:	75fb      	strb	r3, [r7, #23]
 8006b26:	e006      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	75fb      	strb	r3, [r7, #23]
 8006b2c:	e003      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	75fb      	strb	r3, [r7, #23]
 8006b32:	e000      	b.n	8006b36 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006b34:	bf00      	nop
  }

  return status;
 8006b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	371c      	adds	r7, #28
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b087      	sub	sp, #28
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	60b9      	str	r1, [r7, #8]
 8006b4e:	4613      	mov	r3, r2
 8006b50:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	3301      	adds	r3, #1
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	2b03      	cmp	r3, #3
 8006b5a:	d120      	bne.n	8006b9e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	1e9a      	subs	r2, r3, #2
 8006b62:	88fb      	ldrh	r3, [r7, #6]
 8006b64:	4293      	cmp	r3, r2
 8006b66:	bf28      	it	cs
 8006b68:	4613      	movcs	r3, r2
 8006b6a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	3302      	adds	r3, #2
 8006b70:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006b72:	2300      	movs	r3, #0
 8006b74:	82fb      	strh	r3, [r7, #22]
 8006b76:	e00b      	b.n	8006b90 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006b78:	8afb      	ldrh	r3, [r7, #22]
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	781a      	ldrb	r2, [r3, #0]
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	3301      	adds	r3, #1
 8006b88:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006b8a:	8afb      	ldrh	r3, [r7, #22]
 8006b8c:	3302      	adds	r3, #2
 8006b8e:	82fb      	strh	r3, [r7, #22]
 8006b90:	8afa      	ldrh	r2, [r7, #22]
 8006b92:	8abb      	ldrh	r3, [r7, #20]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d3ef      	bcc.n	8006b78 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	701a      	strb	r2, [r3, #0]
  }
}
 8006b9e:	bf00      	nop
 8006ba0:	371c      	adds	r7, #28
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	881b      	ldrh	r3, [r3, #0]
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	7812      	ldrb	r2, [r2, #0]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4413      	add	r3, r2
 8006bce:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr

08006bde <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b086      	sub	sp, #24
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	60f8      	str	r0, [r7, #12]
 8006be6:	60b9      	str	r1, [r7, #8]
 8006be8:	4613      	mov	r3, r2
 8006bea:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006bec:	2301      	movs	r3, #1
 8006bee:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	789b      	ldrb	r3, [r3, #2]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d002      	beq.n	8006bfe <USBH_CtlReq+0x20>
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d00f      	beq.n	8006c1c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006bfc:	e027      	b.n	8006c4e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	88fa      	ldrh	r2, [r7, #6]
 8006c08:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2202      	movs	r2, #2
 8006c14:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006c16:	2301      	movs	r3, #1
 8006c18:	75fb      	strb	r3, [r7, #23]
      break;
 8006c1a:	e018      	b.n	8006c4e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f000 f81b 	bl	8006c58 <USBH_HandleControl>
 8006c22:	4603      	mov	r3, r0
 8006c24:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006c26:	7dfb      	ldrb	r3, [r7, #23]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d002      	beq.n	8006c32 <USBH_CtlReq+0x54>
 8006c2c:	7dfb      	ldrb	r3, [r7, #23]
 8006c2e:	2b03      	cmp	r3, #3
 8006c30:	d106      	bne.n	8006c40 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	761a      	strb	r2, [r3, #24]
      break;
 8006c3e:	e005      	b.n	8006c4c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006c40:	7dfb      	ldrb	r3, [r7, #23]
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d102      	bne.n	8006c4c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	709a      	strb	r2, [r3, #2]
      break;
 8006c4c:	bf00      	nop
  }
  return status;
 8006c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3718      	adds	r7, #24
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006c60:	2301      	movs	r3, #1
 8006c62:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006c64:	2300      	movs	r3, #0
 8006c66:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	7e1b      	ldrb	r3, [r3, #24]
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	2b0a      	cmp	r3, #10
 8006c70:	f200 8156 	bhi.w	8006f20 <USBH_HandleControl+0x2c8>
 8006c74:	a201      	add	r2, pc, #4	@ (adr r2, 8006c7c <USBH_HandleControl+0x24>)
 8006c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7a:	bf00      	nop
 8006c7c:	08006ca9 	.word	0x08006ca9
 8006c80:	08006cc3 	.word	0x08006cc3
 8006c84:	08006d2d 	.word	0x08006d2d
 8006c88:	08006d53 	.word	0x08006d53
 8006c8c:	08006d8b 	.word	0x08006d8b
 8006c90:	08006db5 	.word	0x08006db5
 8006c94:	08006e07 	.word	0x08006e07
 8006c98:	08006e29 	.word	0x08006e29
 8006c9c:	08006e65 	.word	0x08006e65
 8006ca0:	08006e8b 	.word	0x08006e8b
 8006ca4:	08006ec9 	.word	0x08006ec9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f103 0110 	add.w	r1, r3, #16
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	795b      	ldrb	r3, [r3, #5]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 f943 	bl	8006f40 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2202      	movs	r2, #2
 8006cbe:	761a      	strb	r2, [r3, #24]
      break;
 8006cc0:	e139      	b.n	8006f36 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	795b      	ldrb	r3, [r3, #5]
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 fb4f 	bl	800736c <USBH_LL_GetURBState>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006cd2:	7bbb      	ldrb	r3, [r7, #14]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d11e      	bne.n	8006d16 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	7c1b      	ldrb	r3, [r3, #16]
 8006cdc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006ce0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	8adb      	ldrh	r3, [r3, #22]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006cea:	7b7b      	ldrb	r3, [r7, #13]
 8006cec:	2b80      	cmp	r3, #128	@ 0x80
 8006cee:	d103      	bne.n	8006cf8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2203      	movs	r2, #3
 8006cf4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006cf6:	e115      	b.n	8006f24 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2205      	movs	r2, #5
 8006cfc:	761a      	strb	r2, [r3, #24]
      break;
 8006cfe:	e111      	b.n	8006f24 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006d00:	7b7b      	ldrb	r3, [r7, #13]
 8006d02:	2b80      	cmp	r3, #128	@ 0x80
 8006d04:	d103      	bne.n	8006d0e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2209      	movs	r2, #9
 8006d0a:	761a      	strb	r2, [r3, #24]
      break;
 8006d0c:	e10a      	b.n	8006f24 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2207      	movs	r2, #7
 8006d12:	761a      	strb	r2, [r3, #24]
      break;
 8006d14:	e106      	b.n	8006f24 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006d16:	7bbb      	ldrb	r3, [r7, #14]
 8006d18:	2b04      	cmp	r3, #4
 8006d1a:	d003      	beq.n	8006d24 <USBH_HandleControl+0xcc>
 8006d1c:	7bbb      	ldrb	r3, [r7, #14]
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	f040 8100 	bne.w	8006f24 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	220b      	movs	r2, #11
 8006d28:	761a      	strb	r2, [r3, #24]
      break;
 8006d2a:	e0fb      	b.n	8006f24 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6899      	ldr	r1, [r3, #8]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	899a      	ldrh	r2, [r3, #12]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	791b      	ldrb	r3, [r3, #4]
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 f93a 	bl	8006fbe <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2204      	movs	r2, #4
 8006d4e:	761a      	strb	r2, [r3, #24]
      break;
 8006d50:	e0f1      	b.n	8006f36 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	791b      	ldrb	r3, [r3, #4]
 8006d56:	4619      	mov	r1, r3
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 fb07 	bl	800736c <USBH_LL_GetURBState>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006d62:	7bbb      	ldrb	r3, [r7, #14]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d102      	bne.n	8006d6e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2209      	movs	r2, #9
 8006d6c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006d6e:	7bbb      	ldrb	r3, [r7, #14]
 8006d70:	2b05      	cmp	r3, #5
 8006d72:	d102      	bne.n	8006d7a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006d74:	2303      	movs	r3, #3
 8006d76:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006d78:	e0d6      	b.n	8006f28 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006d7a:	7bbb      	ldrb	r3, [r7, #14]
 8006d7c:	2b04      	cmp	r3, #4
 8006d7e:	f040 80d3 	bne.w	8006f28 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	220b      	movs	r2, #11
 8006d86:	761a      	strb	r2, [r3, #24]
      break;
 8006d88:	e0ce      	b.n	8006f28 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6899      	ldr	r1, [r3, #8]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	899a      	ldrh	r2, [r3, #12]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	795b      	ldrb	r3, [r3, #5]
 8006d96:	2001      	movs	r0, #1
 8006d98:	9000      	str	r0, [sp, #0]
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f8ea 	bl	8006f74 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2206      	movs	r2, #6
 8006db0:	761a      	strb	r2, [r3, #24]
      break;
 8006db2:	e0c0      	b.n	8006f36 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	795b      	ldrb	r3, [r3, #5]
 8006db8:	4619      	mov	r1, r3
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 fad6 	bl	800736c <USBH_LL_GetURBState>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006dc4:	7bbb      	ldrb	r3, [r7, #14]
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d103      	bne.n	8006dd2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2207      	movs	r2, #7
 8006dce:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006dd0:	e0ac      	b.n	8006f2c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8006dd2:	7bbb      	ldrb	r3, [r7, #14]
 8006dd4:	2b05      	cmp	r3, #5
 8006dd6:	d105      	bne.n	8006de4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	220c      	movs	r2, #12
 8006ddc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006dde:	2303      	movs	r3, #3
 8006de0:	73fb      	strb	r3, [r7, #15]
      break;
 8006de2:	e0a3      	b.n	8006f2c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006de4:	7bbb      	ldrb	r3, [r7, #14]
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d103      	bne.n	8006df2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2205      	movs	r2, #5
 8006dee:	761a      	strb	r2, [r3, #24]
      break;
 8006df0:	e09c      	b.n	8006f2c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006df2:	7bbb      	ldrb	r3, [r7, #14]
 8006df4:	2b04      	cmp	r3, #4
 8006df6:	f040 8099 	bne.w	8006f2c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	220b      	movs	r2, #11
 8006dfe:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006e00:	2302      	movs	r3, #2
 8006e02:	73fb      	strb	r3, [r7, #15]
      break;
 8006e04:	e092      	b.n	8006f2c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	791b      	ldrb	r3, [r3, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 f8d5 	bl	8006fbe <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2208      	movs	r2, #8
 8006e24:	761a      	strb	r2, [r3, #24]

      break;
 8006e26:	e086      	b.n	8006f36 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	791b      	ldrb	r3, [r3, #4]
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fa9c 	bl	800736c <USBH_LL_GetURBState>
 8006e34:	4603      	mov	r3, r0
 8006e36:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006e38:	7bbb      	ldrb	r3, [r7, #14]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d105      	bne.n	8006e4a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	220d      	movs	r2, #13
 8006e42:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006e44:	2300      	movs	r3, #0
 8006e46:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006e48:	e072      	b.n	8006f30 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8006e4a:	7bbb      	ldrb	r3, [r7, #14]
 8006e4c:	2b04      	cmp	r3, #4
 8006e4e:	d103      	bne.n	8006e58 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	220b      	movs	r2, #11
 8006e54:	761a      	strb	r2, [r3, #24]
      break;
 8006e56:	e06b      	b.n	8006f30 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8006e58:	7bbb      	ldrb	r3, [r7, #14]
 8006e5a:	2b05      	cmp	r3, #5
 8006e5c:	d168      	bne.n	8006f30 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	73fb      	strb	r3, [r7, #15]
      break;
 8006e62:	e065      	b.n	8006f30 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	795b      	ldrb	r3, [r3, #5]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	9200      	str	r2, [sp, #0]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2100      	movs	r1, #0
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f87f 	bl	8006f74 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006e7c:	b29a      	uxth	r2, r3
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	220a      	movs	r2, #10
 8006e86:	761a      	strb	r2, [r3, #24]
      break;
 8006e88:	e055      	b.n	8006f36 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	795b      	ldrb	r3, [r3, #5]
 8006e8e:	4619      	mov	r1, r3
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 fa6b 	bl	800736c <USBH_LL_GetURBState>
 8006e96:	4603      	mov	r3, r0
 8006e98:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006e9a:	7bbb      	ldrb	r3, [r7, #14]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d105      	bne.n	8006eac <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	220d      	movs	r2, #13
 8006ea8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006eaa:	e043      	b.n	8006f34 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006eac:	7bbb      	ldrb	r3, [r7, #14]
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d103      	bne.n	8006eba <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2209      	movs	r2, #9
 8006eb6:	761a      	strb	r2, [r3, #24]
      break;
 8006eb8:	e03c      	b.n	8006f34 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8006eba:	7bbb      	ldrb	r3, [r7, #14]
 8006ebc:	2b04      	cmp	r3, #4
 8006ebe:	d139      	bne.n	8006f34 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	220b      	movs	r2, #11
 8006ec4:	761a      	strb	r2, [r3, #24]
      break;
 8006ec6:	e035      	b.n	8006f34 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	7e5b      	ldrb	r3, [r3, #25]
 8006ecc:	3301      	adds	r3, #1
 8006ece:	b2da      	uxtb	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	765a      	strb	r2, [r3, #25]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	7e5b      	ldrb	r3, [r3, #25]
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d806      	bhi.n	8006eea <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8006ee8:	e025      	b.n	8006f36 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006ef0:	2106      	movs	r1, #6
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	795b      	ldrb	r3, [r3, #5]
 8006f00:	4619      	mov	r1, r3
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 f8b9 	bl	800707a <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	791b      	ldrb	r3, [r3, #4]
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f8b3 	bl	800707a <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006f1a:	2302      	movs	r3, #2
 8006f1c:	73fb      	strb	r3, [r7, #15]
      break;
 8006f1e:	e00a      	b.n	8006f36 <USBH_HandleControl+0x2de>

    default:
      break;
 8006f20:	bf00      	nop
 8006f22:	e008      	b.n	8006f36 <USBH_HandleControl+0x2de>
      break;
 8006f24:	bf00      	nop
 8006f26:	e006      	b.n	8006f36 <USBH_HandleControl+0x2de>
      break;
 8006f28:	bf00      	nop
 8006f2a:	e004      	b.n	8006f36 <USBH_HandleControl+0x2de>
      break;
 8006f2c:	bf00      	nop
 8006f2e:	e002      	b.n	8006f36 <USBH_HandleControl+0x2de>
      break;
 8006f30:	bf00      	nop
 8006f32:	e000      	b.n	8006f36 <USBH_HandleControl+0x2de>
      break;
 8006f34:	bf00      	nop
  }

  return status;
 8006f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b088      	sub	sp, #32
 8006f44:	af04      	add	r7, sp, #16
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006f4e:	79f9      	ldrb	r1, [r7, #7]
 8006f50:	2300      	movs	r3, #0
 8006f52:	9303      	str	r3, [sp, #12]
 8006f54:	2308      	movs	r3, #8
 8006f56:	9302      	str	r3, [sp, #8]
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	9301      	str	r3, [sp, #4]
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	2300      	movs	r3, #0
 8006f62:	2200      	movs	r2, #0
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 f9d0 	bl	800730a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b088      	sub	sp, #32
 8006f78:	af04      	add	r7, sp, #16
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	4611      	mov	r1, r2
 8006f80:	461a      	mov	r2, r3
 8006f82:	460b      	mov	r3, r1
 8006f84:	80fb      	strh	r3, [r7, #6]
 8006f86:	4613      	mov	r3, r2
 8006f88:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d001      	beq.n	8006f98 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006f94:	2300      	movs	r3, #0
 8006f96:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006f98:	7979      	ldrb	r1, [r7, #5]
 8006f9a:	7e3b      	ldrb	r3, [r7, #24]
 8006f9c:	9303      	str	r3, [sp, #12]
 8006f9e:	88fb      	ldrh	r3, [r7, #6]
 8006fa0:	9302      	str	r3, [sp, #8]
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	9301      	str	r3, [sp, #4]
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	2300      	movs	r3, #0
 8006fac:	2200      	movs	r2, #0
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f000 f9ab 	bl	800730a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}

08006fbe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b088      	sub	sp, #32
 8006fc2:	af04      	add	r7, sp, #16
 8006fc4:	60f8      	str	r0, [r7, #12]
 8006fc6:	60b9      	str	r1, [r7, #8]
 8006fc8:	4611      	mov	r1, r2
 8006fca:	461a      	mov	r2, r3
 8006fcc:	460b      	mov	r3, r1
 8006fce:	80fb      	strh	r3, [r7, #6]
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006fd4:	7979      	ldrb	r1, [r7, #5]
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	9303      	str	r3, [sp, #12]
 8006fda:	88fb      	ldrh	r3, [r7, #6]
 8006fdc:	9302      	str	r3, [sp, #8]
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	9301      	str	r3, [sp, #4]
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	2201      	movs	r2, #1
 8006fea:	68f8      	ldr	r0, [r7, #12]
 8006fec:	f000 f98d 	bl	800730a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006ff0:	2300      	movs	r3, #0

}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3710      	adds	r7, #16
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}

08006ffa <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8006ffa:	b580      	push	{r7, lr}
 8006ffc:	b086      	sub	sp, #24
 8006ffe:	af04      	add	r7, sp, #16
 8007000:	6078      	str	r0, [r7, #4]
 8007002:	4608      	mov	r0, r1
 8007004:	4611      	mov	r1, r2
 8007006:	461a      	mov	r2, r3
 8007008:	4603      	mov	r3, r0
 800700a:	70fb      	strb	r3, [r7, #3]
 800700c:	460b      	mov	r3, r1
 800700e:	70bb      	strb	r3, [r7, #2]
 8007010:	4613      	mov	r3, r2
 8007012:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007014:	7878      	ldrb	r0, [r7, #1]
 8007016:	78ba      	ldrb	r2, [r7, #2]
 8007018:	78f9      	ldrb	r1, [r7, #3]
 800701a:	8b3b      	ldrh	r3, [r7, #24]
 800701c:	9302      	str	r3, [sp, #8]
 800701e:	7d3b      	ldrb	r3, [r7, #20]
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	7c3b      	ldrb	r3, [r7, #16]
 8007024:	9300      	str	r3, [sp, #0]
 8007026:	4603      	mov	r3, r0
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 f93f 	bl	80072ac <USBH_LL_OpenPipe>

  return USBH_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f836 	bl	80070b6 <USBH_GetFreePipe>
 800704a:	4603      	mov	r3, r0
 800704c:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800704e:	89fb      	ldrh	r3, [r7, #14]
 8007050:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007054:	4293      	cmp	r3, r2
 8007056:	d00a      	beq.n	800706e <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007058:	78fa      	ldrb	r2, [r7, #3]
 800705a:	89fb      	ldrh	r3, [r7, #14]
 800705c:	f003 030f 	and.w	r3, r3, #15
 8007060:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007064:	6879      	ldr	r1, [r7, #4]
 8007066:	33e0      	adds	r3, #224	@ 0xe0
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	440b      	add	r3, r1
 800706c:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800706e:	89fb      	ldrh	r3, [r7, #14]
 8007070:	b2db      	uxtb	r3, r3
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
 8007082:	460b      	mov	r3, r1
 8007084:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007086:	78fb      	ldrb	r3, [r7, #3]
 8007088:	2b0f      	cmp	r3, #15
 800708a:	d80d      	bhi.n	80070a8 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800708c:	78fb      	ldrb	r3, [r7, #3]
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	33e0      	adds	r3, #224	@ 0xe0
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	4413      	add	r3, r2
 8007096:	685a      	ldr	r2, [r3, #4]
 8007098:	78fb      	ldrb	r3, [r7, #3]
 800709a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800709e:	6879      	ldr	r1, [r7, #4]
 80070a0:	33e0      	adds	r3, #224	@ 0xe0
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b085      	sub	sp, #20
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80070be:	2300      	movs	r3, #0
 80070c0:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80070c2:	2300      	movs	r3, #0
 80070c4:	73fb      	strb	r3, [r7, #15]
 80070c6:	e00f      	b.n	80070e8 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	33e0      	adds	r3, #224	@ 0xe0
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4413      	add	r3, r2
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d102      	bne.n	80070e2 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80070dc:	7bfb      	ldrb	r3, [r7, #15]
 80070de:	b29b      	uxth	r3, r3
 80070e0:	e007      	b.n	80070f2 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	3301      	adds	r3, #1
 80070e6:	73fb      	strb	r3, [r7, #15]
 80070e8:	7bfb      	ldrb	r3, [r7, #15]
 80070ea:	2b0f      	cmp	r3, #15
 80070ec:	d9ec      	bls.n	80070c8 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80070ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3714      	adds	r7, #20
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
	...

08007100 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007104:	4802      	ldr	r0, [pc, #8]	@ (8007110 <MX_USB_HOST_Process+0x10>)
 8007106:	f7fe fce5 	bl	8005ad4 <USBH_Process>
}
 800710a:	bf00      	nop
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	2000015c 	.word	0x2000015c

08007114 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007122:	4618      	mov	r0, r3
 8007124:	f7ff f89e 	bl	8006264 <USBH_LL_IncTimer>
}
 8007128:	bf00      	nop
 800712a:	3708      	adds	r7, #8
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800713e:	4618      	mov	r0, r3
 8007140:	f7ff f8d6 	bl	80062f0 <USBH_LL_Connect>
}
 8007144:	bf00      	nop
 8007146:	3708      	adds	r7, #8
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800715a:	4618      	mov	r0, r3
 800715c:	f7ff f8df 	bl	800631e <USBH_LL_Disconnect>
}
 8007160:	bf00      	nop
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	460b      	mov	r3, r1
 8007172:	70fb      	strb	r3, [r7, #3]
 8007174:	4613      	mov	r3, r2
 8007176:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b082      	sub	sp, #8
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007192:	4618      	mov	r0, r3
 8007194:	f7ff f890 	bl	80062b8 <USBH_LL_PortEnabled>
}
 8007198:	bf00      	nop
 800719a:	3708      	adds	r7, #8
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff f890 	bl	80062d4 <USBH_LL_PortDisabled>
}
 80071b4:	bf00      	nop
 80071b6:	3708      	adds	r7, #8
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80071c4:	2300      	movs	r3, #0
 80071c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80071c8:	2300      	movs	r3, #0
 80071ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7fa fb08 	bl	80017e8 <HAL_HCD_Start>
 80071d8:	4603      	mov	r3, r0
 80071da:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
 80071de:	4618      	mov	r0, r3
 80071e0:	f000 f8fa 	bl	80073d8 <USBH_Get_USB_Status>
 80071e4:	4603      	mov	r3, r0
 80071e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80071e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3710      	adds	r7, #16
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80071f2:	b580      	push	{r7, lr}
 80071f4:	b084      	sub	sp, #16
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80071fa:	2300      	movs	r3, #0
 80071fc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007208:	4618      	mov	r0, r3
 800720a:	f7fa fb10 	bl	800182e <HAL_HCD_Stop>
 800720e:	4603      	mov	r3, r0
 8007210:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007212:	7bfb      	ldrb	r3, [r7, #15]
 8007214:	4618      	mov	r0, r3
 8007216:	f000 f8df 	bl	80073d8 <USBH_Get_USB_Status>
 800721a:	4603      	mov	r3, r0
 800721c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800721e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007220:	4618      	mov	r0, r3
 8007222:	3710      	adds	r7, #16
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}

08007228 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007230:	2301      	movs	r3, #1
 8007232:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800723a:	4618      	mov	r0, r3
 800723c:	f7fa fb37 	bl	80018ae <HAL_HCD_GetCurrentSpeed>
 8007240:	4603      	mov	r3, r0
 8007242:	2b02      	cmp	r3, #2
 8007244:	d00c      	beq.n	8007260 <USBH_LL_GetSpeed+0x38>
 8007246:	2b02      	cmp	r3, #2
 8007248:	d80d      	bhi.n	8007266 <USBH_LL_GetSpeed+0x3e>
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <USBH_LL_GetSpeed+0x2c>
 800724e:	2b01      	cmp	r3, #1
 8007250:	d003      	beq.n	800725a <USBH_LL_GetSpeed+0x32>
 8007252:	e008      	b.n	8007266 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007254:	2300      	movs	r3, #0
 8007256:	73fb      	strb	r3, [r7, #15]
    break;
 8007258:	e008      	b.n	800726c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800725a:	2301      	movs	r3, #1
 800725c:	73fb      	strb	r3, [r7, #15]
    break;
 800725e:	e005      	b.n	800726c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007260:	2302      	movs	r3, #2
 8007262:	73fb      	strb	r3, [r7, #15]
    break;
 8007264:	e002      	b.n	800726c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007266:	2301      	movs	r3, #1
 8007268:	73fb      	strb	r3, [r7, #15]
    break;
 800726a:	bf00      	nop
  }
  return  speed;
 800726c:	7bfb      	ldrb	r3, [r7, #15]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b084      	sub	sp, #16
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007282:	2300      	movs	r3, #0
 8007284:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800728c:	4618      	mov	r0, r3
 800728e:	f7fa faeb 	bl	8001868 <HAL_HCD_ResetPort>
 8007292:	4603      	mov	r3, r0
 8007294:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007296:	7bfb      	ldrb	r3, [r7, #15]
 8007298:	4618      	mov	r0, r3
 800729a:	f000 f89d 	bl	80073d8 <USBH_Get_USB_Status>
 800729e:	4603      	mov	r3, r0
 80072a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80072a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3710      	adds	r7, #16
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80072ac:	b590      	push	{r4, r7, lr}
 80072ae:	b089      	sub	sp, #36	@ 0x24
 80072b0:	af04      	add	r7, sp, #16
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	4608      	mov	r0, r1
 80072b6:	4611      	mov	r1, r2
 80072b8:	461a      	mov	r2, r3
 80072ba:	4603      	mov	r3, r0
 80072bc:	70fb      	strb	r3, [r7, #3]
 80072be:	460b      	mov	r3, r1
 80072c0:	70bb      	strb	r3, [r7, #2]
 80072c2:	4613      	mov	r3, r2
 80072c4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80072c6:	2300      	movs	r3, #0
 80072c8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80072d4:	787c      	ldrb	r4, [r7, #1]
 80072d6:	78ba      	ldrb	r2, [r7, #2]
 80072d8:	78f9      	ldrb	r1, [r7, #3]
 80072da:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80072dc:	9302      	str	r3, [sp, #8]
 80072de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80072e2:	9301      	str	r3, [sp, #4]
 80072e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	4623      	mov	r3, r4
 80072ec:	f7f9 ff15 	bl	800111a <HAL_HCD_HC_Init>
 80072f0:	4603      	mov	r3, r0
 80072f2:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80072f4:	7bfb      	ldrb	r3, [r7, #15]
 80072f6:	4618      	mov	r0, r3
 80072f8:	f000 f86e 	bl	80073d8 <USBH_Get_USB_Status>
 80072fc:	4603      	mov	r3, r0
 80072fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007300:	7bbb      	ldrb	r3, [r7, #14]
}
 8007302:	4618      	mov	r0, r3
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	bd90      	pop	{r4, r7, pc}

0800730a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800730a:	b590      	push	{r4, r7, lr}
 800730c:	b089      	sub	sp, #36	@ 0x24
 800730e:	af04      	add	r7, sp, #16
 8007310:	6078      	str	r0, [r7, #4]
 8007312:	4608      	mov	r0, r1
 8007314:	4611      	mov	r1, r2
 8007316:	461a      	mov	r2, r3
 8007318:	4603      	mov	r3, r0
 800731a:	70fb      	strb	r3, [r7, #3]
 800731c:	460b      	mov	r3, r1
 800731e:	70bb      	strb	r3, [r7, #2]
 8007320:	4613      	mov	r3, r2
 8007322:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007324:	2300      	movs	r3, #0
 8007326:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8007332:	787c      	ldrb	r4, [r7, #1]
 8007334:	78ba      	ldrb	r2, [r7, #2]
 8007336:	78f9      	ldrb	r1, [r7, #3]
 8007338:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800733c:	9303      	str	r3, [sp, #12]
 800733e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007340:	9302      	str	r3, [sp, #8]
 8007342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007344:	9301      	str	r3, [sp, #4]
 8007346:	f897 3020 	ldrb.w	r3, [r7, #32]
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	4623      	mov	r3, r4
 800734e:	f7f9 ff9d 	bl	800128c <HAL_HCD_HC_SubmitRequest>
 8007352:	4603      	mov	r3, r0
 8007354:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007356:	7bfb      	ldrb	r3, [r7, #15]
 8007358:	4618      	mov	r0, r3
 800735a:	f000 f83d 	bl	80073d8 <USBH_Get_USB_Status>
 800735e:	4603      	mov	r3, r0
 8007360:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007362:	7bbb      	ldrb	r3, [r7, #14]
}
 8007364:	4618      	mov	r0, r3
 8007366:	3714      	adds	r7, #20
 8007368:	46bd      	mov	sp, r7
 800736a:	bd90      	pop	{r4, r7, pc}

0800736c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	460b      	mov	r3, r1
 8007376:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800737e:	78fa      	ldrb	r2, [r7, #3]
 8007380:	4611      	mov	r1, r2
 8007382:	4618      	mov	r0, r3
 8007384:	f7fa fa7e 	bl	8001884 <HAL_HCD_HC_GetURBState>
 8007388:	4603      	mov	r3, r0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b082      	sub	sp, #8
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
 800739a:	460b      	mov	r3, r1
 800739c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d103      	bne.n	80073b0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80073a8:	78fb      	ldrb	r3, [r7, #3]
 80073aa:	4618      	mov	r0, r3
 80073ac:	f000 f840 	bl	8007430 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80073b0:	20c8      	movs	r0, #200	@ 0xc8
 80073b2:	f7f9 fc0b 	bl	8000bcc <HAL_Delay>
  return USBH_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3708      	adds	r7, #8
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f7f9 fbff 	bl	8000bcc <HAL_Delay>
}
 80073ce:	bf00      	nop
 80073d0:	3708      	adds	r7, #8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
	...

080073d8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	4603      	mov	r3, r0
 80073e0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80073e2:	2300      	movs	r3, #0
 80073e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80073e6:	79fb      	ldrb	r3, [r7, #7]
 80073e8:	2b03      	cmp	r3, #3
 80073ea:	d817      	bhi.n	800741c <USBH_Get_USB_Status+0x44>
 80073ec:	a201      	add	r2, pc, #4	@ (adr r2, 80073f4 <USBH_Get_USB_Status+0x1c>)
 80073ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f2:	bf00      	nop
 80073f4:	08007405 	.word	0x08007405
 80073f8:	0800740b 	.word	0x0800740b
 80073fc:	08007411 	.word	0x08007411
 8007400:	08007417 	.word	0x08007417
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007404:	2300      	movs	r3, #0
 8007406:	73fb      	strb	r3, [r7, #15]
    break;
 8007408:	e00b      	b.n	8007422 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800740a:	2302      	movs	r3, #2
 800740c:	73fb      	strb	r3, [r7, #15]
    break;
 800740e:	e008      	b.n	8007422 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007410:	2301      	movs	r3, #1
 8007412:	73fb      	strb	r3, [r7, #15]
    break;
 8007414:	e005      	b.n	8007422 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007416:	2302      	movs	r3, #2
 8007418:	73fb      	strb	r3, [r7, #15]
    break;
 800741a:	e002      	b.n	8007422 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800741c:	2302      	movs	r3, #2
 800741e:	73fb      	strb	r3, [r7, #15]
    break;
 8007420:	bf00      	nop
  }
  return usb_status;
 8007422:	7bfb      	ldrb	r3, [r7, #15]
}
 8007424:	4618      	mov	r0, r3
 8007426:	3714      	adds	r7, #20
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b084      	sub	sp, #16
 8007434:	af00      	add	r7, sp, #0
 8007436:	4603      	mov	r3, r0
 8007438:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800743a:	79fb      	ldrb	r3, [r7, #7]
 800743c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800743e:	79fb      	ldrb	r3, [r7, #7]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d102      	bne.n	800744a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007444:	2300      	movs	r3, #0
 8007446:	73fb      	strb	r3, [r7, #15]
 8007448:	e001      	b.n	800744e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800744a:	2301      	movs	r3, #1
 800744c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800744e:	7bfb      	ldrb	r3, [r7, #15]
 8007450:	461a      	mov	r2, r3
 8007452:	2101      	movs	r1, #1
 8007454:	4803      	ldr	r0, [pc, #12]	@ (8007464 <MX_DriverVbusFS+0x34>)
 8007456:	f7f9 fe47 	bl	80010e8 <HAL_GPIO_WritePin>
}
 800745a:	bf00      	nop
 800745c:	3710      	adds	r7, #16
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	40020800 	.word	0x40020800

08007468 <memset>:
 8007468:	4402      	add	r2, r0
 800746a:	4603      	mov	r3, r0
 800746c:	4293      	cmp	r3, r2
 800746e:	d100      	bne.n	8007472 <memset+0xa>
 8007470:	4770      	bx	lr
 8007472:	f803 1b01 	strb.w	r1, [r3], #1
 8007476:	e7f9      	b.n	800746c <memset+0x4>

08007478 <__libc_init_array>:
 8007478:	b570      	push	{r4, r5, r6, lr}
 800747a:	4d0d      	ldr	r5, [pc, #52]	@ (80074b0 <__libc_init_array+0x38>)
 800747c:	4c0d      	ldr	r4, [pc, #52]	@ (80074b4 <__libc_init_array+0x3c>)
 800747e:	1b64      	subs	r4, r4, r5
 8007480:	10a4      	asrs	r4, r4, #2
 8007482:	2600      	movs	r6, #0
 8007484:	42a6      	cmp	r6, r4
 8007486:	d109      	bne.n	800749c <__libc_init_array+0x24>
 8007488:	4d0b      	ldr	r5, [pc, #44]	@ (80074b8 <__libc_init_array+0x40>)
 800748a:	4c0c      	ldr	r4, [pc, #48]	@ (80074bc <__libc_init_array+0x44>)
 800748c:	f000 f818 	bl	80074c0 <_init>
 8007490:	1b64      	subs	r4, r4, r5
 8007492:	10a4      	asrs	r4, r4, #2
 8007494:	2600      	movs	r6, #0
 8007496:	42a6      	cmp	r6, r4
 8007498:	d105      	bne.n	80074a6 <__libc_init_array+0x2e>
 800749a:	bd70      	pop	{r4, r5, r6, pc}
 800749c:	f855 3b04 	ldr.w	r3, [r5], #4
 80074a0:	4798      	blx	r3
 80074a2:	3601      	adds	r6, #1
 80074a4:	e7ee      	b.n	8007484 <__libc_init_array+0xc>
 80074a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074aa:	4798      	blx	r3
 80074ac:	3601      	adds	r6, #1
 80074ae:	e7f2      	b.n	8007496 <__libc_init_array+0x1e>
 80074b0:	080074d8 	.word	0x080074d8
 80074b4:	080074d8 	.word	0x080074d8
 80074b8:	080074d8 	.word	0x080074d8
 80074bc:	080074dc 	.word	0x080074dc

080074c0 <_init>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	bf00      	nop
 80074c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c6:	bc08      	pop	{r3}
 80074c8:	469e      	mov	lr, r3
 80074ca:	4770      	bx	lr

080074cc <_fini>:
 80074cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ce:	bf00      	nop
 80074d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074d2:	bc08      	pop	{r3}
 80074d4:	469e      	mov	lr, r3
 80074d6:	4770      	bx	lr
