Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using "x" or "z" File: C:/My files/Study Stuff/Cpre 201/Signal/Kaew Code/adc0/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 718
