

================================================================
== Vitis HLS Report for 'output_stream_dispatch_Pipeline_VITIS_LOOP_197_1'
================================================================
* Date:           Mon Oct 28 19:19:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      246|      246|  2.460 us|  2.460 us|  246|  246|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_197_1  |      244|      244|         2|          1|          1|   244|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     79|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln197_fu_281_p2        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln197_fu_275_p2       |      icmp|   0|  0|  15|           8|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          18|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    8|         16|
    |i_fu_92                  |   9|          2|    8|         16|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_cast_reg_349           |  8|   0|   64|         56|
    |i_fu_92                  |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   75|         56|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_VITIS_LOOP_197_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_VITIS_LOOP_197_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_VITIS_LOOP_197_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_VITIS_LOOP_197_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_VITIS_LOOP_197_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  output_stream_dispatch_Pipeline_VITIS_LOOP_197_1|  return value|
|out_stream_TREADY          |   in|    1|        axis|                               out_stream_V_data_V|       pointer|
|out_stream_TDATA           |  out|   32|        axis|                               out_stream_V_data_V|       pointer|
|out_pkts_data_address0     |  out|    8|   ap_memory|                                     out_pkts_data|         array|
|out_pkts_data_ce0          |  out|    1|   ap_memory|                                     out_pkts_data|         array|
|out_pkts_data_we0          |  out|    1|   ap_memory|                                     out_pkts_data|         array|
|out_pkts_data_d0           |  out|   32|   ap_memory|                                     out_pkts_data|         array|
|out_pkts_keep_address0     |  out|    8|   ap_memory|                                     out_pkts_keep|         array|
|out_pkts_keep_ce0          |  out|    1|   ap_memory|                                     out_pkts_keep|         array|
|out_pkts_keep_we0          |  out|    1|   ap_memory|                                     out_pkts_keep|         array|
|out_pkts_keep_d0           |  out|    4|   ap_memory|                                     out_pkts_keep|         array|
|out_pkts_strb_address0     |  out|    8|   ap_memory|                                     out_pkts_strb|         array|
|out_pkts_strb_ce0          |  out|    1|   ap_memory|                                     out_pkts_strb|         array|
|out_pkts_strb_we0          |  out|    1|   ap_memory|                                     out_pkts_strb|         array|
|out_pkts_strb_d0           |  out|    4|   ap_memory|                                     out_pkts_strb|         array|
|out_pkts_user_address0     |  out|    8|   ap_memory|                                     out_pkts_user|         array|
|out_pkts_user_ce0          |  out|    1|   ap_memory|                                     out_pkts_user|         array|
|out_pkts_user_we0          |  out|    1|   ap_memory|                                     out_pkts_user|         array|
|out_pkts_user_d0           |  out|    2|   ap_memory|                                     out_pkts_user|         array|
|out_pkts_last_address0     |  out|    8|   ap_memory|                                     out_pkts_last|         array|
|out_pkts_last_ce0          |  out|    1|   ap_memory|                                     out_pkts_last|         array|
|out_pkts_last_we0          |  out|    1|   ap_memory|                                     out_pkts_last|         array|
|out_pkts_last_d0           |  out|    1|   ap_memory|                                     out_pkts_last|         array|
|out_pkts_id_address0       |  out|    8|   ap_memory|                                       out_pkts_id|         array|
|out_pkts_id_ce0            |  out|    1|   ap_memory|                                       out_pkts_id|         array|
|out_pkts_id_we0            |  out|    1|   ap_memory|                                       out_pkts_id|         array|
|out_pkts_id_d0             |  out|    5|   ap_memory|                                       out_pkts_id|         array|
|out_pkts_dest_address0     |  out|    8|   ap_memory|                                     out_pkts_dest|         array|
|out_pkts_dest_ce0          |  out|    1|   ap_memory|                                     out_pkts_dest|         array|
|out_pkts_dest_we0          |  out|    1|   ap_memory|                                     out_pkts_dest|         array|
|out_pkts_dest_d0           |  out|    6|   ap_memory|                                     out_pkts_dest|         array|
|in_pkts_keep_0_0_val       |   in|    4|     ap_none|                              in_pkts_keep_0_0_val|        scalar|
|in_pkts_strb_0_0_val       |   in|    4|     ap_none|                              in_pkts_strb_0_0_val|        scalar|
|in_pkts_user_0_0_val       |   in|    2|     ap_none|                              in_pkts_user_0_0_val|        scalar|
|in_pkts_last_0_0_val       |   in|    1|     ap_none|                              in_pkts_last_0_0_val|        scalar|
|in_pkts_id_0_0_val         |   in|    5|     ap_none|                                in_pkts_id_0_0_val|        scalar|
|in_pkts_dest_0_0_val       |   in|    6|     ap_none|                              in_pkts_dest_0_0_val|        scalar|
|out_stream_TVALID          |  out|    1|        axis|                               out_stream_V_dest_V|       pointer|
|out_stream_TDEST           |  out|    6|        axis|                               out_stream_V_dest_V|       pointer|
|out_stream_TKEEP           |  out|    4|        axis|                               out_stream_V_keep_V|       pointer|
|out_stream_TSTRB           |  out|    4|        axis|                               out_stream_V_strb_V|       pointer|
|out_stream_TUSER           |  out|    2|        axis|                               out_stream_V_user_V|       pointer|
|out_stream_TLAST           |  out|    1|        axis|                               out_stream_V_last_V|       pointer|
|out_stream_TID             |  out|    5|        axis|                                 out_stream_V_id_V|       pointer|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|                                  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                                  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|                                  NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_keep_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_strb_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %out_stream_V_user_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_last_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %out_stream_V_id_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_0_val"   --->   Operation 14 'read' 'in_pkts_dest_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_id_0_0_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_0_val"   --->   Operation 15 'read' 'in_pkts_id_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_last_0_0_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_0_val"   --->   Operation 16 'read' 'in_pkts_last_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_user_0_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_0_val"   --->   Operation 17 'read' 'in_pkts_user_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_0_val"   --->   Operation 18 'read' 'in_pkts_strb_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_0_val"   --->   Operation 19 'read' 'in_pkts_keep_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [src/RNI.cpp:197]   --->   Operation 22 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln197 = icmp_eq  i8 %i_2, i8 244" [src/RNI.cpp:197]   --->   Operation 24 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln197 = add i8 %i_2, i8 1" [src/RNI.cpp:197]   --->   Operation 25 'add' 'add_ln197' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.inc.split, void %VITIS_LOOP_204_2.exitStub" [src/RNI.cpp:197]   --->   Operation 26 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i_2" [src/RNI.cpp:197]   --->   Operation 27 'zext' 'i_cast' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_pkts_keep_addr_1 = getelementptr i4 %out_pkts_keep, i64 0, i64 %i_cast" [src/RNI.cpp:199]   --->   Operation 28 'getelementptr' 'out_pkts_keep_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_pkts_strb_addr_1 = getelementptr i4 %out_pkts_strb, i64 0, i64 %i_cast" [src/RNI.cpp:199]   --->   Operation 29 'getelementptr' 'out_pkts_strb_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_pkts_user_addr_1 = getelementptr i2 %out_pkts_user, i64 0, i64 %i_cast" [src/RNI.cpp:199]   --->   Operation 30 'getelementptr' 'out_pkts_user_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_pkts_last_addr_1 = getelementptr i1 %out_pkts_last, i64 0, i64 %i_cast" [src/RNI.cpp:199]   --->   Operation 31 'getelementptr' 'out_pkts_last_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_pkts_id_addr_1 = getelementptr i5 %out_pkts_id, i64 0, i64 %i_cast" [src/RNI.cpp:199]   --->   Operation 32 'getelementptr' 'out_pkts_id_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_pkts_dest_addr_1 = getelementptr i6 %out_pkts_dest, i64 0, i64 %i_cast" [src/RNI.cpp:199]   --->   Operation 33 'getelementptr' 'out_pkts_dest_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln199 = store i4 %in_pkts_keep_0_0_val_read, i8 %out_pkts_keep_addr_1" [src/RNI.cpp:199]   --->   Operation 34 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 248> <RAM>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln199 = store i4 %in_pkts_strb_0_0_val_read, i8 %out_pkts_strb_addr_1" [src/RNI.cpp:199]   --->   Operation 35 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 248> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln199 = store i2 %in_pkts_user_0_0_val_read, i8 %out_pkts_user_addr_1" [src/RNI.cpp:199]   --->   Operation 36 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 248> <RAM>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln199 = store i1 %in_pkts_last_0_0_val_read, i8 %out_pkts_last_addr_1" [src/RNI.cpp:199]   --->   Operation 37 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 248> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln199 = store i5 %in_pkts_id_0_0_val_read, i8 %out_pkts_id_addr_1" [src/RNI.cpp:199]   --->   Operation 38 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 248> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln199 = store i6 %in_pkts_dest_0_0_val_read, i8 %out_pkts_dest_addr_1" [src/RNI.cpp:199]   --->   Operation 39 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 248> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %i_cast" [src/RNI.cpp:200]   --->   Operation 40 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:200]   --->   Operation 41 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln197 = store i8 %add_ln197, i8 %i" [src/RNI.cpp:197]   --->   Operation 42 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 244, i64 244, i64 244" [src/RNI.cpp:197]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/RNI.cpp:197]   --->   Operation 44 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_pkts_data_addr_1 = getelementptr i32 %out_pkts_data, i64 0, i64 %i_cast" [src/RNI.cpp:199]   --->   Operation 45 'getelementptr' 'out_pkts_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:200]   --->   Operation 46 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:200]   --->   Operation 47 'sext' 'sext_ln200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln200 = store i32 %sext_ln200, i8 %out_pkts_data_addr_1" [src/RNI.cpp:200]   --->   Operation 48 'store' 'store_ln200' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 248> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln201 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %sext_ln200, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read" [src/RNI.cpp:201]   --->   Operation 49 'write' 'write_ln201' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc" [src/RNI.cpp:197]   --->   Operation 50 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_pkts_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_pkts_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_pkts_strb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_pkts_user]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_pkts_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_pkts_id]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_pkts_dest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_pkts_keep_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_strb_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_user_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_last_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_id_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_dest_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca             ) [ 010]
specaxissidechannel_ln0   (specaxissidechannel) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
in_pkts_dest_0_0_val_read (read               ) [ 011]
in_pkts_id_0_0_val_read   (read               ) [ 011]
in_pkts_last_0_0_val_read (read               ) [ 011]
in_pkts_user_0_0_val_read (read               ) [ 011]
in_pkts_strb_0_0_val_read (read               ) [ 011]
in_pkts_keep_0_0_val_read (read               ) [ 011]
store_ln0                 (store              ) [ 000]
br_ln0                    (br                 ) [ 000]
i_2                       (load               ) [ 000]
specpipeline_ln0          (specpipeline       ) [ 000]
icmp_ln197                (icmp               ) [ 010]
add_ln197                 (add                ) [ 000]
br_ln197                  (br                 ) [ 000]
i_cast                    (zext               ) [ 011]
out_pkts_keep_addr_1      (getelementptr      ) [ 000]
out_pkts_strb_addr_1      (getelementptr      ) [ 000]
out_pkts_user_addr_1      (getelementptr      ) [ 000]
out_pkts_last_addr_1      (getelementptr      ) [ 000]
out_pkts_id_addr_1        (getelementptr      ) [ 000]
out_pkts_dest_addr_1      (getelementptr      ) [ 000]
store_ln199               (store              ) [ 000]
store_ln199               (store              ) [ 000]
store_ln199               (store              ) [ 000]
store_ln199               (store              ) [ 000]
store_ln199               (store              ) [ 000]
store_ln199               (store              ) [ 000]
NEURONS_MEMBRANE_addr     (getelementptr      ) [ 011]
store_ln197               (store              ) [ 000]
speclooptripcount_ln197   (speclooptripcount  ) [ 000]
specloopname_ln197        (specloopname       ) [ 000]
out_pkts_data_addr_1      (getelementptr      ) [ 000]
NEURONS_MEMBRANE_load     (load               ) [ 000]
sext_ln200                (sext               ) [ 000]
store_ln200               (store              ) [ 000]
write_ln201               (write              ) [ 000]
br_ln197                  (br                 ) [ 000]
ret_ln0                   (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_pkts_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_pkts_keep">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_keep"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_pkts_strb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_strb"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pkts_user">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_user"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_pkts_last">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_last"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_pkts_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_id"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_pkts_dest">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_dest"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_pkts_keep_0_0_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_keep_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_pkts_strb_0_0_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_strb_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_pkts_user_0_0_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_user_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_pkts_last_0_0_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_last_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_pkts_id_0_0_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_id_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_pkts_dest_0_0_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_dest_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_pkts_dest_0_0_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_dest_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_pkts_id_0_0_val_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_id_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_pkts_last_0_0_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_last_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_pkts_user_0_0_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_user_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_pkts_strb_0_0_val_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_strb_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_pkts_keep_0_0_val_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_keep_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln201_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="4" slack="0"/>
<pin id="137" dir="0" index="4" bw="2" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="5" slack="0"/>
<pin id="140" dir="0" index="7" bw="6" slack="0"/>
<pin id="141" dir="0" index="8" bw="16" slack="0"/>
<pin id="142" dir="0" index="9" bw="4" slack="1"/>
<pin id="143" dir="0" index="10" bw="4" slack="1"/>
<pin id="144" dir="0" index="11" bw="2" slack="1"/>
<pin id="145" dir="0" index="12" bw="1" slack="1"/>
<pin id="146" dir="0" index="13" bw="5" slack="1"/>
<pin id="147" dir="0" index="14" bw="6" slack="1"/>
<pin id="148" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln201/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="out_pkts_keep_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pkts_keep_addr_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="out_pkts_strb_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pkts_strb_addr_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="out_pkts_user_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pkts_user_addr_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="out_pkts_last_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pkts_last_addr_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="out_pkts_id_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pkts_id_addr_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_pkts_dest_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pkts_dest_addr_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln199_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln199_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln199_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln199_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln199_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln199_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_MEMBRANE_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="out_pkts_data_addr_1_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="1"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pkts_data_addr_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln200_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_2_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln197_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln197_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln197_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln200_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200/2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="in_pkts_dest_0_0_val_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="1"/>
<pin id="318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_dest_0_0_val_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="in_pkts_id_0_0_val_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_id_0_0_val_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="in_pkts_last_0_0_val_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_last_0_0_val_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="in_pkts_user_0_0_val_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="1"/>
<pin id="333" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_user_0_0_val_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="in_pkts_strb_0_0_val_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_strb_0_0_val_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="in_pkts_keep_0_0_val_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_keep_0_0_val_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_cast_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="354" class="1005" name="NEURONS_MEMBRANE_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="149"><net_src comp="90" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="80" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="126" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="157" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="120" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="164" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="114" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="171" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="108" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="178" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="102" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="185" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="96" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="192" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="80" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="80" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="76" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="302"><net_src comp="281" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="248" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="312"><net_src comp="92" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="319"><net_src comp="96" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="132" pin=14"/></net>

<net id="324"><net_src comp="102" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="132" pin=13"/></net>

<net id="329"><net_src comp="108" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="334"><net_src comp="114" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="132" pin=11"/></net>

<net id="339"><net_src comp="120" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="344"><net_src comp="126" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="352"><net_src comp="287" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="357"><net_src comp="241" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="248" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_pkts_data | {2 }
	Port: out_pkts_keep | {1 }
	Port: out_pkts_strb | {1 }
	Port: out_pkts_user | {1 }
	Port: out_pkts_last | {1 }
	Port: out_pkts_id | {1 }
	Port: out_pkts_dest | {1 }
	Port: out_stream_V_data_V | {2 }
	Port: out_stream_V_keep_V | {2 }
	Port: out_stream_V_strb_V | {2 }
	Port: out_stream_V_user_V | {2 }
	Port: out_stream_V_last_V | {2 }
	Port: out_stream_V_id_V | {2 }
	Port: out_stream_V_dest_V | {2 }
	Port: NEURONS_MEMBRANE | {}
 - Input state : 
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_pkts_data | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_pkts_keep | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_pkts_strb | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_pkts_user | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_pkts_last | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_pkts_id | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_pkts_dest | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : in_pkts_keep_0_0_val | {1 }
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : in_pkts_strb_0_0_val | {1 }
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : in_pkts_user_0_0_val | {1 }
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : in_pkts_last_0_0_val | {1 }
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : in_pkts_id_0_0_val | {1 }
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : in_pkts_dest_0_0_val | {1 }
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_stream_V_data_V | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_stream_V_keep_V | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_stream_V_strb_V | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_stream_V_user_V | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_stream_V_last_V | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_stream_V_id_V | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : out_stream_V_dest_V | {}
	Port: output_stream_dispatch_Pipeline_VITIS_LOOP_197_1 : NEURONS_MEMBRANE | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln197 : 2
		add_ln197 : 2
		br_ln197 : 3
		i_cast : 2
		out_pkts_keep_addr_1 : 3
		out_pkts_strb_addr_1 : 3
		out_pkts_user_addr_1 : 3
		out_pkts_last_addr_1 : 3
		out_pkts_id_addr_1 : 3
		out_pkts_dest_addr_1 : 3
		store_ln199 : 4
		store_ln199 : 4
		store_ln199 : 4
		store_ln199 : 4
		store_ln199 : 4
		store_ln199 : 4
		NEURONS_MEMBRANE_addr : 3
		NEURONS_MEMBRANE_load : 4
		store_ln197 : 3
	State 2
		sext_ln200 : 1
		store_ln200 : 2
		write_ln201 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln197_fu_275           |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln197_fu_281           |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|          |  in_pkts_dest_0_0_val_read_read_fu_96 |    0    |    0    |
|          |  in_pkts_id_0_0_val_read_read_fu_102  |    0    |    0    |
|   read   | in_pkts_last_0_0_val_read_read_fu_108 |    0    |    0    |
|          | in_pkts_user_0_0_val_read_read_fu_114 |    0    |    0    |
|          | in_pkts_strb_0_0_val_read_read_fu_120 |    0    |    0    |
|          | in_pkts_keep_0_0_val_read_read_fu_126 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln201_write_fu_132       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |             i_cast_fu_287             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   sext   |           sext_ln200_fu_303           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    30   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|  NEURONS_MEMBRANE_addr_reg_354  |    8   |
|          i_cast_reg_349         |   64   |
|            i_reg_309            |    8   |
|in_pkts_dest_0_0_val_read_reg_316|    6   |
| in_pkts_id_0_0_val_read_reg_321 |    5   |
|in_pkts_keep_0_0_val_read_reg_341|    4   |
|in_pkts_last_0_0_val_read_reg_326|    1   |
|in_pkts_strb_0_0_val_read_reg_336|    4   |
|in_pkts_user_0_0_val_read_reg_331|    2   |
+---------------------------------+--------+
|              Total              |   102  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_248 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   30   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   102  |   39   |
+-----------+--------+--------+--------+
