###############################################################################
#
# IAR C/C++ Compiler V7.10.1.1197 for Atmel AVR           28/Sep/2017  11:33:04
# Copyright 1996-2017 IAR Systems AB.
# Startup license - IAR Embedded Workbench for Atmel AVR 7.10
#
#    Source file  =  D:\S2Prog\IO\ANZB\Src\ExtInt.c
#    Command line =  
#        -f C:\Users\esy\AppData\Local\Temp\EWE7E9.tmp
#        (D:\S2Prog\IO\ANZB\Src\ExtInt.c --cpu=m1280 -ms -o
#        D:\S2Prog\IO\ANZB\Release\Obj -D OS_LIBMODE_S -D OS_UART=-1 -lCN
#        D:\S2Prog\IO\ANZB\Release\List -y --initializers_in_flash --no_tbaa
#        --enable_external_bus -DENABLE_BIT_DEFINITIONS -e -I
#        D:\S2Prog\IO\ANZB\INC\ -I D:\S2Prog\IO\ANZB\..\..\SHARED\INC\
#        --eeprom_size 4096 --clib -Oh)
#    Locale       =  Norwegian Bokmål_NOR.1252
#    List file    =  D:\S2Prog\IO\ANZB\Release\List\ExtInt.lst
#    Object file  =  D:\S2Prog\IO\ANZB\Release\Obj\ExtInt.r90
#
###############################################################################

D:\S2Prog\IO\ANZB\Src\ExtInt.c
      1          /****************************************************************************************
      2          / AD converter handling , AD7715
      3          /
      4          ***************************************************************************************/
      5          
      6          #include "iom128.h"
      7          #include "stdio.h"
      8          #include "math.h"
      9          #include "externals.h"
     10          
     11          /*************************************************************************
     12          *
     13          *  External int 0 (UART PC16554 on AN-ZB485 or ADready on AN-ZBANA)
     14          *
     15          *************************************************************************/
     16          #pragma vector=INT0_vect

   \                                 In  segment CODE, align 2, keep-with-next
     17          __interrupt void IntHandler_INT0( void ){               //Int handler for ext int 0
   \                     IntHandler_INT0:
   \   00000000   93BA               ST      -Y, R27
   \   00000002   93AA               ST      -Y, R26
   \   00000004   939A               ST      -Y, R25
   \   00000006   938A               ST      -Y, R24
   \   00000008   93FA               ST      -Y, R31
   \   0000000A   93EA               ST      -Y, R30
   \   0000000C   923A               ST      -Y, R3
   \   0000000E   922A               ST      -Y, R2
   \   00000010   921A               ST      -Y, R1
   \   00000012   920A               ST      -Y, R0
   \   00000014   937A               ST      -Y, R23
   \   00000016   936A               ST      -Y, R22
   \   00000018   935A               ST      -Y, R21
   \   0000001A   934A               ST      -Y, R20
   \   0000001C   933A               ST      -Y, R19
   \   0000001E   932A               ST      -Y, R18
   \   00000020   931A               ST      -Y, R17
   \   00000022   930A               ST      -Y, R16
   \   00000024   B78F               IN      R24, 0x3F
   \   00000026   B79B               IN      R25, 0x3B
   \   00000028                      REQUIRE __RSTACK_in_external_ram_new_way
     18          
     19              // OBS!!!
     20              // Uses UART16552[].TxStatus as intreason and
     21              // UART16552[].TxSeqCnt as counter because these needs to be globale 
     22              // by using OS_EnterIntStack()
     23          
     24              
     25              OS_EnterInterrupt();
   \   00000028   9100....           LDS     R16, OS_Counters
   \   0000002C   9503               INC     R16
   \   0000002E   9300....           STS     OS_Counters, R16
   \   00000032   9100....           LDS     R16, (OS_Counters + 1)
   \   00000036   9503               INC     R16
   \   00000038   9300....           STS     (OS_Counters + 1), R16
     26              OS_EnterIntStack();
   \   0000003C   94F8               CLI
   \   0000003E   ........           CALL    OS__EnterIntStack
   \   00000042   9100....           LDS     R16, (OS_Counters + 1)
   \   00000046   2300               TST     R16
   \   00000048   F409               BRNE    ??IntHandler_INT0_0
   \   0000004A   9478               SEI
     27          
     28              switch (UnitID) {
   \                     ??IntHandler_INT0_0:
   \   0000004C   9100....           LDS     R16, UnitID
   \   00000050   2300               TST     R16
   \   00000052   F021               BREQ    ??IntHandler_INT0_1
   \   00000054   950A               DEC     R16
   \   00000056   F409               BRNE    $+2+2
   \   00000058   C0C8               RJMP    ??IntHandler_INT0_2
   \   0000005A   C0CC               RJMP    ??IntHandler_INT0_3
     29              case 0x00:                  // AN-ZB485  
     30                    UART16552[0].TxStatus = (U0_IIR & 0x0f);          // reason for interrupt
   \                     ??IntHandler_INT0_1:
   \   0000005C   9100110A           LDS     R16, 4362
   \   00000060   700F               ANDI    R16, 0x0F
   \   00000062   9300....           STS     (UART16552 + 8), R16
   \   00000066   EFAA               LDI     R26, 250
   \   00000068   E0B0               LDI     R27, 0
     31                  do {
     32                      switch (UART16552[0].TxStatus) {
   \                     ??IntHandler_INT0_4:
   \   0000006A   9100....           LDS     R16, (UART16552 + 8)
   \   0000006E   2300               TST     R16
   \   00000070   F409               BRNE    $+2+2
   \   00000072   C0B1               RJMP    ??IntHandler_INT0_5
   \   00000074   5002               SUBI    R16, 2
   \   00000076   F051               BREQ    ??IntHandler_INT0_6
   \   00000078   5002               SUBI    R16, 2
   \   0000007A   F409               BRNE    $+2+2
   \   0000007C   C055               RJMP    ??IntHandler_INT0_7
   \   0000007E   5002               SUBI    R16, 2
   \   00000080   F409               BRNE    $+2+2
   \   00000082   C0A6               RJMP    ??IntHandler_INT0_8
   \   00000084   5006               SUBI    R16, 6
   \   00000086   F409               BRNE    $+2+2
   \   00000088   C04F               RJMP    ??IntHandler_INT0_7
   \   0000008A   C0A7               RJMP    ??IntHandler_INT0_9
     33                      case 0x02 :             // transmit holding reg emty
     34                          if (UART16552[0].TxCount == 0) {
   \                     ??IntHandler_INT0_6:
   \   0000008C   9100....           LDS     R16, (UART16552 + 6)
   \   00000090   9110....           LDS     R17, (UART16552 + 7)
   \   00000094   2B01               OR      R16, R17
   \   00000096   F451               BRNE    ??IntHandler_INT0_10
     35                              U0_MCR &= ~RTS;        // set RTS off
   \   00000098   9100110C           LDS     R16, 4364
   \   0000009C   7F0D               ANDI    R16, 0xFD
   \   0000009E   9300110C           STS     4364, R16
     36                              OS_StopTimer(&TimerUART0);                    // and stop timer
   \   000000A2   ....               LDI     R16, LOW(TimerUART0)
   \   000000A4   ....               LDI     R17, (TimerUART0) >> 8
   \   000000A6   ........           CALL    OS_StopTimer
   \   000000AA   C097               RJMP    ??IntHandler_INT0_9
     37                          } else {
     38                              for (UART16552[0].TxSeqCnt = 0;( UART16552[0].TxSeqCnt < FIFO_TX_BUFSIZE ) && (UART16552[0].TxCount > 0 ); UART16552[0].TxSeqCnt++, --UART16552[0].TxCount) {
   \                     ??IntHandler_INT0_10:
   \   000000AC   93B0....           STS     (UART16552 + 9), R27
   \                     ??IntHandler_INT0_11:
   \   000000B0   9100....           LDS     R16, (UART16552 + 6)
   \   000000B4   9110....           LDS     R17, (UART16552 + 7)
   \   000000B8   2B01               OR      R16, R17
   \   000000BA   F409               BRNE    $+2+2
   \   000000BC   C08E               RJMP    ??IntHandler_INT0_9
     39                                  U0_THR = UART16552[0].pTxBuffer[UART16552[0].TxLast++];
   \   000000BE   9100....           LDS     R16, (UART16552 + 4)
   \   000000C2   9110....           LDS     R17, (UART16552 + 5)
   \   000000C6   91E0....           LDS     R30, UART16552
   \   000000CA   91F0....           LDS     R31, (UART16552 + 1)
   \   000000CE   0FE0               ADD     R30, R16
   \   000000D0   1FF1               ADC     R31, R17
   \   000000D2   8100               LD      R16, Z
   \   000000D4   93001108           STS     4360, R16
   \   000000D8   9100....           LDS     R16, (UART16552 + 4)
   \   000000DC   9110....           LDS     R17, (UART16552 + 5)
   \   000000E0   5F0F               SUBI    R16, 255
   \   000000E2   4F1F               SBCI    R17, 255
   \   000000E4   9300....           STS     (UART16552 + 4), R16
   \   000000E8   9310....           STS     (UART16552 + 5), R17
     40                              }
   \   000000EC   9100....           LDS     R16, (UART16552 + 9)
   \   000000F0   9503               INC     R16
   \   000000F2   9300....           STS     (UART16552 + 9), R16
   \   000000F6   9100....           LDS     R16, (UART16552 + 6)
   \   000000FA   9110....           LDS     R17, (UART16552 + 7)
   \   000000FE   5001               SUBI    R16, 1
   \   00000100   4010               SBCI    R17, 0
   \   00000102   9300....           STS     (UART16552 + 6), R16
   \   00000106   9310....           STS     (UART16552 + 7), R17
   \   0000010A   9100....           LDS     R16, (UART16552 + 9)
   \   0000010E   3100               CPI     R16, 16
   \   00000110   F008               BRCS    $+2+2
   \   00000112   C063               RJMP    ??IntHandler_INT0_9
   \   00000114   CFCD               RJMP    ??IntHandler_INT0_11
     41                          }
     42                          break;
     43                      case 0x04 :             // Receive data available    
     44                      case 0x0C :             // or caracter timeout (FIFO)
     45                          while (U0_LSR & DATA_READY) {
     46          
     47                              UART16552[0].pRxBuffer[ UART16552[0].RxFirst ] = U0_RBR;             // Read the character 
     48          
     49                              if (UART16552[0].RxState != HANDLE) {                 // ok to receive? 
     50                                  switch (UART16552[0].RxState) {                   // Yes, check state
     51                                  case SYNC :
     52                                      if ( UART16552[0].pRxBuffer[ UART16552[0].RxFirst ] == ANPRO1_SYN) {
     53                                          UART16552[0].SyncCnt ++ ;                 // count sync
   \                     ??IntHandler_INT0_12:
   \   00000116   9100....           LDS     R16, (UART16552 + 19)
   \   0000011A   9503               INC     R16
   \   0000011C   9300....           STS     (UART16552 + 19), R16
     54                                          UART16552[0].RxFirst = 0;                 // start at start of buff
   \   00000120   93B0....           STS     (UART16552 + 12), R27
   \   00000124   93B0....           STS     (UART16552 + 13), R27
     55                                      } else if (UART16552[0].SyncCnt >= 2) {       // minimum two sync bytes
   \                     ??IntHandler_INT0_7:
   \   00000128   9100110D           LDS     R16, 4365
   \   0000012C   FF00               SBRS    R16, 0
   \   0000012E   C055               RJMP    ??IntHandler_INT0_9
   \   00000130   91001108           LDS     R16, 4360
   \   00000134   91E0....           LDS     R30, (UART16552 + 10)
   \   00000138   91F0....           LDS     R31, (UART16552 + 11)
   \   0000013C   9120....           LDS     R18, (UART16552 + 12)
   \   00000140   9130....           LDS     R19, (UART16552 + 13)
   \   00000144   0FE2               ADD     R30, R18
   \   00000146   1FF3               ADC     R31, R19
   \   00000148   8300               ST      Z, R16
   \   0000014A   9100....           LDS     R16, (UART16552 + 18)
   \   0000014E   300A               CPI     R16, 10
   \   00000150   F359               BREQ    ??IntHandler_INT0_7
   \   00000152   2300               TST     R16
   \   00000154   F561               BRNE    ??IntHandler_INT0_13
   \   00000156   91E0....           LDS     R30, (UART16552 + 10)
   \   0000015A   91F0....           LDS     R31, (UART16552 + 11)
   \   0000015E   9100....           LDS     R16, (UART16552 + 12)
   \   00000162   9110....           LDS     R17, (UART16552 + 13)
   \   00000166   0FE0               ADD     R30, R16
   \   00000168   1FF1               ADC     R31, R17
   \   0000016A   8100               LD      R16, Z
   \   0000016C   3002               CPI     R16, 2
   \   0000016E   F299               BREQ    ??IntHandler_INT0_12
   \   00000170   9110....           LDS     R17, (UART16552 + 19)
   \   00000174   3012               CPI     R17, 2
   \   00000176   93B0....           STS     (UART16552 + 19), R27
   \   0000017A   F2B0               BRCS    ??IntHandler_INT0_7
     56                                          UART16552[0].SyncCnt = 0 ;                // reset counter
     57                                          UART16552[0].RxState = HEADER ;
   \   0000017C   E001               LDI     R16, 1
   \   0000017E   9300....           STS     (UART16552 + 18), R16
     58                                          UART16552[0].RxLast = 0 ;
   \   00000182   93B0....           STS     (UART16552 + 14), R27
   \   00000186   93B0....           STS     (UART16552 + 15), R27
     59                                          UART16552[0].RxTimeout = RX_TO_TIME ;   // reset timeout
   \   0000018A   93A0....           STS     (UART16552 + 20), R26
   \   0000018E   93B0....           STS     (UART16552 + 21), R27
     60                                          UART16552[0].RxFirst++ ;                 //  1. char OK, start on next
   \   00000192   9100....           LDS     R16, (UART16552 + 12)
   \   00000196   9110....           LDS     R17, (UART16552 + 13)
   \   0000019A   5F0F               SUBI    R16, 255
   \   0000019C   4F1F               SBCI    R17, 255
   \   0000019E   9300....           STS     (UART16552 + 12), R16
   \   000001A2   9310....           STS     (UART16552 + 13), R17
     61                                          ReceivePacketUart16552(0) ;              // Check package
   \   000001A6   E000               LDI     R16, 0
   \                     ??IntHandler_INT0_14:
   \   000001A8   ........           CALL    ReceivePacketUart16552
   \   000001AC   CFBD               RJMP    ??IntHandler_INT0_7
     62                                      } else {
     63                                          UART16552[0].SyncCnt = 0 ;                // start over once more
     64                                      }
     65                                      break;
     66                                  default :
     67                                      if ((++UART16552[0].RxFirst) > RXSIZE_UART_16552) { // Point to next location
   \                     ??IntHandler_INT0_13:
   \   000001AE   9100....           LDS     R16, (UART16552 + 12)
   \   000001B2   9110....           LDS     R17, (UART16552 + 13)
   \   000001B6   5F0F               SUBI    R16, 255
   \   000001B8   4F1F               SBCI    R17, 255
   \   000001BA   9300....           STS     (UART16552 + 12), R16
   \   000001BE   9310....           STS     (UART16552 + 13), R17
   \   000001C2   3709               CPI     R16, 121
   \   000001C4   4010               SBCI    R17, 0
   \   000001C6   E000               LDI     R16, 0
   \   000001C8   F378               BRCS    ??IntHandler_INT0_14
     68                                          GoToSyncUART16552(0) ;                       // go to sync mode
   \   000001CA   ........           CALL    GoToSyncUART16552
   \   000001CE   CFAC               RJMP    ??IntHandler_INT0_7
     69                                      } else {
     70                                          ReceivePacketUart16552(0) ;              // Check package
     71                                      }
     72                                      break ;   
     73                                  }
     74                              }
     75                          } 
     76                          break;
     77                      case 0x06 :                 // Receiver line status, OR, PE, FR, Break int.
     78                          U0_LSR;      // Dummy read to empty register        
   \                     ??IntHandler_INT0_8:
   \   000001D0   9100110D           LDS     R16, 4365
     79                          break;
   \   000001D4   C002               RJMP    ??IntHandler_INT0_9
     80                      case 0x00 :                 // Modem status.
     81                          U0_MSR;      // Dummy read to empty register           
   \                     ??IntHandler_INT0_5:
   \   000001D6   9100110E           LDS     R16, 4366
     82                          break;
     83                      }
     84                      UART16552[0].TxStatus = (U0_IIR & 0x0f) ;      // reason for interrupt, 
   \                     ??IntHandler_INT0_9:
   \   000001DA   9100110A           LDS     R16, 4362
   \   000001DE   700F               ANDI    R16, 0x0F
   \   000001E0   9300....           STS     (UART16552 + 8), R16
     85                                                                                // check again before exit to avoid lost int. and hang
     86                  } while ((UART16552[0].TxStatus & 0x01) != 0x01) ;  
   \   000001E4   FD00               SBRC    R16, 0
   \   000001E6   C006               RJMP    ??IntHandler_INT0_3
   \   000001E8   CF40               RJMP    ??IntHandler_INT0_4
     87                  break;
     88              case 0x01:                  // AN-ZBANA ADready
     89                  OS_SignalEvent(1, &TCB_AD7715);
   \                     ??IntHandler_INT0_2:
   \   000001EA   ....               LDI     R18, LOW(TCB_AD7715)
   \   000001EC   ....               LDI     R19, (TCB_AD7715) >> 8
   \   000001EE   E001               LDI     R16, 1
   \   000001F0   ........           CALL    OS_SignalEvent
     90                  break;
     91              }
     92              OS_LeaveIntStack();
   \                     ??IntHandler_INT0_3:
   \   000001F4                      REQUIRE ?Subroutine0
   \   000001F4                      ;               // Fall through to label ?Subroutine0
     93              OS_LeaveInterruptNoSwitch();
     94          
     95          }

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ?Subroutine0:
   \   00000000   94F8               CLI
   \   00000002   ........           CALL    OS__LeaveIntStack
   \   00000006   9100....           LDS     R16, (OS_Counters + 1)
   \   0000000A   950A               DEC     R16
   \   0000000C   9300....           STS     (OS_Counters + 1), R16
   \   00000010   9100....           LDS     R16, OS_Counters
   \   00000014   950A               DEC     R16
   \   00000016   9300....           STS     OS_Counters, R16
   \   0000001A   BF9B               OUT     0x3B, R25
   \   0000001C   BF8F               OUT     0x3F, R24
   \   0000001E   9109               LD      R16, Y+
   \   00000020   9119               LD      R17, Y+
   \   00000022   9129               LD      R18, Y+
   \   00000024   9139               LD      R19, Y+
   \   00000026   9149               LD      R20, Y+
   \   00000028   9159               LD      R21, Y+
   \   0000002A   9169               LD      R22, Y+
   \   0000002C   9179               LD      R23, Y+
   \   0000002E   9009               LD      R0, Y+
   \   00000030   9019               LD      R1, Y+
   \   00000032   9029               LD      R2, Y+
   \   00000034   9039               LD      R3, Y+
   \   00000036   91E9               LD      R30, Y+
   \   00000038   91F9               LD      R31, Y+
   \   0000003A   9189               LD      R24, Y+
   \   0000003C   9199               LD      R25, Y+
   \   0000003E   91A9               LD      R26, Y+
   \   00000040   91B9               LD      R27, Y+
   \   00000042   9518               RETI
     96          
     97          
     98          /*************************************************************************
     99          *
    100          *  External int 1 (UART PC16554 on AN-ZB485)
    101          *
    102          *************************************************************************/
    103          #pragma vector=INT1_vect

   \                                 In  segment CODE, align 2, keep-with-next
    104          __interrupt void IntHandler_INT1( void ){               //Int handler for Ext int 1
   \                     IntHandler_INT1:
   \   00000000   93BA               ST      -Y, R27
   \   00000002   93AA               ST      -Y, R26
   \   00000004   939A               ST      -Y, R25
   \   00000006   938A               ST      -Y, R24
   \   00000008   93FA               ST      -Y, R31
   \   0000000A   93EA               ST      -Y, R30
   \   0000000C   923A               ST      -Y, R3
   \   0000000E   922A               ST      -Y, R2
   \   00000010   921A               ST      -Y, R1
   \   00000012   920A               ST      -Y, R0
   \   00000014   937A               ST      -Y, R23
   \   00000016   936A               ST      -Y, R22
   \   00000018   935A               ST      -Y, R21
   \   0000001A   934A               ST      -Y, R20
   \   0000001C   933A               ST      -Y, R19
   \   0000001E   932A               ST      -Y, R18
   \   00000020   931A               ST      -Y, R17
   \   00000022   930A               ST      -Y, R16
   \   00000024   B78F               IN      R24, 0x3F
   \   00000026   B79B               IN      R25, 0x3B
   \   00000028                      REQUIRE __RSTACK_in_external_ram_new_way
    105          
    106              // OBS!!!
    107              // Uses UART16552[].TxStatus as intreason and
    108              // UART16552[].TxSeqCnt as counter because these needs to be globale 
    109              // by using OS_EnterIntStack()
    110              
    111            
    112              OS_EnterInterrupt();
   \   00000028   9100....           LDS     R16, OS_Counters
   \   0000002C   9503               INC     R16
   \   0000002E   9300....           STS     OS_Counters, R16
   \   00000032   9100....           LDS     R16, (OS_Counters + 1)
   \   00000036   9503               INC     R16
   \   00000038   9300....           STS     (OS_Counters + 1), R16
    113              OS_EnterIntStack();
   \   0000003C   94F8               CLI
   \   0000003E   ........           CALL    OS__EnterIntStack
   \   00000042   9100....           LDS     R16, (OS_Counters + 1)
   \   00000046   2300               TST     R16
   \   00000048   F409               BRNE    ??IntHandler_INT1_0
   \   0000004A   9478               SEI
    114          
    115              switch (UnitID) {
   \                     ??IntHandler_INT1_0:
   \   0000004C   9100....           LDS     R16, UnitID
   \   00000050   2300               TST     R16
   \   00000052   F009               BREQ    $+2+2
   \   00000054   C0C6               RJMP    ??IntHandler_INT1_1
    116              case 0x00:               // AN-ZB485 
    117                  UART16552[1].TxStatus = (U1_IIR & 0x0f) ;      // reason for interrupt
   \   00000056   91001102           LDS     R16, 4354
   \   0000005A   700F               ANDI    R16, 0x0F
   \   0000005C   9300....           STS     (UART16552 + 34), R16
   \   00000060   EFAA               LDI     R26, 250
   \   00000062   E0B0               LDI     R27, 0
    118                  do {
    119                      switch (UART16552[1].TxStatus) {
   \                     ??IntHandler_INT1_2:
   \   00000064   9100....           LDS     R16, (UART16552 + 34)
   \   00000068   2300               TST     R16
   \   0000006A   F409               BRNE    $+2+2
   \   0000006C   C0B1               RJMP    ??IntHandler_INT1_3
   \   0000006E   5002               SUBI    R16, 2
   \   00000070   F051               BREQ    ??IntHandler_INT1_4
   \   00000072   5002               SUBI    R16, 2
   \   00000074   F409               BRNE    $+2+2
   \   00000076   C055               RJMP    ??IntHandler_INT1_5
   \   00000078   5002               SUBI    R16, 2
   \   0000007A   F409               BRNE    $+2+2
   \   0000007C   C0A6               RJMP    ??IntHandler_INT1_6
   \   0000007E   5006               SUBI    R16, 6
   \   00000080   F409               BRNE    $+2+2
   \   00000082   C04F               RJMP    ??IntHandler_INT1_5
   \   00000084   C0A7               RJMP    ??IntHandler_INT1_7
    120                      case 0x02 :             // transmit holding reg emty
    121                          if (UART16552[1].TxCount == 0) {
   \                     ??IntHandler_INT1_4:
   \   00000086   9100....           LDS     R16, (UART16552 + 32)
   \   0000008A   9110....           LDS     R17, (UART16552 + 33)
   \   0000008E   2B01               OR      R16, R17
   \   00000090   F451               BRNE    ??IntHandler_INT1_8
    122                              U1_MCR &= ~RTS;        // set RTS off
   \   00000092   91001104           LDS     R16, 4356
   \   00000096   7F0D               ANDI    R16, 0xFD
   \   00000098   93001104           STS     4356, R16
    123                              OS_StopTimer(&TimerUART1);                    // and stop timer
   \   0000009C   ....               LDI     R16, LOW(TimerUART1)
   \   0000009E   ....               LDI     R17, (TimerUART1) >> 8
   \   000000A0   ........           CALL    OS_StopTimer
   \   000000A4   C097               RJMP    ??IntHandler_INT1_7
    124                          } else {
    125                              for (UART16552[1].TxSeqCnt = 0;( UART16552[1].TxSeqCnt < FIFO_TX_BUFSIZE ) && (UART16552[1].TxCount > 0 ); UART16552[1].TxSeqCnt++, UART16552[1].TxCount--) {
   \                     ??IntHandler_INT1_8:
   \   000000A6   93B0....           STS     (UART16552 + 35), R27
   \                     ??IntHandler_INT1_9:
   \   000000AA   9100....           LDS     R16, (UART16552 + 32)
   \   000000AE   9110....           LDS     R17, (UART16552 + 33)
   \   000000B2   2B01               OR      R16, R17
   \   000000B4   F409               BRNE    $+2+2
   \   000000B6   C08E               RJMP    ??IntHandler_INT1_7
    126                                 U1_THR = UART16552[1].pTxBuffer[UART16552[1].TxLast++] ;
   \   000000B8   91E0....           LDS     R30, (UART16552 + 26)
   \   000000BC   91F0....           LDS     R31, (UART16552 + 27)
   \   000000C0   9100....           LDS     R16, (UART16552 + 30)
   \   000000C4   9110....           LDS     R17, (UART16552 + 31)
   \   000000C8   0FE0               ADD     R30, R16
   \   000000CA   1FF1               ADC     R31, R17
   \   000000CC   8100               LD      R16, Z
   \   000000CE   93001100           STS     4352, R16
   \   000000D2   9100....           LDS     R16, (UART16552 + 30)
   \   000000D6   9110....           LDS     R17, (UART16552 + 31)
   \   000000DA   5F0F               SUBI    R16, 255
   \   000000DC   4F1F               SBCI    R17, 255
   \   000000DE   9300....           STS     (UART16552 + 30), R16
   \   000000E2   9310....           STS     (UART16552 + 31), R17
    127                              }
   \   000000E6   9100....           LDS     R16, (UART16552 + 35)
   \   000000EA   9503               INC     R16
   \   000000EC   9300....           STS     (UART16552 + 35), R16
   \   000000F0   9100....           LDS     R16, (UART16552 + 32)
   \   000000F4   9110....           LDS     R17, (UART16552 + 33)
   \   000000F8   5001               SUBI    R16, 1
   \   000000FA   4010               SBCI    R17, 0
   \   000000FC   9300....           STS     (UART16552 + 32), R16
   \   00000100   9310....           STS     (UART16552 + 33), R17
   \   00000104   9100....           LDS     R16, (UART16552 + 35)
   \   00000108   3100               CPI     R16, 16
   \   0000010A   F008               BRCS    $+2+2
   \   0000010C   C063               RJMP    ??IntHandler_INT1_7
   \   0000010E   CFCD               RJMP    ??IntHandler_INT1_9
    128                          }
    129                          break;
    130                      case 0x04 :             // Receive data available    
    131                      case 0x0C :             // or caracter timeout (FIFO)
    132                          while (U1_LSR & DATA_READY) {
    133          
    134                              UART16552[1].pRxBuffer[ UART16552[1].RxFirst ] = U1_RBR;          // Read the character 
    135          
    136                              if (UART16552[1].RxState != HANDLE) {        // ok to receive? 
    137                                  switch (UART16552[1].RxState) {                   // Yes, check state
    138                                  case SYNC :
    139                                      if ( UART16552[1].pRxBuffer[ UART16552[1].RxFirst ] == ANPRO1_SYN) {
    140                                          UART16552[1].SyncCnt ++ ;                 // count sync
   \                     ??IntHandler_INT1_10:
   \   00000110   9100....           LDS     R16, (UART16552 + 45)
   \   00000114   9503               INC     R16
   \   00000116   9300....           STS     (UART16552 + 45), R16
    141                                          UART16552[1].RxFirst = 0;                 // start at start of buff
   \   0000011A   93B0....           STS     (UART16552 + 38), R27
   \   0000011E   93B0....           STS     (UART16552 + 39), R27
    142                                      } else if (UART16552[1].SyncCnt >= 2) {       // minimum two sync bytes
   \                     ??IntHandler_INT1_5:
   \   00000122   91001105           LDS     R16, 4357
   \   00000126   FF00               SBRS    R16, 0
   \   00000128   C055               RJMP    ??IntHandler_INT1_7
   \   0000012A   91001100           LDS     R16, 4352
   \   0000012E   91E0....           LDS     R30, (UART16552 + 36)
   \   00000132   91F0....           LDS     R31, (UART16552 + 37)
   \   00000136   9120....           LDS     R18, (UART16552 + 38)
   \   0000013A   9130....           LDS     R19, (UART16552 + 39)
   \   0000013E   0FE2               ADD     R30, R18
   \   00000140   1FF3               ADC     R31, R19
   \   00000142   8300               ST      Z, R16
   \   00000144   9100....           LDS     R16, (UART16552 + 44)
   \   00000148   300A               CPI     R16, 10
   \   0000014A   F359               BREQ    ??IntHandler_INT1_5
   \   0000014C   2300               TST     R16
   \   0000014E   F561               BRNE    ??IntHandler_INT1_11
   \   00000150   91E0....           LDS     R30, (UART16552 + 36)
   \   00000154   91F0....           LDS     R31, (UART16552 + 37)
   \   00000158   9100....           LDS     R16, (UART16552 + 38)
   \   0000015C   9110....           LDS     R17, (UART16552 + 39)
   \   00000160   0FE0               ADD     R30, R16
   \   00000162   1FF1               ADC     R31, R17
   \   00000164   8100               LD      R16, Z
   \   00000166   3002               CPI     R16, 2
   \   00000168   F299               BREQ    ??IntHandler_INT1_10
   \   0000016A   9110....           LDS     R17, (UART16552 + 45)
   \   0000016E   3012               CPI     R17, 2
   \   00000170   93B0....           STS     (UART16552 + 45), R27
   \   00000174   F2B0               BRCS    ??IntHandler_INT1_5
    143                                          UART16552[1].SyncCnt = 0 ;                // reset counter
    144                                          UART16552[1].RxState = HEADER ;
   \   00000176   E001               LDI     R16, 1
   \   00000178   9300....           STS     (UART16552 + 44), R16
    145                                          UART16552[1].RxLast = 0 ;
   \   0000017C   93B0....           STS     (UART16552 + 40), R27
   \   00000180   93B0....           STS     (UART16552 + 41), R27
    146                                          UART16552[1].RxTimeout = RX_TO_TIME ;     // reset timeout
   \   00000184   93A0....           STS     (UART16552 + 46), R26
   \   00000188   93B0....           STS     (UART16552 + 47), R27
    147                                          UART16552[1].RxFirst++ ;                  //  1. char OK, start on next
   \   0000018C   9100....           LDS     R16, (UART16552 + 38)
   \   00000190   9110....           LDS     R17, (UART16552 + 39)
   \   00000194   5F0F               SUBI    R16, 255
   \   00000196   4F1F               SBCI    R17, 255
   \   00000198   9300....           STS     (UART16552 + 38), R16
   \   0000019C   9310....           STS     (UART16552 + 39), R17
    148                                          ReceivePacketUart16552(1) ;               // Check package
   \   000001A0   E001               LDI     R16, 1
   \                     ??IntHandler_INT1_12:
   \   000001A2   ........           CALL    ReceivePacketUart16552
   \   000001A6   CFBD               RJMP    ??IntHandler_INT1_5
    149                                      } else {
    150                                          UART16552[1].SyncCnt = 0 ;                // start over once more
    151                                      }
    152                                      break;
    153                                  default :
    154                                      if ((++UART16552[1].RxFirst) > RXSIZE_UART_16552) { // Point to next location
   \                     ??IntHandler_INT1_11:
   \   000001A8   9100....           LDS     R16, (UART16552 + 38)
   \   000001AC   9110....           LDS     R17, (UART16552 + 39)
   \   000001B0   5F0F               SUBI    R16, 255
   \   000001B2   4F1F               SBCI    R17, 255
   \   000001B4   9300....           STS     (UART16552 + 38), R16
   \   000001B8   9310....           STS     (UART16552 + 39), R17
   \   000001BC   3709               CPI     R16, 121
   \   000001BE   4010               SBCI    R17, 0
   \   000001C0   E001               LDI     R16, 1
   \   000001C2   F378               BRCS    ??IntHandler_INT1_12
    155                                          GoToSyncUART16552(1) ;                       // go to sync mode
   \   000001C4   ........           CALL    GoToSyncUART16552
   \   000001C8   CFAC               RJMP    ??IntHandler_INT1_5
    156                                      } else {
    157                                          ReceivePacketUart16552(1) ;              // Check package
    158                                      }
    159                                      break ;   
    160                                  }
    161                              }
    162                          }
    163                          break;
    164                      case 0x06 :                 // Receiver line status, OR, PE, FR, Break int.
    165                          U1_LSR;      // Dummy read to empty register        
   \                     ??IntHandler_INT1_6:
   \   000001CA   91001105           LDS     R16, 4357
    166                          break;
   \   000001CE   C002               RJMP    ??IntHandler_INT1_7
    167                      case 0x00 :                 // Modem status.
    168                          U1_MSR;      // Dummy read to empty register           
   \                     ??IntHandler_INT1_3:
   \   000001D0   91001106           LDS     R16, 4358
    169                          break;
    170                      }
    171                      UART16552[1].TxStatus = (U1_IIR & 0x0f) ;      // reason for interrupt, 
   \                     ??IntHandler_INT1_7:
   \   000001D4   91001102           LDS     R16, 4354
   \   000001D8   700F               ANDI    R16, 0x0F
   \   000001DA   9300....           STS     (UART16552 + 34), R16
    172                                                                                // check again before exit to avoid lost int. and hang
    173                 } while ((UART16552[1].TxStatus & 0x01) != 0x01);  
   \   000001DE   FF00               SBRS    R16, 0
   \   000001E0   CF41               RJMP    ??IntHandler_INT1_2
    174                  break;
    175              case 0x01:                  // AN-ZBANA Not connected!
    176                  break;
    177              }
    178              OS_LeaveIntStack();
   \                     ??IntHandler_INT1_1:
   \   000001E2   ....               RJMP    ?Subroutine0
    179              OS_LeaveInterruptNoSwitch();
    180          }

   \                                 In  segment INTVEC, offset 0x4, root
   \                     `??IntHandler_INT0::??INTVEC 4`:
   \   00000004   ........           JMP     IntHandler_INT0

   \                                 In  segment INTVEC, offset 0x8, root
   \                     `??IntHandler_INT1::??INTVEC 8`:
   \   00000008   ........           JMP     IntHandler_INT1

   Maximum stack usage in bytes:

   CSTACK RSTACK Function
   ------ ------ --------
     18      2   IntHandler_INT0
       18      2   -> GoToSyncUART16552
       18      2   -> OS_SignalEvent
       18      2   -> OS_StopTimer
       18      2   -> OS__EnterIntStack
       18      2   -> OS__LeaveIntStack
       18      2   -> ReceivePacketUart16552
     18      2   IntHandler_INT1
       18      2   -> GoToSyncUART16552
       18      2   -> OS_StopTimer
       18      2   -> OS__EnterIntStack
       18      2   -> OS__LeaveIntStack
       18      2   -> ReceivePacketUart16552


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
      68  ?Subroutine0
     500  IntHandler_INT0
       4  IntHandler_INT0::??INTVEC 4
     484  IntHandler_INT1
       4  IntHandler_INT1::??INTVEC 8

 
 1 052 bytes in segment CODE
     8 bytes in segment INTVEC
 
 1 052 bytes of CODE memory (+ 8 bytes shared)

Errors: none
Warnings: none
