

================================================================
== Vivado HLS Report for 'Biquadv2coeffs'
================================================================
* Date:           Sun Dec 22 21:49:54 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2Coeffs
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: StgValue_2 (11)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0b0_a0_V), !map !26

ST_1: StgValue_3 (12)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0b1_a0_V), !map !32

ST_1: StgValue_4 (13)  [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0b2_a0_V), !map !36

ST_1: StgValue_5 (14)  [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0a1_a0_V), !map !40

ST_1: StgValue_6 (15)  [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0a2_a0_V), !map !44

ST_1: StgValue_7 (16)  [1/1] 0.00ns
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0b0_a0_V), !map !48

ST_1: StgValue_8 (17)  [1/1] 0.00ns
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0b1_a0_V), !map !52

ST_1: StgValue_9 (18)  [1/1] 0.00ns
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0b2_a0_V), !map !56

ST_1: StgValue_10 (19)  [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0a1_a0_V), !map !60

ST_1: StgValue_11 (20)  [1/1] 0.00ns
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0a2_a0_V), !map !64

ST_1: StgValue_12 (21)  [1/1] 0.00ns
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @Biquadv2coeffs_str) nounwind

ST_1: in0a2_a0_V_read (22)  [1/1] 1.00ns
.preheader.preheader:11  %in0a2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0a2_a0_V)

ST_1: in0a1_a0_V_read (23)  [1/1] 1.00ns
.preheader.preheader:12  %in0a1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0a1_a0_V)

ST_1: in0b2_a0_V_read (24)  [1/1] 1.00ns
.preheader.preheader:13  %in0b2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0b2_a0_V)

ST_1: in0b1_a0_V_read (25)  [1/1] 1.00ns
.preheader.preheader:14  %in0b1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0b1_a0_V)

ST_1: in0b0_a0_V_read (26)  [1/1] 1.00ns
.preheader.preheader:15  %in0b0_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0b0_a0_V)

ST_1: StgValue_18 (27)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:4
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i27 %in0b0_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:5
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i27 %in0b1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_20 (29)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:6
.preheader.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i27 %in0b2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_21 (30)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:7
.preheader.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i27 %in0a1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_22 (31)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:8
.preheader.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i27 %in0a2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_23 (32)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:16
.preheader.preheader:21  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0b0_a0_V, i27 %in0b0_a0_V_read)

ST_1: StgValue_24 (33)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:17
.preheader.preheader:22  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0b1_a0_V, i27 %in0b1_a0_V_read)

ST_1: StgValue_25 (34)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:18
.preheader.preheader:23  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0b2_a0_V, i27 %in0b2_a0_V_read)

ST_1: StgValue_26 (35)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:19
.preheader.preheader:24  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0a1_a0_V, i27 %in0a1_a0_V_read)

ST_1: StgValue_27 (36)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:20
.preheader.preheader:25  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0a2_a0_V, i27 %in0a2_a0_V_read)

ST_1: StgValue_28 (37)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:21
.preheader.preheader:26  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'in0a2_a0_V' [22]  (1 ns)
	wire write on port 'out0a2_a0_V' (Biquadv2Coeffs/biquadv2coeffs.cpp:20) [36]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
