{
    "if/if_statement/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "if/if_statement/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "if_statement_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 15.3,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "if/if_statement/no_arch": {
        "test_name": "if/if_statement/no_arch",
        "generated_blif": "if_statement_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
