/*-
 * SPDX-License-Identifier: BSD-2-Clause
 *
 * Copyright (c) 2018 Benno Rice <benno@FreeBSD.org>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD$
 */

#ifndef	_AQC_REG_H_
#define	_AQC_REG_H_

#define	AQC_REG_CONTROL_1			0x00000000
#define	AQC_CONTROL_PERF_MODE			0x00080000
#define	AQC_CONTROL_PERF_FREEZE			0x00040000
#define	AQC_CONTROL_PERF_RESET			0x00020000
#define	AQC_CONTROL_CLEAR_SOFT_RESET_ALARM	0x00010000
#define	AQC_CONTROL_SOFT_RESET			0x00008000
#define	AQC_CONTROL_REG_RESET_DSBL		0x00004000
#define	AQC_CONTROL_PCI_RESET_ENABLE		0x00002000
#define	AQC_CONTROL_PHY_RX_TLP_FIFO_MODE	0x00001000
#define	AQC_CONTROL_LOW_POWER			0x00000800

#define	AQC_REG_FW_IMAGE_ID			0x00000018

#define	AQC_REG_MIF_ID				0x0000001c
#define	AQC_MIF_ID_MASK				0x0000ff00
#define	AQC_MIF_REV_MASK			0x000000ff

#define	AQC_REG_MAILBOX_1			0x00000200
#define	AQC_MAILBOX_EXECUTE			0x00008000
#define	AQC_MAILBOX_WRITE_MODE			0x00004000
#define	AQC_MAILBOX_RESET_CRC			0x00001000
#define	AQC_MAILBOX_ERROR			0x00000800
#define	AQC_MAILBOX_BUSY_DATA			0x00000400
#define	AQC_MAILBOX_BUSY_FBL			0x00000200
#define	AQC_MAILBOX_BUSY			0x00000100

#define	AQC_REG_MAILBOX_3			0x00000208
#define	AQC_REG_MAILBOX_ADDRESS			AQC_REG_MAILBOX_3

#define	AQC_REG_MAILBOX_5			0x0000020c
#define	AQC_REG_MAILBOX_DATA			AQC_REG_MAILBOX_5

#define	AQC_REG_SCRATCH_PAD_01			0x00000300
#define	AQC_REG_SCRATCH_PAD_02			0x00000304
#define	AQC_REG_SCRATCH_PAD_03			0x00000308
#define	AQC_REG_SCRATCH_PAD_04			0x0000030C
#define	AQC_REG_SCRATCH_PAD_05			0x00000310
#define	AQC_REG_SCRATCH_PAD_06			0x00000314
#define	AQC_REG_SCRATCH_PAD_07			0x00000318
#define	AQC_REG_SCRATCH_PAD_08			0x0000031C
#define	AQC_REG_SCRATCH_PAD_09			0x00000320
#define	AQC_REG_SCRATCH_PAD_10			0x00000324
#define	AQC_REG_SCRATCH_PAD_11			0x00000328
#define	AQC_REG_SCRATCH_PAD_12			0x0000032C
#define	AQC_REG_SCRATCH_PAD_13			0x00000330
#define	AQC_REG_SCRATCH_PAD_14			0x00000334
#define	AQC_REG_SCRATCH_PAD_15			0x00000338
#define	AQC_REG_SCRATCH_PAD_16			0x0000033C
#define	AQC_REG_SCRATCH_PAD_17			0x00000340
#define	AQC_REG_SCRATCH_PAD_18			0x00000344
#define	AQC_REG_SCRATCH_PAD_19			0x00000348
#define	AQC_REG_SCRATCH_PAD_20			0x0000034C
#define	AQC_REG_SCRATCH_PAD_21			0x00000350
#define	AQC_REG_SCRATCH_PAD_22			0x00000354
#define	AQC_REG_SCRATCH_PAD_23			0x00000358
#define	AQC_REG_SCRATCH_PAD_24			0x0000035C
#define	AQC_REG_SCRATCH_PAD_25			0x00000360
#define	AQC_REG_SCRATCH_PAD_26			0x00000364
#define	AQC_REG_SCRATCH_PAD_27			0x00000368
#define	AQC_REG_SCRATCH_PAD_28			0x0000036C
#define	AQC_REG_SCRATCH_PAD_29			0x00000370
#define	AQC_REG_SCRATCH_PAD_30			0x00000374

#define	AQC_REG_NO_RESET_SCRATCH_PAD_1		0x00000380
#define	AQC_REG_NO_RESET_SCRATCH_PAD_2		0x00000384
#define	AQC_REG_NO_RESET_SCRATCH_PAD_3		0x00000388
#define	AQC_REG_NO_RESET_SCRATCH_PAD_4		0x0000038c

#define	AQC_REG_SEMAPHORE_01			0x000003a0
#define	AQC_REG_SEMAPHORE_02			0x000003a4
#define	AQC_REG_SEMAPHORE_03			0x000003a8
#define	AQC_REG_SEMAPHORE_04			0x000003ac
#define	AQC_REG_SEMAPHORE_05			0x000003b0
#define	AQC_REG_SEMAPHORE_06			0x000003b4
#define	AQC_REG_SEMAPHORE_07			0x000003b8
#define	AQC_REG_SEMAPHORE_08			0x000003bc
#define	AQC_REG_SEMAPHORE_09			0x000003c0
#define	AQC_REG_SEMAPHORE_10			0x000003c4
#define	AQC_REG_SEMAPHORE_11			0x000003c8
#define	AQC_REG_SEMAPHORE_12			0x000003cc
#define	AQC_REG_SEMAPHORE_13			0x000003d0
#define	AQC_REG_SEMAPHORE_14			0x000003d4
#define	AQC_REG_SEMAPHORE_15			0x000003d8
#define	AQC_REG_SEMAPHORE_16			0x000003dc

#define	AQC_REG_GLOBAL_CONTROL_2		0x00000404
#define	AQC_GCTRL_MCP_CLOCK_GATE		0x80000000
#define	AQC_GCTRL_MCP_CLOCK_SELECT		0x40000000
#define	AQC_GCTRL_MCP_WATCHDOG_RESET_ENABLE	0x00020000
#define	AQC_GCTRL_FLB_KICKSTART			0x00010000
#define	AQC_GCTRL_MCP_RESET			0x00008000
#define	AQC_GCTRL_MCP_RESET_PULSE		0x00004000
#define	AQC_GCTRL_INTERRUPT_ITR_MASK		0x00003c00
#define	AQC_GCTRL_MIF_ITR_INTR_HIGH		0x00000200
#define	AQC_GCTRL_MIF_ITR_INTR_LOW		0x00000100
#define	AQC_GCTRL_MIF_ITR_INTR_FLB		0x00000080
#define	AQC_GCTRL_MIF_ITR_INTR_MAILBOX		0x00000040
#define	AQC_GCTRL_WATCHDOG_TIMER_ENABLE		0x00000020
#define	AQC_GCTRL_UP_FORCE_INTERRUPT_NMI	0x00000010
#define	AQC_GCTRL_UP_FORCE_INTERRUPT_3		0x00000008
#define	AQC_GCTRL_UP_FORCE_INTERRUPT_2		0x00000004
#define	AQC_GCTRL_UP_FORCE_INTERRUPT		0x00000002
#define	AQC_GCTRL_UP_RUN_STALL			0x00000001

#define	AQC_REG_GENERAL_PROVISIONING_9		0x00000520
#define	AQC_GENERAL_HOST_BOOT_LOAD_ENABLE	0x00000001

#define	AQC_REG_NVR_PROVISIONING_4		0x0000053c
#define	AQC_NVR_RESET				0x00000010

#define	AQC_REG_DAISY_CHAIN_STATUS_1		0x00000704
#define	AQC_DAISY_CHAIN_VALID_NCB1		0x20000000
#define	AQC_DAISY_CHAIN_VALID_NCB0		0x10000000
#define	AQC_DAISY_CHAIN_PHY_ERROR		0x04000000
#define	AQC_DAISY_CHAIN_MAC_ERROR		0x02000000
#define	AQC_DAISY_CHAIN_NCB_ERROR		0x01000000
#define	AQC_DAISY_CHAIN_PHY_BOOT_TIMEOUT	0x00400000
#define	AQC_DAISY_CHAIN_MAC_BOOT_TIMEOUT	0x00200000
#define	AQC_DAISY_CHAIN_NCB_BOOT_TIMEOUT	0x00100000
#define	AQC_DAISY_CHAIN_FLB_ERROR		0x00080000
#define	AQC_DAISY_CHAIN_PHY_CRC_ERROR		0x00040000
#define	AQC_DAISY_CHAIN_MAC_CRC_ERROR		0x00020000
#define	AQC_DAISY_CHAIN_NCB_CRC_ERROR		0x00010000
#define	AQC_DAISY_CHAIN_RX_WRITE_COMPLETE	0x00000100
#define	AQC_DAISY_CHAIN_PHY_BOOT_COMPLETE	0x00000020
#define	AQC_DAISY_CHAIN_MAC_BOOT_COMPLETE	0x00000010
#define	AQC_DAISY_CHAIN_RX_RESET		0x00000008
#define	AQC_DAISY_CHAIN_RX_DATA			0x00000004
#define	AQC_DAISY_CHAIN_RX_SOF			0x00000002
#define	AQC_DAISY_CHAIN_RX_CLOCK		0x00000001

#define	AQC_REG_PCIE_CONTROL_6			0x00001014
#define	AQC_PCIE_RDM_MPS_OVERRIDE_MASK		0x00000007
#define	AQC_PCIE_RDM_MPS_OVERRIDE_SHIFT		0x0c
#define	AQC_PCIE_RDM_MRRS_OVERRIDE_MASK		0x00000007
#define	AQC_PCIE_RDM_MRRS_OVERRIDE_SHIFT	0x08
#define	AQC_PCIE_TDM_MPS_OVERRIDE_MASK		0x00000007
#define	AQC_PCIE_TDM_MPS_OVERRIDE_SHIFT		0x04
#define	AQC_PCIE_TDM_MRRS_OVERRIDE_MASK		0x00000007
#define	AQC_PCIE_TDM_MRRS_OVERRIDE_SHIFT	0x00

#define	AQC_REG_INTR_STATUS_CLEAR		0x00002050
#define	AQC_REG_INTR_MASK_SET			0x00002060
#define	AQC_REG_INTR_MASK_CLEAR			0x00002070
#define	AQC_REG_INTR_AUTO_MASK			0x00002090

#define	AQC_REG_TX_MAP(x)			(0x00002100 + (((x) >> 1) * 4))
#define	AQC_TX_MAP_SHIFT(x)			(0x10 + (1 - (x & 1)) * 8)
#define	AQC_TX_MAP_EN(x)			0x1 << (AQC_TX_MAP_SHIFT(x) + 7)
#define	AQC_TX_MAP_MASK(x)			0x1f << AQC_TX_MAP_SHIFT(x)

#define	AQC_REG_RX_MAP(x)			(0x00002100 + (((x) >> 1) * 4))
#define	AQC_RX_MAP_SHIFT(x)			(0x00 + (1 - (x & 1)) * 8)
#define	AQC_RX_MAP_EN(x)			0x1 << (AQC_RX_MAP_SHIFT(x) + 7)
#define	AQC_RX_MAP_MASK(x)			0x1f << AQC_RX_MAP_SHIFT(x)

#define	AQC_REG_INTR_GENERAL_MAP_1		0x00002180
#define	AQC_INTR_MAP_PCI_EN			0x80000000
#define	AQC_INTR_MAP_PCI_MASK			0x1f000000
#define	AQC_INTR_MAP_PCI_SHIFT			0x18
#define	AQC_INTR_MAP_FATAL_EN			0x00800000
#define	AQC_INTR_MAP_FATAL_MASK			0x001f0000
#define	AQC_INTR_MAP_FATAL_SHIFT		0x10
#define	AQC_INTR_MAP_LINK_EN			0x00008000
#define	AQC_INTR_MAP_LINK_MASK			0x00001f00
#define	AQC_INTR_MAP_LINK_SHIFT			0x08
#define	AQC_INTR_MAP_PHY_EN			0x00000080
#define	AQC_INTR_MAP_PHY_MASK			0x0000001f
#define	AQC_INTR_MAP_PHY_SHIFT			0x00

#define	AQC_REG_INTR_GLOBAL_CONTROL		0x00002700
#define	AQC_REG_INTR_RESET			0x80000000
#define	AQC_REG_INTR_RESET_DSBL			0x20000000
#define	AQC_REG_INTR_GEN_FATAL_INT		0x00000100
#define	AQC_REG_INTR_ISR_COR_EN			0x00000080
#define	AQC_REG_INTR_ISSR_IM_EN			0x00000040
#define	AQC_REG_INTR_IAMR_CLR_EN		0x00000020
#define	AQC_REG_INTR_MULT_VEC_EN		0x00000004
#define	AQC_REG_INTR_MODE_MASK			0x00000003
#define	AQC_REG_INTR_MODE_LEGACY		0x00000000
#define	AQC_REG_INTR_MODE_MSI			0x00000001
#define	AQC_REG_INTR_MODE_MSIX			0x00000002

#define	AQC_REG_MIF_POWER_GATE_ENABLE_CONTROL	0x000032a8

#define	AQC_REG_MAC_PHY_CONTROL_1		0x00004000
#define	AQC_MAC_PHY_CONTROL_RESET		0x80000000
#define	AQC_MAC_PHY_CONTROL_PAR_CHK_SENSE	0x40000000
#define	AQC_MAC_PHY_CONTROL_REG_RESET_DSBL	0x20000000
#define	AQC_MAC_PHY_CONTROL_CLOCK_DIV_RESET	0x10000000
#define	AQC_MAC_PHY_CONTROL_WRITE_REG_WRITE_EN	0x08000000
#define	AQC_MAC_PHY_CONTROL_USX_CLOCK_SELECT	0x04000000
#define	AQC_MAC_PHY_CONTROL_MPI_CLOCK_SELECT	0x02000000
#define	AQC_MAC_PHY_CONTROL_MSM_CLOCK_SELECT	0x01000000
#define	AQC_MAC_PHY_CONTROL_LINK_STATUS		0x00010000
#define	AQC_MAC_PHY_CONTROL_EEE_MODE		0x00000200
#define	AQC_MAC_PHY_CONTROL_SGMII_ENABLE	0x00000100
#define	AQC_MAC_PHY_CONTROL_AQ_RATE_10G		0x00000020
#define	AQC_MAC_PHY_CONTROL_AQ_RATE_5G		0x00000040
#define	AQC_MAC_PHY_CONTROL_AQ_RATE_2G5		0x00000060
#define	AQC_MAC_PHY_CONTROL_PHY_MODE_10G	0x00000001
#define	AQC_MAC_PHY_CONTROL_PHY_MODE_1G		0x00000002
#define	AQC_MAC_PHY_CONTROL_PHY_MODE_100M	0x00000003

#define	AQC_REG_RX_CONTROL_1			0x00005000
#define	AQC_RX_CONTROL_RESET			0x80000000
#define	AQC_RX_CONTROL_PAR_CHK_SENSE		0x40000000
#define	AQC_RX_CONTROL_REG_RESET_DSBL		0x20000000
#define	AQC_RX_CONTROL_TPO_RPF_SYS_LOOPBACK	0x00000100
#define	AQC_RX_CONTROL_PKT_SYS_LOOPBACK		0x00000080
#define	AQC_RX_CONTROL_DMA_SYS_LOOPBACK		0x00000040
#define	AQC_RX_CONTROL_PKT_NET_LOOPBACK		0x00000020
#define	AQC_RX_CONTROL_DMA_NET_LOOPBACK		0x00000010
#define	AQC_RX_CONTROL_PASSTHRU_EN		0x00000008
#define	AQC_RX_CONTROL_RX_PHY_MODE_10G		0x00000000
#define	AQC_RX_CONTROL_RX_PHY_MODE_1G		0x00000004
#define	AQC_RX_CONTROL_RX_PHY_MODE_100M		0x00000006

#define	AQC_REG_RX_SPARE_CONTROL_DEBUG		0x00005040

#define	AQC_REG_RX_FILTER_CONTROL_1		0x00005100
#define	AQC_RX_FILTER_BC_THRESH_MASK		0xffff0000
#define	AQC_RX_FILTER_BC_THRESH_SHIFT		0x10
#define	AQC_RX_FILTER_BC_MNG_RXQ		0x00008000
#define	AQC_RX_FILTER_BC_ACT_MASK		0x00007000
#define	AQC_RX_FILTER_BC_ACT_DISCARD		0x00000000
#define	AQC_RX_FILTER_BC_ACT_HOST		0x00001000
#define	AQC_RX_FILTER_BC_ACT_MGMT		0x00002000
#define	AQC_RX_FILTER_BC_ACT_HOST_MGMT		0x00003000
#define	AQC_RX_FILTER_BC_ACT_WOL		0x00004000
#define	AQC_RX_FILTER_BC_RST			0x00000100
#define	AQC_RX_FILTER_BYTE_SWAP			0x00000010
#define	AQC_RX_FILTER_L2_PROMISC_MODE		0x00000008
#define	AQC_RX_FILTER_BC_EN			0x00000001

#define	AQC_REG_RX_UNICAST_FILTER_1(f)		0x00005110 + ((f) * 0x8)
#define	AQC_REG_RX_UNICAST_FILTER_2(f)		0x00005114 + ((f) * 0x8)
#define	AQC_RX_UNICAST_FILTER_L2_EN		0x80000000
#define	AQC_RX_UNICAST_FILTER_MNG_RXQ		0x00080000
#define	AQC_RX_UNICAST_FILTER_ACT_MASK		0x00070000
#define	AQC_RX_UNICAST_FILTER_ACT_DISCARD	0x00000000
#define	AQC_RX_UNICAST_FILTER_ACT_HOST		0x00010000
#define	AQC_RX_UNICAST_FILTER_ACT_MGMT		0x00020000
#define	AQC_RX_UNICAST_FILTER_ACT_HOST_MGMT	0x00030000
#define	AQC_RX_UNICAST_FILTER_ACT_WOL		0x00040000

#define	AQC_REG_RX_MULTICAST_FILTER(f)		0x00005250 + ((f) * 0x4)
#define	AQC_RX_MULTICAST_FILTER_L2_EN		0x80000000
#define	AQC_RX_MULTICAST_FILTER_MNG_RXQ		0x00080000
#define	AQC_RX_MULTICAST_FILTER_ACT_MASK	0x00070000
#define	AQC_RX_MULTICAST_FILTER_ACT_DISCARD	0x00000000
#define	AQC_RX_MULTICAST_FILTER_ACT_HOST	0x00010000
#define	AQC_RX_MULTICAST_FILTER_ACT_MGMT	0x00020000
#define	AQC_RX_MULTICAST_FILTER_ACT_HOST_MGMT	0x00030000
#define	AQC_RX_MULTICAST_FILTER_ACT_WOL		0x00040000
#define	AQC_RX_MULTICAST_DEST_ADDR_MASK		0x00000fff

#define	AQC_REG_RX_MULTICAST_FILTER_MASK	0x00005270
#define	AQC_RX_MULTICAST_FILTER_ACCEPT_ALL	0x00004000
#define	AQC_RX_MULTICAST_FILTER_DA_LOC_MASK	0x00003000
#define	AQC_RX_MULTICAST_FILTER_DA_LOC_47_36	0x00000000
#define	AQC_RX_MULTICAST_FILTER_DA_LOC_46_35	0x00001000
#define	AQC_RX_MULTICAST_FILTER_DA_LOC_45_34	0x00002000
#define	AQC_RX_MULTICAST_FILTER_DA_LOC_43_32	0x00003000
#define	AQC_RX_MULTICAST_FILTER_DA_MASK_MASK	0x00000fff

#define	AQC_REG_RX_VLAN_CONTROL_1		0x00005280
#define	AQC_RX_VLAN_UNTAGGED_RXQ_EN		0x00001000
#define	AQC_RX_VLAN_UNTAGGED_MNG_RXQ		0x00000800
#define	AQC_RX_VLAN_UNTAGGED_RXQ_MASK		0x000007c0
#define	AQC_RX_VLAN_UNTAGGED_RXQ_SHIFT		0x06
#define	AQC_RX_VLAN_UNTAGGED_ACT_MASK		0x00000038
#define	AQC_RX_VLAN_UNTAGGED_ACT_DISCARD	0x00000000
#define	AQC_RX_VLAN_UNTAGGED_ACT_HOST		0x00000008
#define	AQC_RX_VLAN_UNTAGGED_ACT_MGMT		0x00000010
#define	AQC_RX_VLAN_UNTAGGED_ACT_HOST_MGMT	0x00000018
#define	AQC_RX_VLAN_UNTAGGED_ACT_WOL		0x00000020
#define	AQC_RX_VLAN_PROMISC_MODE		0x00000002
#define	AQC_RX_VLAN_DOUBLE_EN			0x00000001

#define	AQC_REG_RX_VLAN_CONTROL_2		0x00005284
#define	AQC_RX_VLAN_OUTER_SHIFT			0x10
#define	AQC_RX_VLAN_INNER_SHIFT			0x00

#define	AQC_REG_RX_RSS_CONTROL_1		0x000054c0
#define	AQC_RX_RSS_RXQ_EN			0x80000000
#define	AQC_RX_RSS_SEL_MASK(q)			(3 << (q * 4))
#define	AQC_RX_RSS_SEL_SHIFT(q)			(q * 4)

#define	AQC_REG_RX_PROTO_OFFLOAD_CONTROL	0x00005580
#define	AQC_RX_RRO_EN_SCG			0x80000000
#define	AQC_RX_LRO_INIT				0x00010000
#define	AQC_RX_OUTER_VL_INS_MODE_EN		0x00000004
#define	AQC_RX_IPV4_CHK_EN			0x00000002
#define	AQC_RX_L4_CHK_EN			0x00000001

#define	AQC_REG_RX_PACKET_BUFFER_CONTROL_1	0x00005700
#define	AQC_RX_PACKET_BUFFER_EN_SCG		0x80000000
#define	AQC_RX_PACKET_BUFFER_TC_MODE		0x00000100
#define	AQC_RX_PACKET_BUFFER_FC_MODE_MASK	0x00000003
#define	AQC_RX_PACKET_BUFFER_FC_MODE_SHIFT	0x4
#define	AQC_RX_PACKET_BUFFER_FC_MODE_EN		0x1
#define	AQC_RX_PACKET_BUFFER_FC_MODE_PRI	0x2
#define	AQC_RX_PACKET_BUFFER_ERR_STS_CLR	0x00000004
#define	AQC_RX_PACKET_BUFFER_BYTE_SWAP		0x00000002
#define	AQC_RX_PACKET_BUFFER_RX_BUF_EN		0x00000001

#define	AQC_REG_RX_FILTER_TC_USER_PRIORITY	0x000054c4
#define	AQC_RX_FILTER_TC_USER_PRIORITY_MASK(c)	(0x7 << ((c) * 4))
#define	AQC_RX_FILTER_TC_USER_PRIORITY_SHIFT(c)	((c) * 4)

#define	AQC_REG_RX_PACKET_BUFFER_1(b)		0x00005710 + ((b) * 0x10)
#define	AQC_RX_PACKET_BUFFER_RESET		0x80000000
#define	AQC_RX_PACKET_BUFFER_DMC_OBFF_THRESH_MASK 0x3fff0000
#define	AQC_RX_PACKET_BUFFER_DMC_OBFF_THRESH_SHIFT 0x10
#define	AQC_RX_PACKET_BUFFER_SIZE_MASK		0x000001ff
#define	AQC_RX_PACKET_BUFFER_SIZE_SHIFT		0x00

#define	AQC_REG_RX_PACKET_BUFFER_2(b)		0x00005714 + ((b) * 0x10)
#define	AQC_RX_PACKET_BUFFER_XOFF_EN		0x80000000
#define	AQC_RX_PACKET_BUFFER_HI_THRESH_MASK	0x1fff0000
#define	AQC_RX_PACKET_BUFFER_HI_THRESH_SHIFT	0x10
#define	AQC_RX_PACKET_BUFFER_LO_THRESH_MASK	0x00001fff
#define	AQC_RX_PACKET_BUFFER_LO_THRESH_SHIFT	0x00

#define	AQC_REG_RX_INTERRUPT_CONTROL		0x00005a30
#define	AQC_RX_INTERRUPT_CONTROL_RIM_EN		0x00000008
#define	AQC_RX_INTERRUPT_CONTROL_DESC_WRB_EN	0x00000004
#define	AQC_RX_INTERRUPT_CONTROL_DESC_NEMPTY_EN	0x00000002
#define	AQC_RX_INTERRUPT_CONTROL_DESC_EMPTY_EN	0x00000001

#define	AQC_REG_RX_DMA_DESCRIPTOR_BASE_LSW(q)	0x00005b00 + ((q) * 0x20)
#define	AQC_REG_RX_DMA_DESCRIPTOR_BASE_MSW(q)	0x00005b04 + ((q) * 0x20)

#define	AQC_REG_RX_DMA_DESCRIPTOR_CONTROL(q)	0x00005b08 + ((q) * 0x20)
#define	AQC_RX_DMA_DESCRIPTOR_EN		0x80000000
#define	AQC_RX_DMA_DESCRIPTOR_FREEZE		0x40000000
#define	AQC_RX_DMA_DESCRIPTOR_VL_STRIP		0x20000000
#define	AQC_RX_DMA_DESCRIPTOR_HDR_SPLIT		0x10000000
#define	AQC_RX_DMA_DESCRIPTOR_PFETCH		0x08000000
#define	AQC_RX_DMA_DESCRIPTOR_WRB		0x04000000
#define	AQC_RX_DMA_DESCRIPTOR_RESET		0x02000000
#define	AQC_RX_DMA_DESCRIPTOR_LEN_MASK		0x000001ff
#define	AQC_RX_DMA_DESCRIPTOR_LEN_SHIFT		3

#define	AQC_REG_RX_DMA_DESCRIPTOR_HEAD_IDX(q)	0x00005b0c + ((q) * 0x20)
#define	AQC_REG_RX_DMA_DESCRIPTOR_HEAD_HEAD_MASK 0x1fff
#define	AQC_REG_RX_DMA_DESCRIPTOR_TAIL_IDX(q)	0x00005b10 + ((q) * 0x20)

#define	AQC_REG_RX_DMA_DESCRIPTOR_BUFFER_SIZE(q) 0x00005b18 + ((q) * 0x20)
#define	AQC_RX_DMA_DESCRIPTOR_HDR_SIZE_MASK	0x00001f00
#define	AQC_RX_DMA_DESCRIPTOR_HDR_SIZE_SHIFT	0x08
#define	AQC_RX_DMA_DESCRIPTOR_DATA_SIZE_MASK	0x0000001f
#define	AQC_RX_DMA_DESCRIPTOR_DATA_SIZE_SHIFT	0x00

#define	AQC_REG_RX_DCA_CONTROL_33		0x00006180
#define	AQC_RX_DCA_EN				0x80000000
#define	AQC_RX_DCA_MODE_MASK			0x0000000f
#define	AQC_RX_DCA_MODE_LEGACY			0x00000000
#define	AQC_RX_DCA_MODE_1_0			0x00000001

#define	AQC_REG_RX_DMA_STATS_COUNTER_1		0x00006800
#define	AQC_REG_RX_DMA_STATS_COUNTER_2		0x00006804
#define	AQC_REG_RX_DMA_STATS_COUNTER_3		0x00006808
#define	AQC_REG_RX_DMA_STATS_COUNTER_4		0x0000680C
#define	AQC_REG_RX_DMA_STATS_COUNTER_7		0x00006818

#define	AQC_REG_TX_CONTROL_1			0x00007000
#define	AQC_TX_CONTROL_RESET			0x80000000
#define	AQC_TX_CONTROL_PAR_CHK_SENSE		0x40000000
#define	AQC_TX_CONTROL_REG_RESET_DSBL		0x20000000
#define	AQC_TX_CONTROL_PKT_SYS_LOOPBACK		0x00000080
#define	AQC_TX_CONTROL_DMA_SYS_LOOPBACK		0x00000040
#define	AQC_TX_CONTROL_PKT_NET_LOOPBACK		0x00000020
#define	AQC_TX_CONTROL_DMA_NET_LOOPBACK		0x00000010
#define	AQC_TX_CONTROL_PASSTHRU_EN		0x00000008

#define	AQC_REG_TX_SPARE_CONTROL_DEBUG		0x00007040

#define	AQC_REG_TX_PKT_SCHED_DATA_TC_CONTROL_1	0x00007100
#define	AQC_TX_PKT_SCHED_DATA_PFC_MODE		0x00000004
#define	AQC_TX_PKT_SCHED_DATA_PRIO_OVERRIDE	0x00000002
#define	AQC_TX_PKT_SCHED_DATA_TC_ARB_MODE	0x00000001

#define	AQC_REG_TX_PKT_SCHED_DATA_TC_CONTROL(c)	0x00007110 + ((c) * 4)
#define	AQC_TX_PKT_SCHED_DATA_TC_CREDIT_MAX_MASK 0xfff
#define	AQC_TX_PKT_SCHED_DATA_TC_CREDIT_MAX_SHIFT 0x10
#define	AQC_TX_PKT_SCHED_DATA_TC_WEIGHT_MASK	0x1ff
#define	AQC_TX_PKT_SCHED_DATA_TC_WEIGHT_SHIFT	0

#define	AQC_REG_TX_PKT_SCHED_DESC_TC_CONTROL_1	0x00007200
#define	AQC_TX_PKT_SCHED_DESC_TC_ARB_MODE_MASK	0x00000003
#define	AQC_TX_PKT_SCHED_DESC_TC_ARB_MODE_SHIFT	0
#define	AQC_TX_PKT_SCHED_DESC_TC_ARB_MODE_RR	0x0
#define	AQC_TX_PKT_SCHED_DESC_TC_ARB_MODE_WSP	0x1
#define	AQC_TX_PKT_SCHED_DESC_TC_ARB_MODE_WRR	0x2

#define	AQC_REG_TX_PKT_SCHED_DESC_TC_CONTROL(c)	0x00007210 + ((c) * 4)
#define	AQC_TX_PKT_SCHED_DESC_TC_CREDIT_MAX_MASK 0xfff
#define	AQC_TX_PKT_SCHED_DESC_TC_CREDIT_MAX_SHIFT 0x10
#define	AQC_TX_PKT_SCHED_DESC_TC_WEIGHT_MASK	0x1ff
#define	AQC_TX_PKT_SCHED_DESC_TC_WEIGHT_SHIFT	0

#define	AQC_REG_TX_PKT_SCHED_DESC_VM_CONTROL	0x00007300
#define	AQC_TX_PKT_SCHED_DESC_VM_PKT_BRK_OVERRIDE 0x00000002
#define	AQC_TX_PKT_SCHED_DESC_VM_ARB_MODE	0x00000001

#define	AQC_REG_TX_PKT_SCHED_DESC_RATE_CONTROL	0x00007310
#define	AQC_TX_PKT_SCHED_DESC_RATE_TA_RST	0x80000000
#define	AQC_TX_PKT_SCHED_DESC_RATE_LIMIT_MASK	0x000007ff
#define	AQC_TX_PKT_SCHED_DESC_RATE_LIMIT_SHIFT	0

#define AQC_REG_TX_PROTO_OFFLOAD_CONTROL	0x00007800
#define	AQC_TX_PKT_MEM_RESET			0x01000000
#define	AQC_TX_PKT_MEM_THRESH_SHIFT		0x10
#define	AQC_TX_PKT_MEM_THRESH_MASK		\
	(0x3f << AQC_TX_PKT_MEM_THRESH_SHIFT)
#define	AQC_TX_OUTER_VL_INS_MODE		0x00000020
#define	AQC_TX_IPV4_L4_ERR_FWD			0x00000010
#define	AQC_TX_BYTE_SWAP			0x00000008
#define	AQC_TX_VL_DOUBLE_EN			0x00000004
#define	AQC_TX_IPV4_CHK_EN			0x00000002
#define	AQC_TX_L4_CHK_EN			0x00000001

#define	AQC_REG_TX_PACKET_BUFFER_CONTROL_1	0x00007900
#define	AQC_TX_PACKET_BUFFER_TC_MODE		0x00000100
#define	AQC_TX_PACKET_BUFFER_DESC_RATE_MODE	0x00000080
#define	AQC_TX_PACKET_BUFFER_CLK_GATE_EN	0x00000010
#define	AQC_TX_PACKET_BUFFER_PAR_CHK_EN		0x00000008
#define	AQC_TX_PACKET_BUFFER_PAD_INS_EN		0x00000004
#define	AQC_TX_PACKET_BUFFER_BYTE_SWAP		0x00000002
#define	AQC_TX_PACKET_BUFFER_TX_BUF_EN		0x00000001

#define	AQC_REG_TX_PACKET_BUFFER_1(b)		0x00007910 + ((b) * 0x10)
#define	AQC_TX_PACKET_BUFFER_RESET		0x80000000
#define	AQC_TX_PACKET_BUFFER_SIZE_MASK		0x000000ff
#define	AQC_TX_PACKET_BUFFER_SIZE_SHIFT		0

#define	AQC_REG_TX_PACKET_BUFFER_2(b)		0x00007914 + ((b) * 0x10)
#define	AQC_TX_PACKET_BUFFER_HI_THRESH_MASK	0x1fff0000
#define	AQC_TX_PACKET_BUFFER_HI_THRESH_SHIFT	0x10
#define	AQC_TX_PACKET_BUFFER_LO_THRESH_MASK	0x00001fff
#define	AQC_TX_PACKET_BUFFER_LO_THRESH_SHIFT	0x00

#define	AQC_TX_DMA_TOTAL_REQUEST_LIMIT		0x00007b20

#define	AQC_REG_TX_INTERRUPT_CONTROL		0x00007b40
#define	AQC_TX_INTERRUPT_CONTROL_PKT_TX_EN	0x00000008
#define	AQC_TX_INTERRUPT_CONTROL_LSO_DONE_EN	0x00000004
#define	AQC_TX_INTERRUPT_CONTROL_DESC_WRB_EN	0x00000002
#define	AQC_TX_INTERRUPT_CONTROL_DESC_EMPTY_EN	0x00000001

#define	AQC_REG_TX_DMA_DESCRIPTOR_BASE_LSW(q)	0x00007c00 + ((q) * 0x40)
#define	AQC_REG_TX_DMA_DESCRIPTOR_BASE_MSW(q)	0x00007c04 + ((q) * 0x40)

#define	AQC_REG_TX_DMA_DESCRIPTOR_CONTROL(q)	0x00007c08 + ((q) * 0x40)
#define	AQC_TX_DMA_DESCRIPTOR_EN		0x80000000
#define	AQC_TX_DMA_DESCRIPTOR_FREEZE		0x40000000
#define	AQC_TX_DMA_DESCRIPTOR_WRB_HDR_EN	0x10000000
#define	AQC_TX_DMA_DESCRIPTOR_PFETCH		0x08000000
#define	AQC_TX_DMA_DESCRIPTOR_WRB		0x04000000
#define	AQC_TX_DMA_DESCRIPTOR_RESET		0x02000000
#define	AQC_TX_DMA_DESCRIPTOR_LEN_MASK		0x000001ff
#define	AQC_TX_DMA_DESCRIPTOR_LEN_SHIFT		3

#define	AQC_REG_TX_DMA_DESCRIPTOR_HEAD_IDX(q)	0x00007c0c + ((q) * 0x40)
#define	AQC_REG_TX_DMA_DESCRIPTOR_HEAD_HEAD_MASK 0x1fff
#define	AQC_REG_TX_DMA_DESCRIPTOR_TAIL_IDX(q)	0x00007c10 + ((q) * 0x40)

#define	AQC_REG_TX_DMA_THRESHOLD(q)		0x00007c18 + ((q) * 0x40)
#define	AQC_TX_DMA_THRESHOLD_PFETCH_MASK	0x0000003f
#define	AQC_TX_DMA_THRESHOLD_PFETCH_SHIFT	0x18
#define	AQC_TX_DMA_THRESHOLD_HOST_MASK		0x0000003f
#define	AQC_TX_DMA_THRESHOLD_HOST_SHIFT		0x10
#define	AQC_TX_DMA_THRESHOLD_WRB_MASK		0x0000003f
#define	AQC_TX_DMA_THRESHOLD_WRB_SHIFT		0x08

#define	AQC_REG_TX_DCA_CONTROL_33		0x00008480
#define	AQC_TX_DCA_EN				0x80000000
#define	AQC_TX_DCA_MODE_MASK			0x0000000f
#define	AQC_TX_DCA_MODE_LEGACY			0x00000000
#define	AQC_TX_DCA_MODE_1_0			0x00000001

#define	AQC_REG_TX_DMA_STATS_COUNTER_1		0x00008800
#define	AQC_REG_TX_DMA_STATS_COUNTER_2		0x00008804
#define	AQC_REG_TX_DMA_STATS_COUNTER_3		0x00008808
#define	AQC_REG_TX_DMA_STATS_COUNTER_4		0x0000880C

#define	AQC_REG_RPC_CONTROL			AQC_REG_SCRATCH_PAD_15
#define	AQC_REG_RPC_STATE			AQC_REG_SCRATCH_PAD_16

#define	AQC_REG_MPI_CONTROL			AQC_REG_SCRATCH_PAD_27

#define	AQC_REG_MPI_MBOX_ADDR			AQC_REG_SCRATCH_PAD_25
#define	AQC_REG_MPI_FW_2X_EFUSE_ADDR		AQC_REG_SCRATCH_PAD_26

#define	AQC_REG_MPI_FW_1X_STATE			AQC_REG_SCRATCH_PAD_28
#define	AQC_MPI_FW_1X_STATE_MASK		0x000000ff

#define	AQC_REG_MPI_FW_2X_STATE			AQC_REG_SCRATCH_PAD_29

#define	AQC_REG_MPI_FW_1X_EFUSE_ADDR		AQC_REG_SCRATCH_PAD_30

#define	AQC_REG_MPI_BOOT_EXIT_CODE		AQC_REG_NO_RESET_SCRATCH_PAD_3

#define	AQC_REG_FW_RAM_SEMAPHORE		AQC_REG_SEMAPHORE_02

#endif	/* _AQC_REG_H_ */
