<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sck = PERIOD &quot;sck&quot; 30 MHz HIGH 50%;" ScopeName="">TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.430</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tcp" slack="32.903" period="33.333" constraintValue="33.333" deviceLimit="0.430" freqLimit="2325.581" physResource="hijacker1/SPI_S1/presck/CLK" logResource="hijacker1/SPI_S1/presck/CK" locationPin="SLICE_X4Y20.CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>346</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.324</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_1 (SLICE_X28Y76.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.677</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>7.306</twTotPathDel><twClkSkew dest = "0.948" src = "2.931">1.983</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>2.365</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>7.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.495</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew dest = "1.626" src = "1.402">-0.224</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>1.256</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>4.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.541</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>4.520</twTotPathDel><twClkSkew dest = "0.948" src = "0.853">-0.095</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>4.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_0 (SLICE_X28Y76.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.688</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_0</twDest><twTotPathDel>7.295</twTotPathDel><twClkSkew dest = "0.948" src = "2.931">1.983</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_0</twBEL></twPathDel><twLogDel>2.354</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>7.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.506</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_0</twDest><twTotPathDel>4.684</twTotPathDel><twClkSkew dest = "1.626" src = "1.402">-0.224</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_0</twBEL></twPathDel><twLogDel>1.245</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>4.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.552</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_0</twDest><twTotPathDel>4.509</twTotPathDel><twClkSkew dest = "0.948" src = "0.853">-0.095</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_0</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>4.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_2 (SLICE_X28Y76.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.711</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_2</twDest><twTotPathDel>7.272</twTotPathDel><twClkSkew dest = "0.948" src = "2.931">1.983</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twLogDel>2.331</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>7.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.529</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_2</twDest><twTotPathDel>4.661</twTotPathDel><twClkSkew dest = "1.626" src = "1.402">-0.224</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>4.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.575</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_2</twDest><twTotPathDel>4.486</twTotPathDel><twClkSkew dest = "0.948" src = "0.853">-0.095</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>4.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd3 (SLICE_X31Y76.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.157</twSlack><twSrc BELType="FF">Inst_SysCon/bitCount_0</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd3</twDest><twTotPathDel>0.778</twTotPathDel><twClkSkew dest = "1.310" src = "0.689">-0.621</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/bitCount_0</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X28Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>Inst_SysCon/bitCount&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd3-In1</twBEL><twBEL>Inst_SysCon/state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd1 (SLICE_X31Y76.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd1</twDest><twTotPathDel>1.912</twTotPathDel><twClkSkew dest = "2.363" src = "0.643">-1.720</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y69.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>hijacker1/SGMCORE2/GND_20_o_SGMLoop[21].[3].Cs[5]_add_451_OUT&lt;2&gt;</twComp><twBEL>Inst_SysCon/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.150</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.564</twLogDel><twRouteDel>1.348</twRouteDel><twTotDel>1.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.563</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd1</twDest><twTotPathDel>2.398</twTotPathDel><twClkSkew dest = "2.201" src = "0.366">-1.835</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.150</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>2.139</twRouteDel><twTotDel>2.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_97</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd1</twDest><twTotPathDel>2.762</twTotPathDel><twClkSkew dest = "2.201" src = "0.366">-1.835</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_97</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>Inst_SysCon/RstQ&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.150</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>2.503</twRouteDel><twTotDel>2.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd2 (SLICE_X31Y76.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd2</twDest><twTotPathDel>1.915</twTotPathDel><twClkSkew dest = "2.363" src = "0.643">-1.720</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y69.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>hijacker1/SGMCORE2/GND_20_o_SGMLoop[21].[3].Cs[5]_add_451_OUT&lt;2&gt;</twComp><twBEL>Inst_SysCon/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.150</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>1.348</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.566</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd2</twDest><twTotPathDel>2.401</twTotPathDel><twClkSkew dest = "2.201" src = "0.366">-1.835</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.150</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>2.139</twRouteDel><twTotDel>2.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.930</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_97</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd2</twDest><twTotPathDel>2.765</twTotPathDel><twClkSkew dest = "2.201" src = "0.366">-1.835</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_97</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>Inst_SysCon/RstQ&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.150</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>2.503</twRouteDel><twTotDel>2.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tdcmper_PSCLK" slack="4.011" period="10.001" constraintValue="10.001" deviceLimit="5.990" freqLimit="166.945" physResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" logResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="Inst_SysCon/SysConCLK"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>3408</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>666</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.579</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X0Y77.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.921</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>7.516</twTotPathDel><twClkSkew dest = "0.598" src = "0.626">0.028</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>3.135</twLogDel><twRouteDel>4.381</twRouteDel><twTotDel>7.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.925</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>5.522</twTotPathDel><twClkSkew dest = "0.598" src = "0.616">0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X5Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.061</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>4.471</twRouteDel><twTotDel>5.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.409</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>5.038</twTotPathDel><twClkSkew dest = "0.598" src = "0.616">0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X5Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>3.728</twRouteDel><twTotDel>5.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X0Y77.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.932</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>7.505</twTotPathDel><twClkSkew dest = "0.598" src = "0.626">0.028</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>3.124</twLogDel><twRouteDel>4.381</twRouteDel><twTotDel>7.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.936</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>5.511</twTotPathDel><twClkSkew dest = "0.598" src = "0.616">0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X5Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.061</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.471</twRouteDel><twTotDel>5.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.420</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>5.027</twTotPathDel><twClkSkew dest = "0.598" src = "0.616">0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X5Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>1.299</twLogDel><twRouteDel>3.728</twRouteDel><twTotDel>5.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X0Y77.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.955</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>7.482</twTotPathDel><twClkSkew dest = "0.598" src = "0.626">0.028</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>3.101</twLogDel><twRouteDel>4.381</twRouteDel><twTotDel>7.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.959</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>5.488</twTotPathDel><twClkSkew dest = "0.598" src = "0.616">0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X5Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.061</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>4.471</twRouteDel><twTotDel>5.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.443</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>5.004</twTotPathDel><twClkSkew dest = "0.598" src = "0.616">0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X5Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>3.728</twRouteDel><twTotDel>5.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/rd_data_sel0 (SLICE_X1Y53.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel0</twSrc><twDest BELType="FF">Inst_FBCtl/rd_data_sel0</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel0</twSrc><twDest BELType='FF'>Inst_FBCtl/rd_data_sel0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/rd_data_sel0</twComp><twBEL>Inst_FBCtl/rd_data_sel0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>Inst_FBCtl/rd_data_sel0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_FBCtl/rd_data_sel0</twComp><twBEL>Inst_FBCtl/rd_data_sel0_INV_217_o1_INV_0</twBEL><twBEL>Inst_FBCtl/rd_data_sel0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/cam_data_sel (SLICE_X23Y24.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">Inst_camctlA/cam_data_sel</twSrc><twDest BELType="FF">Inst_camctlA/cam_data_sel</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/cam_data_sel</twSrc><twDest BELType='FF'>Inst_camctlA/cam_data_sel</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X23Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/cam_data_sel</twComp><twBEL>Inst_camctlA/cam_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>Inst_camctlA/cam_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_camctlA/cam_data_sel</twComp><twBEL>Inst_camctlA/cam_data_sel_INV_295_o1_INV_0</twBEL><twBEL>Inst_camctlA/cam_data_sel</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_data_sel (SLICE_X6Y64.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_data_sel</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_data_sel</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_data_sel</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_data_sel</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_FBCtl/pa_wr_data_sel</twComp><twBEL>Inst_FBCtl/pa_wr_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>Inst_FBCtl/pa_wr_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_FBCtl/pa_wr_data_sel</twComp><twBEL>Inst_FBCtl/pa_wr_data_sel_INV_229_o1_INV_0</twBEL><twBEL>Inst_FBCtl/pa_wr_data_sel</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.036</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlA/BUFG_inst/I0" logResource="Inst_camctlA/BUFG_inst/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="int_CAMA_PCLK_I"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="CamAPClk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>465666634</twItemCnt><twErrCntSetup>3814</twErrCntSetup><twErrCntEndPt>3814</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35048</twEndPtCnt><twPathErrCnt>378535423</twPathErrCnt><twMinPer>20.677</twMinPer></twConstHead><twPathRptBanner iPaths="7342762" iCriticalPaths="7330492" sType="EndPoint">Paths for end point hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0 (SLICE_X33Y93.A3), 7342762 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.177</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_748</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twTotPathDel>20.591</twTotPathDel><twClkSkew dest = "0.461" src = "0.512">0.051</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_748</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X38Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X38Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;749&gt;</twComp><twBEL>hijacker1/PixShiftRegR_748</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;748&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/ATI1/Sum&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/subLevelSum2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/Sum&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.DMUX</twSite><twDelType>Tbxd</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>hijacker1/SGMCORE2/n0915&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y67.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;711&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.754</twLogDel><twRouteDel>16.837</twRouteDel><twTotDel>20.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.125</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_748</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twTotPathDel>20.539</twTotPathDel><twClkSkew dest = "0.461" src = "0.512">0.051</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_748</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X38Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X38Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;749&gt;</twComp><twBEL>hijacker1/PixShiftRegR_748</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;748&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/ATI1/Sum&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/subLevelSum2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/Sum&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>hijacker1/SGMCORE2/n0915&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y67.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;711&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.723</twLogDel><twRouteDel>16.816</twRouteDel><twTotDel>20.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.094</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_748</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twTotPathDel>20.508</twTotPathDel><twClkSkew dest = "0.461" src = "0.512">0.051</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_748</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X38Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X38Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;749&gt;</twComp><twBEL>hijacker1/PixShiftRegR_748</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;748&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/ATI1/Sum&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/subLevelSum2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/Sum&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/subLevelSum1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_lut&lt;2&gt;</twBEL><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>hijacker1/SGMCORE2/n0915&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y67.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;711&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.848</twLogDel><twRouteDel>16.660</twRouteDel><twTotDel>20.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7268490" iCriticalPaths="7227751" sType="EndPoint">Paths for end point hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0 (SLICE_X21Y94.A4), 7268490 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.104</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_762</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twDest><twTotPathDel>20.564</twTotPathDel><twClkSkew dest = "0.482" src = "0.487">0.005</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_762</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X35Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;765&gt;</twComp><twBEL>hijacker1/PixShiftRegR_762</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;762&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/N1460</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>hijacker1/SGMCORE2/N882</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;35&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>hijacker1/SGMCORE2/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/subLevelSum1&lt;0&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y105.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[6].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/Madd_Sum_lut&lt;2&gt;</twBEL><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>hijacker1/SGMCORE2/n0789&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/N3093</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;41:36&gt;&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/min2&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_13</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/min1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/min1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI2/Mmux_MinData_11</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.425</twLogDel><twRouteDel>17.139</twRouteDel><twTotDel>20.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.088</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_763</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twDest><twTotPathDel>20.548</twTotPathDel><twClkSkew dest = "0.482" src = "0.487">0.005</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_763</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X35Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;765&gt;</twComp><twBEL>hijacker1/PixShiftRegR_763</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;763&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/N1460</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>hijacker1/SGMCORE2/N882</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;35&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>hijacker1/SGMCORE2/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/subLevelSum1&lt;0&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[6].ATL/ATI1/Madd_Sum_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y105.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[6].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/Madd_Sum_lut&lt;2&gt;</twBEL><twBEL>hijacker1/SGMCORE2/SGMLoop[6].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>hijacker1/SGMCORE2/n0789&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/N3093</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;41:36&gt;&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/min2&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_13</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/min1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/min1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI2/Mmux_MinData_11</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.425</twLogDel><twRouteDel>17.123</twRouteDel><twTotDel>20.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.053</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_744</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twDest><twTotPathDel>20.500</twTotPathDel><twClkSkew dest = "0.482" src = "0.500">0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_744</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X30Y72.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;742&gt;</twComp><twBEL>hijacker1/PixShiftRegR_744</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">2.856</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;744&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/gMI/GMI1/GMI2/GMI1/MinData_reg&lt;7&gt;</twComp><twBEL>hijacker1/SGMCORE2/Mxor_SGMLoop[7].censusDiff_0_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[7].censusDiff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/N884</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[7].ATL/_i000002/_i000002/Sum&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[7].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[7].ATL/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[7].ATL/_i000002/Madd_Sum_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[7].ATL/_i000002/Madd_Sum_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[7].ATL/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[7].ATL/_i000002/Madd_Sum_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[7].ATL/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[7].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[7].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>hijacker1/SGMCORE2/n0795&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/N2724</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;47:42&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;47:42&gt;&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;47&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;47:42&gt;&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y95.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/min2&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_13</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/GMI1/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI1/min1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/GMI1/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/min1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/GMI2/Mmux_MinData_11</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[3].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[3].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[3].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.710</twLogDel><twRouteDel>16.790</twRouteDel><twTotDel>20.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10005576" iCriticalPaths="9991099" sType="EndPoint">Paths for end point hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0 (SLICE_X33Y93.A6), 10005576 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.020</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_748</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twTotPathDel>20.434</twTotPathDel><twClkSkew dest = "0.461" src = "0.512">0.051</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_748</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X38Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X38Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;749&gt;</twComp><twBEL>hijacker1/PixShiftRegR_748</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;748&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/ATI1/Sum&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/subLevelSum2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/Sum&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.DMUX</twSite><twDelType>Tbxd</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>hijacker1/SGMCORE2/n0915&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y67.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;711&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[28].[2].Cs0S/min1&lt;0&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_1</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.754</twLogDel><twRouteDel>16.680</twRouteDel><twTotDel>20.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.968</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_748</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twTotPathDel>20.382</twTotPathDel><twClkSkew dest = "0.461" src = "0.512">0.051</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_748</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X38Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X38Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;749&gt;</twComp><twBEL>hijacker1/PixShiftRegR_748</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;748&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/ATI1/Sum&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/subLevelSum2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/Sum&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>hijacker1/SGMCORE2/n0915&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y67.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;711&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[28].[2].Cs0S/min1&lt;0&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_1</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.723</twLogDel><twRouteDel>16.659</twRouteDel><twTotDel>20.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.937</twSlack><twSrc BELType="FF">hijacker1/PixShiftRegR_748</twSrc><twDest BELType="FF">hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twTotPathDel>20.351</twTotPathDel><twClkSkew dest = "0.461" src = "0.512">0.051</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/PixShiftRegR_748</twSrc><twDest BELType='FF'>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X38Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X38Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;749&gt;</twComp><twBEL>hijacker1/PixShiftRegR_748</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;748&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/ATI1/Sum&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/ATI1/subLevelSum2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/_i000002/Sum&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/subLevelSum1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;659&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/_i000002/Madd_Sum_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/subLevelSum1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_lut&lt;2&gt;</twBEL><twBEL>hijacker1/SGMCORE2/SGMLoop[27].ATL/Madd_Sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>hijacker1/SGMCORE2/n0915&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y67.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167:162&gt;&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;0&gt;&lt;167&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;711&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/GMI2/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/min2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[28].[2].Cs0S/min1&lt;0&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo&lt;3&gt;&lt;167:162&gt;&lt;4&gt;1</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/GMI2/Mmux_MinData_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_1</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/GMI2/Mmux_MinData_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE2/[0].minL_m/MinData_reg&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE2/[0].minL_m/Mmux_MinData_115</twBEL><twBEL>hijacker1/SGMCORE2/[0].minL_m/MinData_reg_0</twBEL></twPathDel><twLogDel>3.848</twLogDel><twRouteDel>16.503</twRouteDel><twTotDel>20.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y38.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">hijacker1/SGMCORE2/SGMInfo_in1_reg_168</twSrc><twDest BELType="RAM">hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.076" src = "0.071">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMCORE2/SGMInfo_in1_reg_168</twSrc><twDest BELType='RAM'>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X16Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;171&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo_in1_reg_168</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;168&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y38.DIA8), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">hijacker1/SGMCORE2/SGMInfo_in1_reg_171</twSrc><twDest BELType="RAM">hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.076" src = "0.071">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMCORE2/SGMInfo_in1_reg_171</twSrc><twDest BELType='RAM'>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X16Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;171&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo_in1_reg_171</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;171&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y38.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">hijacker1/SGMCORE2/SGMInfo_in1_reg_170</twSrc><twDest BELType="RAM">hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.076" src = "0.071">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMCORE2/SGMInfo_in1_reg_170</twSrc><twDest BELType='RAM'>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X16Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;171&gt;</twComp><twBEL>hijacker1/SGMCORE2/SGMInfo_in1_reg_170</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMCORE2/SGMInfo_in1_reg&lt;170&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE2/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/SGMCORE1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/SGMCORE1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y22.CLKA" clockNet="CamBPClk"/><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/SGMCORE1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/SGMCORE1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y24.CLKA" clockNet="CamBPClk"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/SGMCORE1/[29].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/SGMCORE1/[29].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y22.CLKA" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="104"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="105" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="107" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="108" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6211</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1489</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.411</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_2 (SLICE_X34Y0.B1), 26 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.259</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_2</twDest><twTotPathDel>8.817</twTotPathDel><twClkSkew dest = "0.492" src = "0.534">0.042</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.534</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM27</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y4.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.216</twDelInfo><twComp>Inst_camctlA/_n0130&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[2].Cs0S/min1&lt;4&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y0.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux111</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_2</twBEL></twPathDel><twLogDel>1.144</twLogDel><twRouteDel>7.673</twRouteDel><twTotDel>8.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.491</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_2</twDest><twTotPathDel>8.585</twTotPathDel><twClkSkew dest = "0.492" src = "0.534">0.042</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.560</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM19</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y4.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>Inst_camctlA/_n0130&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[2].Cs0S/min1&lt;4&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y0.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux111</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_2</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>7.499</twRouteDel><twTotDel>8.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.828</twSlack><twSrc BELType="FF">Inst_camctlA/initA_1</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_2</twDest><twTotPathDel>8.248</twTotPathDel><twClkSkew dest = "0.492" src = "0.534">0.042</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_1</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.965</twDelInfo><twComp>Inst_camctlA/initA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM27</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y4.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.216</twDelInfo><twComp>Inst_camctlA/_n0130&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[2].Cs0S/min1&lt;4&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y0.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux111</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_2</twBEL></twPathDel><twLogDel>1.144</twLogDel><twRouteDel>7.104</twRouteDel><twTotDel>8.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_1 (SLICE_X34Y0.A1), 26 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.664</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_1</twDest><twTotPathDel>8.412</twTotPathDel><twClkSkew dest = "0.492" src = "0.534">0.042</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.912</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>Inst_camctlA/_n0130&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N32</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y0.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>N32</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux11</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_1</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>7.266</twRouteDel><twTotDel>8.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.790</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_1</twDest><twTotPathDel>8.286</twTotPathDel><twClkSkew dest = "0.492" src = "0.534">0.042</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.560</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM18</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>Inst_camctlA/_n0130&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N32</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y0.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>N32</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux11</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_1</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>7.140</twRouteDel><twTotDel>8.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.300</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_1</twDest><twTotPathDel>7.776</twTotPathDel><twClkSkew dest = "0.492" src = "0.534">0.042</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.206</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>Inst_camctlA/_n0130&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N32</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y0.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>N32</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux11</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_1</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>6.560</twRouteDel><twTotDel>7.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_3 (SLICE_X25Y0.A1), 26 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.957</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_3</twDest><twTotPathDel>8.151</twTotPathDel><twClkSkew dest = "0.245" src = "0.255">0.010</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.912</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM28</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y3.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>Inst_camctlA/_n0130&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[2].Cs0S/min2&lt;1&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y0.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux112</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_3</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>7.029</twRouteDel><twTotDel>8.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.593</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_3</twDest><twTotPathDel>7.515</twTotPathDel><twClkSkew dest = "0.245" src = "0.255">0.010</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.206</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM28</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y3.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>Inst_camctlA/_n0130&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[2].Cs0S/min2&lt;1&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y0.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux112</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_3</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>6.323</twRouteDel><twTotDel>7.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.705</twSlack><twSrc BELType="FF">Inst_camctlA/initA_1</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_3</twDest><twTotPathDel>7.403</twTotPathDel><twClkSkew dest = "0.245" src = "0.255">0.010</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_1</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.C2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.164</twDelInfo><twComp>Inst_camctlA/initA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM28</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y3.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>Inst_camctlA/_n0130&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[2].Cs0S/min2&lt;1&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y0.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux112</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_3</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>6.281</twRouteDel><twTotDel>7.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X22Y3.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">Inst_camctlA/initA_4</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM9</twDest><twTotPathDel>0.356</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_4</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X21Y3.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initA&lt;4&gt;</twComp><twBEL>Inst_camctlA/initA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>Inst_camctlA/initA&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y3.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>Inst_camctlA/_n0130&lt;8&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM9</twBEL></twPathDel><twLogDel>0.209</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/initA_3 (SLICE_X42Y34.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">Inst_camctlB/initA_2</twSrc><twDest BELType="FF">Inst_camctlB/initA_3</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_2</twSrc><twDest BELType='FF'>Inst_camctlB/initA_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X42Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp><twBEL>Inst_camctlB/initA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp><twBEL>Inst_camctlB/Mcount_initA_xor&lt;3&gt;11</twBEL><twBEL>Inst_camctlB/initA_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/initA_3 (SLICE_X13Y2.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">Inst_camctlA/initA_2</twSrc><twDest BELType="FF">Inst_camctlA/initA_3</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_2</twSrc><twDest BELType='FF'>Inst_camctlA/initA_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y2.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y2.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y2.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/Mcount_initA_xor&lt;3&gt;11</twBEL><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="133"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="134" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="137" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="138"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="139" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="140" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="143"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="144" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="145" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="146"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        10 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="147" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;</twConstName><twItemCnt>12738</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1309</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.585</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7 (SLICE_X7Y106.B3), 4 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="OTHER">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>7.398</twTotPathDel><twClkSkew dest = "0.552" src = "0.637">0.085</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IODELAY_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>IODELAY_X0Y37.BUSY</twSite><twDelType>Tiodcko_SDO</twDelType><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.889</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>2.050</twLogDel><twRouteDel>5.348</twRouteDel><twTotDel>7.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.047</twSlack><twSrc BELType="OTHER">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>4.752</twTotPathDel><twClkSkew dest = "0.460" src = "0.559">0.099</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IODELAY_X0Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>IODELAY_X0Y117.BUSY</twSite><twDelType>Tiodcko_SDO</twDelType><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>2.050</twLogDel><twRouteDel>2.702</twRouteDel><twTotDel>4.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.169</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>2.714</twTotPathDel><twClkSkew dest = "0.235" src = "0.250">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.688</twRouteDel><twTotDel>2.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="268" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (SLICE_X0Y123.CE), 268 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>7.401</twTotPathDel><twClkSkew dest = "0.239" src = "0.256">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y103.D3</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.219</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.536</twLogDel><twRouteDel>5.865</twRouteDel><twTotDel>7.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.661</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>7.226</twTotPathDel><twClkSkew dest = "0.239" src = "0.250">0.011</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y103.D5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.592</twLogDel><twRouteDel>5.634</twRouteDel><twTotDel>7.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.718</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>7.169</twTotPathDel><twClkSkew dest = "0.239" src = "0.250">0.011</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.592</twLogDel><twRouteDel>5.577</twRouteDel><twTotDel>7.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="268" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (SLICE_X0Y120.CE), 268 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>7.390</twTotPathDel><twClkSkew dest = "0.232" src = "0.256">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y103.D3</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.219</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>1.557</twLogDel><twRouteDel>5.833</twRouteDel><twTotDel>7.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>7.215</twTotPathDel><twClkSkew dest = "0.232" src = "0.250">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y103.D5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>5.602</twRouteDel><twTotDel>7.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.722</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>7.158</twTotPathDel><twClkSkew dest = "0.232" src = "0.250">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0769_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>5.545</twRouteDel><twTotDel>7.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL (SLICE_X0Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL_glue_set</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (SLICE_X4Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twDest><twTotPathDel>0.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10-In1</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.041</twRouteDel><twTotDel>0.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>90.5</twPctLog><twPctRoute>9.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0 (SLICE_X1Y108.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt&lt;0&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y108.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt&lt;0&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/Mcount_bit_cnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="174" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_PLL_LOCK_R2/CLK" locationPin="SLICE_X2Y85.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X6Y86.CLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="177" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.457</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twTotPathDel>4.384</twTotPathDel><twClkSkew dest = "0.496" src = "0.487">-0.009</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X9Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.017</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>4.017</twRouteDel><twTotDel>4.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twTotPathDel>4.300</twTotPathDel><twClkSkew dest = "0.496" src = "0.487">-0.009</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X9Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.945</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.036</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>3.945</twRouteDel><twTotDel>4.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twTotPathDel>4.161</twTotPathDel><twClkSkew dest = "0.496" src = "0.482">-0.014</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X12Y105.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.730</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>3.730</twRouteDel><twTotDel>4.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (SLICE_X11Y102.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s</twDest><twTotPathDel>0.749</twTotPathDel><twClkSkew dest = "0.902" src = "0.869">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X11Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_rt</twBEL><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.396</twRouteDel><twTotDel>0.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (SLICE_X11Y102.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.529</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twDest><twTotPathDel>0.774</twTotPathDel><twClkSkew dest = "0.902" src = "0.869">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X11Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51</twBEL><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (SLICE_X11Y102.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.548</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twDest><twTotPathDel>0.548</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X11Y102.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41</twBEL><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.089</twRouteDel><twTotDel>0.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="190"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="191" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="192" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X12Y105.CLK" clockNet="PClkX2"/><twPinLimit anchorID="193" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X12Y105.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="194" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="195"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="196" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>3892</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>728</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.608</twMinPer></twConstHead><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X2Y71.C2), 43 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.652</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>7.493</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;679&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.707</twLogDel><twRouteDel>5.786</twRouteDel><twTotDel>7.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.424</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.721</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;679&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.707</twLogDel><twRouteDel>5.014</twRouteDel><twTotDel>6.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.777</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.370</twTotPathDel><twClkSkew dest = "0.232" src = "0.253">0.021</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X5Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].[2].Cs0S/min1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.736</twRouteDel><twTotDel>6.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (SLICE_X10Y86.B3), 9 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.763</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twTotPathDel>7.346</twTotPathDel><twClkSkew dest = "0.470" src = "0.529">0.059</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;679&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.869</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twLogDel>1.215</twLogDel><twRouteDel>6.131</twRouteDel><twTotDel>7.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.535</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twTotPathDel>6.574</twTotPathDel><twClkSkew dest = "0.470" src = "0.529">0.059</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegL_rev&lt;679&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.869</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twLogDel>1.215</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.888</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twTotPathDel>6.223</twTotPathDel><twClkSkew dest = "0.470" src = "0.527">0.057</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X5Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE2/SGMLoop[27].[2].Cs0S/min1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.869</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>5.081</twRouteDel><twTotDel>6.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9 (SLICE_X21Y87.A4), 9 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.808</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twDest><twTotPathDel>7.300</twTotPathDel><twClkSkew dest = "0.470" src = "0.530">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N98</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.859</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>6.052</twRouteDel><twTotDel>7.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.053</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twDest><twTotPathDel>7.052</twTotPathDel><twClkSkew dest = "0.470" src = "0.533">0.063</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X0Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y61.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N98</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>N98</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N98</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.859</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>5.804</twRouteDel><twTotDel>7.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.384</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twDest><twTotPathDel>6.723</twTotPathDel><twClkSkew dest = "0.470" src = "0.531">0.061</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X3Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N98</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.859</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>5.492</twRouteDel><twTotDel>6.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X8Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/stateRd_FSM_FFd1 (SLICE_X0Y49.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">Inst_FBCtl/stateRd_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/stateRd_FSM_FFd1</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateRd_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/stateRd_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X0Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/stateRd_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateRd_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>Inst_FBCtl/stateRd_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/stateRd_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateRd_FSM_FFd1-In1</twBEL><twBEL>Inst_FBCtl/stateRd_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (SLICE_X11Y99.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X11Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_INV_283_o1_INV_0</twBEL><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="221"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="222" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="223" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="224" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X18Y73.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="225" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.892</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X13Y20.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>6.608</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>5.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.414</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>4.099</twRouteDel><twTotDel>5.892</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>9.449</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>3.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>2.177</twRouteDel><twTotDel>3.051</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X13Y20.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>6.856</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>5.644</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.414</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>4.073</twRouteDel><twTotDel>5.644</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathFromToDelay"><twSlack>9.697</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>2.803</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.151</twRouteDel><twTotDel>2.803</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X13Y20.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="234"><twSlack>1.756</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>1.756</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="235"><twSlack>3.630</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X13Y20.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="236"><twSlack>1.577</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.188</twRouteDel><twTotDel>1.577</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="237"><twSlack>3.451</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>2.497</twRouteDel><twTotDel>3.451</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="238" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.052</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X15Y28.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>6.448</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>6.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.541</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>4.203</twRouteDel><twTotDel>6.052</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>9.506</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>2.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>2.994</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X15Y28.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>7.022</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>5.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.541</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>3.855</twRouteDel><twTotDel>5.478</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>10.080</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>2.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.660</twRouteDel><twTotDel>2.420</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X15Y28.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="247"><twSlack>1.704</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.159</twRouteDel><twTotDel>1.704</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="248"><twSlack>3.682</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>3.682</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X15Y28.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="249"><twSlack>1.325</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.888</twRouteDel><twTotDel>1.325</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="250"><twSlack>3.303</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>3.303</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="251" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.090</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X7Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>5.410</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>7.090</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>5.297</twRouteDel><twTotDel>7.090</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>9.579</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.921</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>2.921</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X7Y29.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>5.676</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>6.824</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>5.253</twRouteDel><twTotDel>6.824</twTotDel><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>9.845</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.655</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>1.947</twRouteDel><twTotDel>2.655</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X7Y29.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="260"><twSlack>1.711</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>1.711</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="261"><twSlack>4.436</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>3.362</twRouteDel><twTotDel>4.436</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X7Y29.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="262"><twSlack>1.535</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.535</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="263"><twSlack>4.260</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in3_reg&lt;5&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>3.306</twRouteDel><twTotDel>4.260</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="264" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.682</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X7Y25.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>5.818</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>6.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>5.059</twRouteDel><twTotDel>6.682</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>10.016</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>2.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.484</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X7Y25.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>6.069</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>6.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>4.582</twRouteDel><twTotDel>6.431</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>10.267</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>2.233</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X7Y25.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="273"><twSlack>1.236</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y25.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>0.691</twRouteDel><twTotDel>1.236</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="274"><twSlack>3.945</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.596</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y25.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.871</twRouteDel><twTotDel>3.945</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X7Y25.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="275"><twSlack>1.405</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>1.405</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="276"><twSlack>4.114</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.596</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[0].[3].Cs/MinData_reg&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>3.148</twRouteDel><twTotDel>4.114</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="277" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.819</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X4Y24.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>5.681</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>6.819</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.905</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>5.248</twRouteDel><twTotDel>6.819</twTotDel><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>9.556</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.944</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>2.236</twRouteDel><twTotDel>2.944</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X4Y24.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>6.359</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>6.141</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.905</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>4.398</twRouteDel><twTotDel>6.141</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>10.234</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.266</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.880</twLogDel><twRouteDel>1.386</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X4Y24.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="286"><twSlack>1.260</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>0.763</twRouteDel><twTotDel>1.260</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="287"><twSlack>3.755</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>2.729</twRouteDel><twTotDel>3.755</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X4Y24.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="288"><twSlack>1.754</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.835</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>1.329</twRouteDel><twTotDel>1.754</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="289"><twSlack>4.249</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_C_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.835</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>3.295</twRouteDel><twTotDel>4.249</twTotDel><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="290" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.180</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X8Y23.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>6.320</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>6.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.627</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.762</twLogDel><twRouteDel>4.418</twRouteDel><twTotDel>6.180</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>9.542</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>2.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>2.059</twRouteDel><twTotDel>2.958</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X8Y23.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>6.500</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.627</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>4.377</twRouteDel><twTotDel>6.000</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>9.722</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>2.778</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>2.778</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X8Y23.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="299"><twSlack>1.659</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>1.659</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="300"><twSlack>3.742</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.281</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>2.740</twRouteDel><twTotDel>3.742</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X8Y23.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="301"><twSlack>1.574</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>1.137</twRouteDel><twTotDel>1.574</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="302"><twSlack>3.657</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.281</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>3.657</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="303" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.221</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X12Y23.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathFromToDelay"><twSlack>6.279</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>6.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.538</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>4.478</twRouteDel><twTotDel>6.221</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathFromToDelay"><twSlack>9.175</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.325</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.824</twLogDel><twRouteDel>2.501</twRouteDel><twTotDel>3.325</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X12Y23.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathFromToDelay"><twSlack>6.732</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>5.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.538</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>4.197</twRouteDel><twTotDel>5.768</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathFromToDelay"><twSlack>9.628</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.220</twRouteDel><twTotDel>2.872</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X12Y23.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="312"><twSlack>1.903</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>1.903</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="313"><twSlack>3.802</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.247</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>2.776</twRouteDel><twTotDel>3.802</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X12Y23.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="314"><twSlack>1.628</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.239</twRouteDel><twTotDel>1.628</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="315"><twSlack>3.527</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.247</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[17].[1].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>2.573</twRouteDel><twTotDel>3.527</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="316" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>50</twItemCnt><twErrCntSetup>49</twErrCntSetup><twErrCntEndPt>49</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>49</twPathErrCnt><twMinOff>3.585</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA24), 1 path
</twPathRptBanner><twPathRpt anchorID="317"><twConstOffIn anchorID="318" twDataPathType="twDataPathMaxDelay"><twSlack>-2.335</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp601.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">4.217</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_11</twComp><twBEL>hijacker1/Mmux_DO1151</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.504</twDelInfo><twComp>CamAD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.721</twRouteDel><twTotDel>6.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA31), 1 path
</twPathRptBanner><twPathRpt anchorID="319"><twConstOffIn anchorID="320" twDataPathType="twDataPathMaxDelay"><twSlack>-2.243</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp601.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.968</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO171</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA31</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.715</twDelInfo><twComp>CamAD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>4.683</twRouteDel><twTotDel>6.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
</twPathRptBanner><twPathRpt anchorID="321"><twConstOffIn anchorID="322" twDataPathType="twDataPathMaxDelay"><twSlack>-2.214</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp601.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.731</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_7</twComp><twBEL>hijacker1/Mmux_DO1111</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.869</twDelInfo><twComp>CamAD&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.600</twRouteDel><twTotDel>6.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X34Y21.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="323"><twConstOffIn anchorID="324" twDataPathType="twDataPathMinDelay"><twSlack>6.535</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.510</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp601.IMUX.28</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.644</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>2.644</twRouteDel><twTotDel>3.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>3.510</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_camctlA/D_O_9 (SLICE_X44Y26.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="325"><twConstOffIn anchorID="326" twDataPathType="twDataPathMinDelay"><twSlack>7.250</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;1&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_9</twDest><twClkDel>3.509</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;11&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;1&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>U11.PAD</twSrcSite><twPathDel><twSite>U11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;1&gt;</twComp><twBEL>CAMA_D_I&lt;1&gt;</twBEL><twBEL>CAMA_D_I_1_IBUF</twBEL><twBEL>ProtoComp601.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>CAMA_D_I_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT161</twBEL><twBEL>Inst_camctlA/D_O_9</twBEL></twPathDel><twLogDel>1.240</twLogDel><twRouteDel>3.294</twRouteDel><twTotDel>4.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.990</twRouteDel><twTotDel>3.509</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_camctlA/D_O_2 (SLICE_X44Y26.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="327"><twConstOffIn anchorID="328" twDataPathType="twDataPathMinDelay"><twSlack>7.323</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;2&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_2</twDest><twClkDel>3.509</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;11&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;2&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>V15.PAD</twSrcSite><twPathDel><twSite>V15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;2&gt;</twComp><twBEL>CAMA_D_I&lt;2&gt;</twBEL><twBEL>CAMA_D_I_2_IBUF</twBEL><twBEL>ProtoComp601.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.367</twDelInfo><twComp>CAMA_D_I_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT91</twBEL><twBEL>Inst_camctlA/D_O_2</twBEL></twPathDel><twLogDel>1.240</twLogDel><twRouteDel>3.367</twRouteDel><twTotDel>4.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.990</twRouteDel><twTotDel>3.509</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="329" twConstType="OFFSETINDELAY" ><twConstHead uID="22"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>214</twItemCnt><twErrCntSetup>202</twErrCntSetup><twErrCntEndPt>202</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>206</twEndPtCnt><twPathErrCnt>210</twPathErrCnt><twMinOff>6.615</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1 (SLICE_X38Y89.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="330"><twConstOffIn anchorID="331" twDataPathType="twDataPathMaxDelay"><twSlack>-5.365</twSlack><twSrc BELType="PAD">SW_I&lt;3&gt;</twSrc><twDest BELType="FF">hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twDest><twClkDel>3.160</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;3&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;3&gt;</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>SW_I&lt;3&gt;</twComp><twBEL>SW_I&lt;3&gt;</twBEL><twBEL>SW_I_3_IBUF</twBEL><twBEL>ProtoComp601.IMUX.11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">8.151</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twComp><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_Madd_41</twBEL><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twBEL></twPathDel><twLogDel>1.599</twLogDel><twRouteDel>8.151</twRouteDel><twTotDel>9.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.837</twRouteDel><twTotDel>3.160</twTotDel><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2 (SLICE_X38Y89.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twConstOffIn anchorID="333" twDataPathType="twDataPathMaxDelay"><twSlack>-5.230</twSlack><twSrc BELType="PAD">SW_I&lt;3&gt;</twSrc><twDest BELType="FF">hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2</twDest><twClkDel>3.160</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;3&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;3&gt;</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>SW_I&lt;3&gt;</twComp><twBEL>SW_I&lt;3&gt;</twBEL><twBEL>SW_I_3_IBUF</twBEL><twBEL>ProtoComp601.IMUX.11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">8.151</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twComp><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_Madd_31</twBEL><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2</twBEL></twPathDel><twLogDel>1.464</twLogDel><twRouteDel>8.151</twRouteDel><twTotDel>9.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.837</twRouteDel><twTotDel>3.160</twTotDel><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0 (SLICE_X41Y83.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstOffIn anchorID="335" twDataPathType="twDataPathMaxDelay"><twSlack>-4.456</twSlack><twSrc BELType="PAD">SW_I&lt;3&gt;</twSrc><twDest BELType="FF">hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twDest><twClkDel>3.167</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;3&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;3&gt;</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>SW_I&lt;3&gt;</twComp><twBEL>SW_I&lt;3&gt;</twBEL><twBEL>SW_I_3_IBUF</twBEL><twBEL>ProtoComp601.IMUX.11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">7.216</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twComp><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_Madd_cy&lt;4&gt;1</twBEL><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twBEL></twPathDel><twLogDel>1.632</twLogDel><twRouteDel>7.216</twRouteDel><twTotDel>8.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>3.167</twTotDel><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/misoGate (SLICE_X29Y5.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstOffIn anchorID="337" twDataPathType="twDataPathMinDelay"><twSlack>5.424</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/misoGate</twDest><twClkDel>3.532</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/misoGate</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp601.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/misoGate</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.557</twRouteDel><twTotDel>2.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>3.532</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/P1_0 (SLICE_X31Y113.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstOffIn anchorID="339" twDataPathType="twDataPathMinDelay"><twSlack>5.883</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="FF">hijacker1/P1_0</twDest><twClkDel>3.502</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/P1&lt;0&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='FF'>hijacker1/P1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp601.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y113.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.986</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y113.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hijacker1/P1&lt;0&gt;</twComp><twBEL>hijacker1/P1_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.986</twRouteDel><twTotDel>3.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/P1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.983</twRouteDel><twTotDel>3.502</twTotDel><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/presck (SLICE_X4Y20.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstOffIn anchorID="341" twDataPathType="twDataPathMinDelay"><twSlack>6.661</twSlack><twSrc BELType="PAD">sck</twSrc><twDest BELType="FF">hijacker1/SPI_S1/presck</twDest><twClkDel>3.505</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/SPI_S1/presck</twClkDest><twOff>6.250</twOff><twOffSrc>sck</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sck</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/presck</twDest><twLogLvls>1</twLogLvls><twSrcSite>T3.PAD</twSrcSite><twPathDel><twSite>T3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>sck</twComp><twBEL>sck</twBEL><twBEL>sck_IBUF</twBEL><twBEL>ProtoComp601.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.708</twDelInfo><twComp>sck_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/presck</twComp><twBEL>hijacker1/SPI_S1/presck</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>2.708</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/presck</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp603.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.986</twRouteDel><twTotDel>3.505</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="342"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="9.324" actualRollup="12.490" errors="0" errorRollup="2" items="346" itemsRollup="22924"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="8.914" errors="0" errorRollup="0" items="0" itemsRollup="3975"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="4.457" actualRollup="N/A" errors="0" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="7.608" actualRollup="N/A" errors="0" errorRollup="0" items="3892" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="9.411" actualRollup="N/A" errors="0" errorRollup="0" items="6211" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.001" prefType="period" actual="7.585" actualRollup="N/A" errors="0" errorRollup="0" items="12738" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="343"><twConstRollup name="TS_CAMB_PCLK_I" fullName="TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;" type="origin" depth="0" requirement="12.500" prefType="period" actual="20.677" actualRollup="7.090" errors="3814" errorRollup="0" items="465666634" itemsRollup="28"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_6_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="5.892" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_0_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="6.052" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_1_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="7.090" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_2_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="6.682" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_3_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="6.819" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_4_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="6.180" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_5_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="6.221" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="344">5</twUnmetConstCnt><twDataSheet anchorID="345" twNameLen="15"><twSUH2ClkList anchorID="346" twDestWidth="11" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.095</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.989</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.073</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.192</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.603</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.474</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.985</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.126</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.089</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.216</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.285</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.156</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.614</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.278</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="347" twDestWidth="11" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.920</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.764</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.112</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.966</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.685</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.293</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.283</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.446</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.512</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.349</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.825</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.035</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.367</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.971</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.995</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.060</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.309</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mosi</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.628</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sck</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.165</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.411</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="348" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>7.579</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="349" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>20.677</twRiseRise></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseRise>4.375</twRiseRise><twFallRise>4.375</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="350" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>9.411</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="351" twDestWidth="11"><twDest>css</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseFall>3.325</twRiseFall></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseFall>0.982</twRiseFall><twFallFall>0.982</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="352" twDestWidth="11" twWorstWindow="3.300" twWorstSetup="3.585" twWorstHold="-0.285" twWorstSetupSlack="-2.335" twWorstHoldSlack="6.535" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.845" twHoldSlack = "7.424" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.095</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.664" twHoldSlack = "7.250" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.000</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.739" twHoldSlack = "7.323" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.989</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.073</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.942" twHoldSlack = "7.519" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.192</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.269</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.353" twHoldSlack = "7.833" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.603</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.583</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.171" twHoldSlack = "7.724" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.474</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.735" twHoldSlack = "7.376" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.985</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.126</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.839" twHoldSlack = "7.466" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.089</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.216</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.213" twHoldSlack = "6.535" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.285</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "-1.906" twHoldSlack = "7.864" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.156</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.614</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-2.335" twHoldSlack = "7.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.278</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="353" twDestWidth="11" twWorstWindow="7.441" twWorstSetup="6.615" twWorstHold="0.826" twWorstSetupSlack="-5.365" twWorstHoldSlack="5.424" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.519" twHoldSlack = "7.170" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.920</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.514" twHoldSlack = "7.163" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.764</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.913</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.718" twHoldSlack = "7.362" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.112</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.565" twHoldSlack = "7.216" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.966</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.540" twHoldSlack = "7.935" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.685</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.978" twHoldSlack = "7.543" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.293</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.033" twHoldSlack = "7.560" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.283</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.310</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.198" twHoldSlack = "7.696" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.446</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.007" twHoldSlack = "6.762" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.512</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "-2.099" twHoldSlack = "8.075" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.349</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.825</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-2.785" twHoldSlack = "5.883" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.035</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.367</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.721" twHoldSlack = "8.245" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.971</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.995</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-2.567" twHoldSlack = "8.310" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.060</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-5.365" twHoldSlack = "9.542" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.292</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.059" twHoldSlack = "7.714" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.309</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.464</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>css</twSrc><twSUHSlackTime twSetupSlack = "-3.125" twHoldSlack = "5.424" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.375</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.826</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>mosi</twSrc><twSUHSlackTime twSetupSlack = "-2.212" twHoldSlack = "6.878" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.628</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>sck</twSrc><twSUHSlackTime twSetupSlack = "0.085" twHoldSlack = "6.661" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.165</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.411</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="354"><twErrCnt>4067</twErrCnt><twScore>6656026</twScore><twSetupScore>6655528</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>498</twPinLimitScore><twConstCov><twPathCnt>465693604</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>108476</twConnCnt></twConstCov><twStats anchorID="355"><twMinPer>20.677</twMinPer><twFootnote number="1" /><twMaxFreq>48.363</twMaxFreq><twMaxFromToDel>7.090</twMaxFromToDel><twMinInBeforeClk>6.615</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 17 12:07:42 2015 </twTimestamp></twFoot><twClientInfo anchorID="356"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 666 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
