[13:23:46.568] <TB1>     INFO: *** Welcome to pxar ***
[13:23:46.568] <TB1>     INFO: *** Today: 2016/06/22
[13:23:46.575] <TB1>     INFO: *** Version: b2a7-dirty
[13:23:46.575] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:23:46.576] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:23:46.576] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//defaultMaskFile.dat
[13:23:46.576] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C15.dat
[13:23:46.653] <TB1>     INFO:         clk: 4
[13:23:46.653] <TB1>     INFO:         ctr: 4
[13:23:46.653] <TB1>     INFO:         sda: 19
[13:23:46.653] <TB1>     INFO:         tin: 9
[13:23:46.653] <TB1>     INFO:         level: 15
[13:23:46.653] <TB1>     INFO:         triggerdelay: 0
[13:23:46.653] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:23:46.653] <TB1>     INFO: Log level: DEBUG
[13:23:46.664] <TB1>     INFO: Found DTB DTB_WRECOM
[13:23:46.673] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:23:46.676] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:23:46.678] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:23:48.237] <TB1>     INFO: DUT info: 
[13:23:48.237] <TB1>     INFO: The DUT currently contains the following objects:
[13:23:48.237] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:23:48.238] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:23:48.238] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:23:48.238] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:23:48.238] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:48.238] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:48.239] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:23:48.240] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:48.241] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:48.252] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29667328
[13:23:48.252] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1c55f90
[13:23:48.252] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1bcc770
[13:23:48.252] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdd71d94010
[13:23:48.252] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdd77fff510
[13:23:48.252] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29732864 fPxarMemory = 0x7fdd71d94010
[13:23:48.254] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[13:23:48.255] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:23:48.255] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[13:23:48.255] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:23:48.656] <TB1>     INFO: enter 'restricted' command line mode
[13:23:48.656] <TB1>     INFO: enter test to run
[13:23:48.656] <TB1>     INFO:   test: FPIXTest no parameter change
[13:23:48.656] <TB1>     INFO:   running: fpixtest
[13:23:48.656] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:23:48.660] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:23:48.660] <TB1>     INFO: ######################################################################
[13:23:48.660] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:23:48.660] <TB1>     INFO: ######################################################################
[13:23:48.663] <TB1>     INFO: ######################################################################
[13:23:48.663] <TB1>     INFO: PixTestPretest::doTest()
[13:23:48.663] <TB1>     INFO: ######################################################################
[13:23:48.666] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:48.666] <TB1>     INFO:    PixTestPretest::programROC() 
[13:23:48.666] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:06.684] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:24:06.685] <TB1>     INFO: IA differences per ROC:  16.9 18.5 18.5 18.5 16.1 16.9 16.9 17.7 18.5 19.3 20.1 20.9 18.5 16.9 20.1 18.5
[13:24:06.750] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:06.750] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:24:06.750] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:07.003] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:24:08.505] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[13:24:09.007] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.5 mA
[13:24:09.508] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.5 mA
[13:24:10.010] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[13:24:10.512] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.5 mA
[13:24:11.013] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[13:24:11.515] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.5 mA
[13:24:12.017] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.5 mA
[13:24:12.519] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.5 mA
[13:24:13.020] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.5 mA
[13:24:13.522] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.5 mA
[13:24:14.024] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.5 mA
[13:24:14.525] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.5 mA
[13:24:15.027] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.5 mA
[13:24:15.529] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.5 mA
[13:24:15.782] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 
[13:24:15.782] <TB1>     INFO: Test took 9035 ms.
[13:24:15.782] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:24:15.814] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:15.814] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:24:15.814] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:15.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[13:24:16.019] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.4188 mA
[13:24:16.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.8188 mA
[13:24:16.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  84 Ia 24.0187 mA
[13:24:16.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[13:24:16.422] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.0187 mA
[13:24:16.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.2188 mA
[13:24:16.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  83 Ia 24.8188 mA
[13:24:16.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  79 Ia 23.2188 mA
[13:24:16.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  84 Ia 24.8188 mA
[13:24:16.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  80 Ia 24.0187 mA
[13:24:17.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.6187 mA
[13:24:17.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  92 Ia 24.0187 mA
[13:24:17.235] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.4188 mA
[13:24:17.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 24.0187 mA
[13:24:17.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.6187 mA
[13:24:17.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  92 Ia 24.8188 mA
[13:24:17.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  88 Ia 24.0187 mA
[13:24:17.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.2188 mA
[13:24:17.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  83 Ia 24.0187 mA
[13:24:17.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.2188 mA
[13:24:18.043] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 25.6188 mA
[13:24:18.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  74 Ia 22.4188 mA
[13:24:18.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  84 Ia 25.6188 mA
[13:24:18.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  75 Ia 23.2188 mA
[13:24:18.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 24.0187 mA
[13:24:18.548] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.0187 mA
[13:24:18.649] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.8188 mA
[13:24:18.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 24.0187 mA
[13:24:18.851] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.6188 mA
[13:24:18.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  69 Ia 24.0187 mA
[13:24:19.054] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.2188 mA
[13:24:19.155] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.8188 mA
[13:24:19.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 23.2188 mA
[13:24:19.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  84 Ia 24.8188 mA
[13:24:19.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 24.0187 mA
[13:24:19.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.6187 mA
[13:24:19.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  92 Ia 24.0187 mA
[13:24:19.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.6188 mA
[13:24:19.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  69 Ia 23.2188 mA
[13:24:19.962] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  74 Ia 24.0187 mA
[13:24:20.064] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.2188 mA
[13:24:20.165] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.8188 mA
[13:24:20.266] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.2188 mA
[13:24:20.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  84 Ia 24.8188 mA
[13:24:20.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 24.0187 mA
[13:24:20.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  84
[13:24:20.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:24:20.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:24:20.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[13:24:20.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  92
[13:24:20.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[13:24:20.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[13:24:20.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  83
[13:24:20.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[13:24:20.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[13:24:20.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  74
[13:24:20.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  69
[13:24:20.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:24:20.509] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  92
[13:24:20.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  74
[13:24:20.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:24:22.340] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 394.7 mA = 24.6687 mA/ROC
[13:24:22.341] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1
[13:24:22.374] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:22.374] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:24:22.374] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:22.511] <TB1>     INFO: Expecting 231680 events.
[13:24:30.754] <TB1>     INFO: 231680 events read in total (7526ms).
[13:24:30.872] <TB1>     INFO: Test took 8495ms.
[13:24:31.075] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 64
[13:24:31.079] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 87 and Delta(CalDel) = 64
[13:24:31.083] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 60
[13:24:31.091] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 62
[13:24:31.095] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 64
[13:24:31.098] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 104 and Delta(CalDel) = 59
[13:24:31.102] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 76 and Delta(CalDel) = 59
[13:24:31.106] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:24:31.110] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:24:31.114] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 96 and Delta(CalDel) = 62
[13:24:31.117] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 85 and Delta(CalDel) = 63
[13:24:31.122] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:24:31.126] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:24:31.131] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:24:31.134] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:24:31.138] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:24:31.182] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:24:31.220] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:31.220] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:24:31.220] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:31.358] <TB1>     INFO: Expecting 231680 events.
[13:24:39.533] <TB1>     INFO: 231680 events read in total (7461ms).
[13:24:39.538] <TB1>     INFO: Test took 8314ms.
[13:24:39.562] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32.5
[13:24:39.868] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32
[13:24:39.874] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:24:39.877] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[13:24:39.881] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32.5
[13:24:39.884] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:24:39.889] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29.5
[13:24:39.893] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[13:24:39.896] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:24:39.906] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:24:39.910] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[13:24:39.914] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[13:24:39.917] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:24:39.921] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 31.5
[13:24:39.926] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[13:24:39.930] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 164 +/- 32
[13:24:39.965] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:24:39.965] <TB1>     INFO: CalDel:      157   158   135   154   146   127   133   135   139   139   153   146   144   152   142   164
[13:24:39.965] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:24:39.971] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat
[13:24:39.971] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C1.dat
[13:24:39.971] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C2.dat
[13:24:39.971] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C3.dat
[13:24:39.971] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C4.dat
[13:24:39.972] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C5.dat
[13:24:39.972] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C6.dat
[13:24:39.972] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C7.dat
[13:24:39.972] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C8.dat
[13:24:39.972] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C9.dat
[13:24:39.972] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C10.dat
[13:24:39.972] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C11.dat
[13:24:39.973] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C12.dat
[13:24:39.973] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C13.dat
[13:24:39.973] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C14.dat
[13:24:39.973] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:39.973] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:39.973] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:39.973] <TB1>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:24:39.973] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:24:40.067] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:24:40.067] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:24:40.067] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:24:40.067] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:24:40.070] <TB1>     INFO: ######################################################################
[13:24:40.070] <TB1>     INFO: PixTestTiming::doTest()
[13:24:40.070] <TB1>     INFO: ######################################################################
[13:24:40.070] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:40.070] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:24:40.070] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:40.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:24:41.967] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:24:44.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:24:46.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:24:48.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:24:51.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:24:53.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:24:55.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:24:57.886] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:25:00.159] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:25:02.434] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:25:04.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:25:06.982] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:25:09.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:25:11.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:13.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:25:16.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:25:17.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:25:19.115] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:25:20.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:25:22.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:25:23.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:25:25.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:25:26.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:25:28.232] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:25:29.755] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:25:31.275] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:25:32.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:25:34.317] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:25:36.027] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:25:37.548] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:25:39.069] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:25:40.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:25:42.113] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:25:43.633] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:25:45.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:25:46.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:25:49.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:25:51.034] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:25:52.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:25:54.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:25:56.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:25:57.872] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:25:59.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:26:00.914] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:26:06.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:26:07.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:26:09.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:26:10.863] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:26:13.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:26:15.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:26:17.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:26:19.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:26:25.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:26:27.699] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:26:29.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:26:32.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:26:34.520] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:26:36.795] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:26:39.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:26:41.343] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:26:46.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:26:48.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:26:51.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:26:53.438] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:26:55.712] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:26:57.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:00.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:02.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:04.807] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:27:07.080] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:27:09.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:27:11.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:27:13.904] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:27:16.177] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:27:18.455] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:27:20.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:27:22.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:27:25.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:27:27.547] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:27:29.820] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:27:31.340] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:27:33.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:27:35.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:27:38.164] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:27:40.625] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:27:42.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:27:45.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:27:47.453] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:27:48.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:27:53.883] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:27:58.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:28:03.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:28:09.166] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:28:14.073] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:18.980] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:23.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:25.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:26.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:28.450] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:28:29.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:28:31.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:28:33.010] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:28:34.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:28:36.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:28:38.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:28:39.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:28:41.370] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:28:42.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:28:44.600] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:28:46.121] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:28:47.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:28:49.164] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:28:51.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:28:53.712] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:28:55.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:28:58.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:29:00.154] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:29:02.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:29:04.704] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:29:06.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:09.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:11.525] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:13.798] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:16.071] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:17.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:19.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:22.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:29:24.796] <TB1>     INFO: TBM Phase Settings: 224
[13:29:24.796] <TB1>     INFO: 400MHz Phase: 0
[13:29:24.796] <TB1>     INFO: 160MHz Phase: 7
[13:29:24.796] <TB1>     INFO: Functional Phase Area: 4
[13:29:24.801] <TB1>     INFO: Test took 284731 ms.
[13:29:24.801] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:29:24.801] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:24.801] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:29:24.801] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:24.801] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:29:25.944] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:29:29.155] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:29:33.120] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:29:37.274] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:29:41.238] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:29:45.390] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:29:49.542] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:29:53.697] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:29:55.217] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:29:56.737] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:29:58.257] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:29:59.777] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:30:01.297] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:30:02.816] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:30:04.336] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:30:05.857] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:30:07.377] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:30:08.897] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:30:11.170] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:30:13.445] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:30:15.718] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:30:17.992] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:30:20.265] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:30:21.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:30:23.305] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:30:24.825] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:30:27.100] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:30:29.374] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:30:31.647] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:30:33.920] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:30:36.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:30:37.713] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:30:39.234] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:30:40.753] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:30:43.026] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:30:45.299] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:30:47.572] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:30:49.846] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:30:52.120] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:30:53.639] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:30:55.159] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:30:56.682] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:30:58.958] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:31:01.237] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:31:03.514] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:31:05.786] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:31:08.061] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:31:09.581] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:31:11.100] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:31:12.620] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:31:14.893] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:31:17.167] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:31:19.446] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:31:21.720] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:31:23.993] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:31:25.513] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:31:27.033] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:31:28.553] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:31:30.073] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:31:31.595] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:31:33.116] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:31:34.635] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:31:36.159] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:31:38.062] <TB1>     INFO: ROC Delay Settings: 228
[13:31:38.062] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:31:38.062] <TB1>     INFO: ROC Port 0 Delay: 4
[13:31:38.062] <TB1>     INFO: ROC Port 1 Delay: 4
[13:31:38.062] <TB1>     INFO: Functional ROC Area: 5
[13:31:38.065] <TB1>     INFO: Test took 133264 ms.
[13:31:38.065] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:31:38.065] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:38.065] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:31:38.065] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:39.208] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4288 4288 4288 4288 4288 4288 4288 4288 e062 c000 a101 80b1 4288 4288 4288 4288 4288 4288 4288 4288 e062 c000 
[13:31:39.208] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4289 4289 4289 4289 4289 4289 4289 4289 e022 c000 a102 80c0 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[13:31:39.208] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4289 4289 4289 4289 4289 4289 4289 4289 e022 c000 a103 8000 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[13:31:39.208] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:31:46.047] <TB1>  WARNING: Channel 0 ROC 0: Readback start marker after 2 readouts!
[13:31:46.047] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:31:46.047] <TB1>  WARNING: Channel 1 ROC 0: Readback start marker after 13 readouts!
[13:31:46.047] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:31:46.705] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:31:46.705] <TB1>  WARNING: Channel 1 ROC 0: Readback start marker after 12 readouts!
[13:31:46.705] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:31:46.867] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (87) !=  TBM ID (88)
[13:31:46.867] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (87) !=  TBM ID (88)
[13:31:46.867] <TB1>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[13:31:46.867] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:31:46.867] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:31:46.867] <TB1>  WARNING: Channel 0 ROC 6: Readback start marker after 31 readouts!
[13:31:46.867] <TB1>  WARNING: Channel 0 ROC 7: Readback start marker after 31 readouts!
[13:31:48.280] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:31:48.280] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:31:52.775] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:31:52.775] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:31:53.882] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:53.883] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:32:08.312] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:08.312] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:32:13.810] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[13:32:13.811] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:32:19.772] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:32:19.772] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:32:22.363] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:22.363] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:32:31.354] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:32:31.354] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[13:32:32.849] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 5 ROCs were found
[13:32:32.849] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (7) != Token Chain Length (8)
[13:32:32.849] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (192) !=  TBM ID (55)
[13:32:36.869] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:36.869] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:32:42.892] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:32:42.893] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[13:32:44.352] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:32:44.352] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:32:49.959] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:32:49.959] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:32:50.997] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:50.997] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:33:05.313] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:05.313] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:33:19.428] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:19.428] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:33:33.563] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:33.563] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:33:47.676] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:47.676] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:34:01.830] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:02.217] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:02.229] <TB1>     INFO: Decoding statistics:
[13:34:02.230] <TB1>     INFO:   General information:
[13:34:02.230] <TB1>     INFO: 	 16bit words read:         240000265
[13:34:02.230] <TB1>     INFO: 	 valid events total:       19999977
[13:34:02.230] <TB1>     INFO: 	 empty events:             19999977
[13:34:02.230] <TB1>     INFO: 	 valid events with pixels: 0
[13:34:02.230] <TB1>     INFO: 	 valid pixel hits:         4
[13:34:02.230] <TB1>     INFO:   Event errors: 	           15
[13:34:02.230] <TB1>     INFO: 	 start marker:             0
[13:34:02.230] <TB1>     INFO: 	 stop marker:              5
[13:34:02.230] <TB1>     INFO: 	 overflow:                 0
[13:34:02.230] <TB1>     INFO: 	 invalid 5bit words:       10
[13:34:02.230] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:34:02.230] <TB1>     INFO:   TBM errors: 		           9
[13:34:02.230] <TB1>     INFO: 	 flawed TBM headers:       0
[13:34:02.230] <TB1>     INFO: 	 flawed TBM trailers:      6
[13:34:02.230] <TB1>     INFO: 	 event ID mismatches:      3
[13:34:02.230] <TB1>     INFO:   ROC errors: 		           30
[13:34:02.230] <TB1>     INFO: 	 missing ROC header(s):    22
[13:34:02.230] <TB1>     INFO: 	 misplaced readback start: 8
[13:34:02.230] <TB1>     INFO:   Pixel decoding errors:	   160
[13:34:02.230] <TB1>     INFO: 	 pixel data incomplete:    1
[13:34:02.230] <TB1>     INFO: 	 pixel address:            8
[13:34:02.230] <TB1>     INFO: 	 pulse height fill bit:    151
[13:34:02.230] <TB1>     INFO: 	 buffer corruption:        0
[13:34:02.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:02.231] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 9999988/10000000
[13:34:02.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:02.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:02.231] <TB1>     INFO:    Read back bit status: 0
[13:34:02.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:02.231] <TB1>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[13:34:02.231] <TB1>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[13:34:02.231] <TB1>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[13:34:02.231] <TB1>     INFO: Test took 144166 ms.
[13:34:02.231] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:34:02.231] <TB1>     INFO: Problem with TimingTest! Timings not saved!
[13:34:02.231] <TB1>     INFO: PixTestTiming::doTest took 562164 ms.
[13:34:02.231] <TB1>     INFO: PixTestTiming::doTest() done
[13:34:02.231] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:34:02.231] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:34:02.231] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:34:02.231] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:34:02.231] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:34:02.232] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:34:02.232] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:34:02.580] <TB1>     INFO: ######################################################################
[13:34:02.580] <TB1>     INFO: PixTestAlive::doTest()
[13:34:02.580] <TB1>     INFO: ######################################################################
[13:34:02.583] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:02.583] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:02.583] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:02.584] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:02.930] <TB1>     INFO: Expecting 41600 events.
[13:34:07.017] <TB1>     INFO: 41600 events read in total (3372ms).
[13:34:07.018] <TB1>     INFO: Test took 4433ms.
[13:34:07.026] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:07.026] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:34:07.026] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:34:07.400] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:34:07.400] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    2    1    0    0    0    0    0    0    0    0    0    0    2
[13:34:07.400] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    2    1    0    0    0    0    0    0    0    0    0    0    2
[13:34:07.405] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:07.405] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:07.405] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:07.406] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:07.752] <TB1>     INFO: Expecting 41600 events.
[13:34:10.458] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c3 8000 42c8 42c8 42c8 42c8 42c8 42c8 42c8 42c8 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0bd 80b1 46e9 46e9 46e9 46e9 46e9 46e9 46e9 46e9 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0be 80c0 46e9 46e9 46e9 46e9 46e9 46e9 46e9 46e9 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0bf 8000 46e8 46e8 46e8 46e8 46e8 46e8 46e8 46e8 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0c0 8040 46e8 46e8 46e8 46e8 46e8 52c8 42c8 42c8 7ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c1 80b1 42c9 42c9 42c9 42c9 42c9 42c9 42c9 42c9 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c2 80c0 42c8 42c8 42c8 42c8 42c8 42c8 42c8 42c8 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c3 80c0 42c9 42c9 42c9 42c9 42c9 42c9 42c9 42c9 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bd 8040 46e8 46e9 46e8 46e9 46e8 46e9 46e8 46e9 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1be 80b1 46e8 46e8 46e8 46e8 46e8 46e8 46e8 46e8 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bf 80c0 46e8 46e8 46e8 46e8 46e8 46e8 46e8 46e8 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a1c0 8000 46e8 46e8 46e8 46e8 42c8 52c8 42c8 42c8 7ff 2aaf eab 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c1 8040 42c8 42c8 42c8 42c8 42c8 42c8 42c8 42c8 e022 c000 
[13:34:10.466] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c2 80b1 42c9 42c9 42c9 42c9 42c9 42c9 42c9 42c9 e022 c000 
[13:34:10.734] <TB1>     INFO: 41600 events read in total (2267ms).
[13:34:10.734] <TB1>     INFO: Test took 3328ms.
[13:34:10.734] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:10.735] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:34:10.735] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:34:10.735] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:34:11.142] <TB1>     INFO: PixTestAlive::maskTest() done with 3758 decoding errors
[13:34:11.142] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:11.145] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:11.145] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:11.145] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:11.148] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:11.502] <TB1>     INFO: Expecting 41600 events.
[13:34:15.583] <TB1>     INFO: 41600 events read in total (3366ms).
[13:34:15.583] <TB1>     INFO: Test took 4435ms.
[13:34:15.591] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:15.591] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:34:15.591] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:34:15.967] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:34:15.967] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:15.967] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:34:15.967] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:34:15.976] <TB1>     INFO: ######################################################################
[13:34:15.976] <TB1>     INFO: PixTestTrim::doTest()
[13:34:15.976] <TB1>     INFO: ######################################################################
[13:34:15.979] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:15.979] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:34:15.979] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:16.057] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:34:16.057] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:34:16.070] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:16.070] <TB1>     INFO:     run 1 of 1
[13:34:16.070] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:16.413] <TB1>     INFO: Expecting 5025280 events.
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a097 8000 42c8 42c8 122 2288 42c9 42c9 42c8 42c8 42c9 42c9 e022 c000 
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a091 80b1 47e9 47e9 122 2288 47e9 47e9 47e9 47e9 47e9 122 22a7 47e9 122 22a2 e022 c000 
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a092 80c0 47e9 47e9 122 2289 47e9 47e9 47e9 122 226f 47e9 47e9 122 22a6 47e9 122 22a3 e022 c000 
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a093 8000 47e8 47e8 122 2288 47e8 47e8 47e8 47e8 47e8 47e8 122 22a3 e022 c000 
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a094 8040 47ea 47ea 122 2289 47ea 47ea 47ea 47ea 47ea 47ea 122 22a3 f022 c000 
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a095 80b1 42c8 42c8 122 2289 42c8 42c8 42c8 42c8 42c8 42c8 122 22a3 e022 c000 
[13:34:52.870] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a096 80c0 42c8 42c8 122 2287 42c8 42c8 42c9 42c9 42c9 42c9 122 22a2 e022 c000 
[13:35:01.664] <TB1>     INFO: 1390784 events read in total (44536ms).
[13:35:45.592] <TB1>     INFO: 2762720 events read in total (88465ms).
[13:36:29.843] <TB1>     INFO: 4144848 events read in total (132716ms).
[13:36:57.915] <TB1>     INFO: 5025280 events read in total (160787ms).
[13:36:57.959] <TB1>     INFO: Test took 161889ms.
[13:36:58.019] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:58.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:59.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:00.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:02.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:03.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:05.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:06.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:07.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:09.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:10.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:12.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:13.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:15.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:16.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:17.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:19.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:20.743] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 216948736
[13:37:20.746] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2929 minThrLimit = 98.2723 minThrNLimit = 120.539 -> result = 98.2929 -> 98
[13:37:20.747] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.774 minThrLimit = 84.725 minThrNLimit = 107.061 -> result = 84.774 -> 84
[13:37:20.747] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.437 minThrLimit = 91.4098 minThrNLimit = 121.681 -> result = 91.437 -> 91
[13:37:20.748] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2158 minThrLimit = 95.1741 minThrNLimit = 120.495 -> result = 95.2158 -> 95
[13:37:20.748] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9013 minThrLimit = 94.883 minThrNLimit = 117.847 -> result = 94.9013 -> 94
[13:37:20.748] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1499 minThrLimit = 92.1077 minThrNLimit = 118.005 -> result = 92.1499 -> 92
[13:37:20.749] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1706 minThrLimit = 90.1589 minThrNLimit = 115.784 -> result = 90.1706 -> 90
[13:37:20.750] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4243 minThrLimit = 88.3864 minThrNLimit = 111.579 -> result = 88.4243 -> 88
[13:37:20.750] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4712 minThrLimit = 94.4506 minThrNLimit = 119.176 -> result = 94.4712 -> 94
[13:37:20.751] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5437 minThrLimit = 94.5383 minThrNLimit = 121.596 -> result = 94.5437 -> 94
[13:37:20.751] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4446 minThrLimit = 92.4162 minThrNLimit = 115.624 -> result = 92.4446 -> 92
[13:37:20.752] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3404 minThrLimit = 98.3321 minThrNLimit = 121.417 -> result = 98.3404 -> 98
[13:37:20.752] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.609 minThrLimit = 102.567 minThrNLimit = 127.575 -> result = 102.609 -> 102
[13:37:20.752] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5592 minThrLimit = 92.5444 minThrNLimit = 113.551 -> result = 92.5592 -> 92
[13:37:20.753] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0123 minThrLimit = 93.9867 minThrNLimit = 118.55 -> result = 94.0123 -> 94
[13:37:20.753] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.757 minThrLimit = 100.714 minThrNLimit = 122.931 -> result = 100.757 -> 100
[13:37:20.753] <TB1>     INFO: ROC 0 VthrComp = 98
[13:37:20.754] <TB1>     INFO: ROC 1 VthrComp = 84
[13:37:20.754] <TB1>     INFO: ROC 2 VthrComp = 91
[13:37:20.754] <TB1>     INFO: ROC 3 VthrComp = 95
[13:37:20.754] <TB1>     INFO: ROC 4 VthrComp = 94
[13:37:20.754] <TB1>     INFO: ROC 5 VthrComp = 92
[13:37:20.754] <TB1>     INFO: ROC 6 VthrComp = 90
[13:37:20.754] <TB1>     INFO: ROC 7 VthrComp = 88
[13:37:20.754] <TB1>     INFO: ROC 8 VthrComp = 94
[13:37:20.754] <TB1>     INFO: ROC 9 VthrComp = 94
[13:37:20.754] <TB1>     INFO: ROC 10 VthrComp = 92
[13:37:20.754] <TB1>     INFO: ROC 11 VthrComp = 98
[13:37:20.754] <TB1>     INFO: ROC 12 VthrComp = 102
[13:37:20.754] <TB1>     INFO: ROC 13 VthrComp = 92
[13:37:20.755] <TB1>     INFO: ROC 14 VthrComp = 94
[13:37:20.755] <TB1>     INFO: ROC 15 VthrComp = 100
[13:37:20.756] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:37:20.756] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:37:20.771] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:20.771] <TB1>     INFO:     run 1 of 1
[13:37:20.771] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:21.116] <TB1>     INFO: Expecting 5025280 events.
[13:37:56.450] <TB1>     INFO: 883568 events read in total (34619ms).
[13:38:32.297] <TB1>     INFO: 1765736 events read in total (70466ms).
[13:39:07.079] <TB1>     INFO: 2647480 events read in total (105249ms).
[13:39:42.339] <TB1>     INFO: 3520800 events read in total (140508ms).
[13:40:17.577] <TB1>     INFO: 4389648 events read in total (175747ms).
[13:40:43.680] <TB1>     INFO: 5025280 events read in total (201849ms).
[13:40:43.755] <TB1>     INFO: Test took 202983ms.
[13:40:43.938] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:44.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:45.871] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:47.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:48.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:50.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:52.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:53.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:55.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:56.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:58.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:59.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:01.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:03.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:04.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:06.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:07.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:09.283] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236711936
[13:41:09.288] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.6324 for pixel 1/7 mean/min/max = 43.782/31.8569/55.707
[13:41:09.288] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.5138 for pixel 15/1 mean/min/max = 44.2459/32.958/55.5338
[13:41:09.288] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.9348 for pixel 8/0 mean/min/max = 44.218/33.4468/54.9892
[13:41:09.289] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.1924 for pixel 0/78 mean/min/max = 44.1285/32.6996/55.5573
[13:41:09.289] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0833 for pixel 14/10 mean/min/max = 45.5224/33.9261/57.1187
[13:41:09.290] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.8125 for pixel 20/28 mean/min/max = 44.0889/33.3579/54.82
[13:41:09.290] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.9613 for pixel 2/71 mean/min/max = 44.85/33.5537/56.1463
[13:41:09.290] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.218 for pixel 22/9 mean/min/max = 45.5847/33.8458/57.3236
[13:41:09.291] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.9488 for pixel 20/1 mean/min/max = 45.1285/33.113/57.1441
[13:41:09.291] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.9718 for pixel 18/43 mean/min/max = 44.6256/33.2228/56.0283
[13:41:09.291] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.2894 for pixel 4/79 mean/min/max = 44.8923/34.1692/55.6154
[13:41:09.292] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7069 for pixel 38/79 mean/min/max = 44.6058/31.4444/57.7673
[13:41:09.292] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0547 for pixel 51/0 mean/min/max = 44.1243/32.177/56.0717
[13:41:09.293] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6248 for pixel 17/1 mean/min/max = 45.4251/34.0504/56.7998
[13:41:09.293] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.4303 for pixel 21/2 mean/min/max = 44.8914/32.1998/57.5831
[13:41:09.293] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5574 for pixel 6/3 mean/min/max = 44.4773/32.3069/56.6477
[13:41:09.294] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:09.426] <TB1>     INFO: Expecting 411648 events.
[13:41:17.118] <TB1>     INFO: 411648 events read in total (6977ms).
[13:41:17.124] <TB1>     INFO: Expecting 411648 events.
[13:41:24.563] <TB1>     INFO: 411648 events read in total (6773ms).
[13:41:24.572] <TB1>     INFO: Expecting 411648 events.
[13:41:32.184] <TB1>     INFO: 411648 events read in total (6946ms).
[13:41:32.197] <TB1>     INFO: Expecting 411648 events.
[13:41:39.833] <TB1>     INFO: 411648 events read in total (6981ms).
[13:41:39.847] <TB1>     INFO: Expecting 411648 events.
[13:41:47.390] <TB1>     INFO: 411648 events read in total (6887ms).
[13:41:47.411] <TB1>     INFO: Expecting 411648 events.
[13:41:54.879] <TB1>     INFO: 411648 events read in total (6817ms).
[13:41:54.900] <TB1>     INFO: Expecting 411648 events.
[13:42:02.359] <TB1>     INFO: 411648 events read in total (6811ms).
[13:42:02.383] <TB1>     INFO: Expecting 411648 events.
[13:42:09.888] <TB1>     INFO: 411648 events read in total (6856ms).
[13:42:09.913] <TB1>     INFO: Expecting 411648 events.
[13:42:17.574] <TB1>     INFO: 411648 events read in total (7016ms).
[13:42:17.602] <TB1>     INFO: Expecting 411648 events.
[13:42:25.252] <TB1>     INFO: 411648 events read in total (7010ms).
[13:42:25.282] <TB1>     INFO: Expecting 411648 events.
[13:42:32.812] <TB1>     INFO: 411648 events read in total (6892ms).
[13:42:32.845] <TB1>     INFO: Expecting 411648 events.
[13:42:40.424] <TB1>     INFO: 411648 events read in total (6933ms).
[13:42:40.461] <TB1>     INFO: Expecting 411648 events.
[13:42:47.003] <TB1>     INFO: 411648 events read in total (6908ms).
[13:42:48.041] <TB1>     INFO: Expecting 411648 events.
[13:42:55.567] <TB1>     INFO: 411648 events read in total (6886ms).
[13:42:55.608] <TB1>     INFO: Expecting 411648 events.
[13:43:03.229] <TB1>     INFO: 411648 events read in total (6989ms).
[13:43:03.271] <TB1>     INFO: Expecting 411648 events.
[13:43:10.864] <TB1>     INFO: 411648 events read in total (6968ms).
[13:43:10.911] <TB1>     INFO: Test took 121617ms.
[13:43:11.416] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4783 < 35 for itrim = 112; old thr = 34.5093 ... break
[13:43:11.453] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.869 < 35 for itrim+1 = 95; old thr = 34.1643 ... break
[13:43:11.501] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1648 < 35 for itrim = 106; old thr = 34.1944 ... break
[13:43:11.537] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5819 < 35 for itrim+1 = 105; old thr = 34.986 ... break
[13:43:11.574] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2215 < 35 for itrim+1 = 102; old thr = 34.3947 ... break
[13:43:11.617] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1997 < 35 for itrim+1 = 101; old thr = 34.8722 ... break
[13:43:11.657] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0986 < 35 for itrim = 105; old thr = 34.0518 ... break
[13:43:11.699] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1871 < 35 for itrim = 109; old thr = 34.4426 ... break
[13:43:11.743] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1619 < 35 for itrim = 104; old thr = 33.3256 ... break
[13:43:11.790] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4703 < 35 for itrim = 108; old thr = 33.9469 ... break
[13:43:11.821] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2212 < 35 for itrim = 86; old thr = 34.3791 ... break
[13:43:11.857] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0581 < 35 for itrim = 104; old thr = 34.7671 ... break
[13:43:11.887] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4 < 35 for itrim+1 = 90; old thr = 34.9531 ... break
[13:43:11.920] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2183 < 35 for itrim+1 = 95; old thr = 34.2404 ... break
[13:43:11.961] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3445 < 35 for itrim+1 = 96; old thr = 34.9207 ... break
[13:43:11.998] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0845 < 35 for itrim+1 = 105; old thr = 34.98 ... break
[13:43:12.076] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:43:12.086] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:12.086] <TB1>     INFO:     run 1 of 1
[13:43:12.086] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:12.430] <TB1>     INFO: Expecting 5025280 events.
[13:43:48.187] <TB1>     INFO: 869920 events read in total (35042ms).
[13:44:23.352] <TB1>     INFO: 1738552 events read in total (70207ms).
[13:44:58.682] <TB1>     INFO: 2606840 events read in total (105537ms).
[13:45:33.748] <TB1>     INFO: 3466040 events read in total (140603ms).
[13:46:08.917] <TB1>     INFO: 4321168 events read in total (175772ms).
[13:46:37.869] <TB1>     INFO: 5025280 events read in total (204724ms).
[13:46:37.940] <TB1>     INFO: Test took 205854ms.
[13:46:38.121] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:38.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:40.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:41.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:43.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:44.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:46.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:47.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:49.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:50.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:52.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:53.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:55.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:56.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:58.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:59.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:01.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:02.823] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261107712
[13:47:02.827] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 13.270309 .. 48.658424
[13:47:02.906] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:47:02.919] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:02.919] <TB1>     INFO:     run 1 of 1
[13:47:02.919] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:03.265] <TB1>     INFO: Expecting 1863680 events.
[13:47:44.011] <TB1>     INFO: 1161048 events read in total (40031ms).
[13:48:08.543] <TB1>     INFO: 1863680 events read in total (64563ms).
[13:48:08.567] <TB1>     INFO: Test took 65650ms.
[13:48:08.611] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:08.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:09.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:10.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:11.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:12.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:13.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:14.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:15.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:16.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:17.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:18.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:19.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:20.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:21.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:22.456] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:23.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:24.427] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265179136
[13:48:24.509] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.025429 .. 43.453414
[13:48:24.586] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:48:24.599] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:24.599] <TB1>     INFO:     run 1 of 1
[13:48:24.599] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:24.949] <TB1>     INFO: Expecting 1530880 events.
[13:49:06.482] <TB1>     INFO: 1166088 events read in total (40818ms).
[13:49:19.832] <TB1>     INFO: 1530880 events read in total (54169ms).
[13:49:19.849] <TB1>     INFO: Test took 55250ms.
[13:49:19.885] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:19.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:20.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:21.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:22.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:23.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:24.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:25.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:26.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:27.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:28.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:29.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:30.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:31.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:32.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:33.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:34.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:35.707] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331239424
[13:49:35.788] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.903605 .. 40.613605
[13:49:35.864] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:49:35.874] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:35.874] <TB1>     INFO:     run 1 of 1
[13:49:35.874] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:36.220] <TB1>     INFO: Expecting 1331200 events.
[13:50:18.526] <TB1>     INFO: 1184016 events read in total (41591ms).
[13:50:23.887] <TB1>     INFO: 1331200 events read in total (46952ms).
[13:50:23.897] <TB1>     INFO: Test took 48023ms.
[13:50:23.925] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:23.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:24.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:26.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:27.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:28.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:29.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:30.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:31.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:33.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:34.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:35.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:36.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:37.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:38.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:39.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:40.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:40.953] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331239424
[13:50:41.039] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.462676 .. 39.119153
[13:50:41.113] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[13:50:41.124] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:41.124] <TB1>     INFO:     run 1 of 1
[13:50:41.124] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:41.468] <TB1>     INFO: Expecting 1164800 events.
[13:51:23.925] <TB1>     INFO: 1160520 events read in total (41742ms).
[13:51:24.493] <TB1>     INFO: 1164800 events read in total (42312ms).
[13:51:24.516] <TB1>     INFO: Test took 43393ms.
[13:51:24.546] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:24.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:25.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:26.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:27.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:28.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:29.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:30.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:30.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:31.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:32.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:33.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:34.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:35.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:36.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:37.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:39.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:40.037] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342990848
[13:51:40.124] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:51:40.124] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:51:40.137] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:40.137] <TB1>     INFO:     run 1 of 1
[13:51:40.137] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:40.490] <TB1>     INFO: Expecting 1364480 events.
[13:52:20.435] <TB1>     INFO: 1075744 events read in total (39230ms).
[13:52:31.281] <TB1>     INFO: 1364480 events read in total (50077ms).
[13:52:31.297] <TB1>     INFO: Test took 51161ms.
[13:52:31.331] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:31.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:32.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:33.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:34.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:35.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:36.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:37.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:38.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:39.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:40.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:41.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:42.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:43.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:44.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:45.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:47.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:48.099] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356794368
[13:52:48.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[13:52:48.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[13:52:48.159] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[13:52:48.159] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[13:52:48.159] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[13:52:48.159] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C0.dat
[13:52:48.169] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C1.dat
[13:52:48.181] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C2.dat
[13:52:48.188] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C3.dat
[13:52:48.195] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C4.dat
[13:52:48.202] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C5.dat
[13:52:48.208] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C6.dat
[13:52:48.215] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C7.dat
[13:52:48.222] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C8.dat
[13:52:48.229] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C9.dat
[13:52:48.236] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C10.dat
[13:52:48.243] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C11.dat
[13:52:48.249] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C12.dat
[13:52:48.256] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C13.dat
[13:52:48.263] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C14.dat
[13:52:48.270] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C15.dat
[13:52:48.277] <TB1>     INFO: PixTestTrim::trimTest() done
[13:52:48.278] <TB1>     INFO: vtrim:     112  95 106 105 102 101 105 109 104 108  86 104  90  95  96 105 
[13:52:48.279] <TB1>     INFO: vthrcomp:   98  84  91  95  94  92  90  88  94  94  92  98 102  92  94 100 
[13:52:48.279] <TB1>     INFO: vcal mean:  34.93  34.95  34.99  34.95  34.96  35.02  34.97  34.99  34.97  34.98  35.01  34.95  34.98  35.02  34.98  34.98 
[13:52:48.279] <TB1>     INFO: vcal RMS:    0.89   0.81   0.76   1.11   1.01   0.76   0.79   0.78   0.81   0.82   0.76   0.83   0.82   0.80   0.79   1.12 
[13:52:48.280] <TB1>     INFO: bits mean:  10.65   9.82   9.68   9.53   9.29   9.95   9.68   9.34   9.27   9.82   9.06   9.73   9.66   9.20   9.10   9.77 
[13:52:48.280] <TB1>     INFO: bits RMS:    2.30   2.54   2.53   2.72   2.57   2.41   2.48   2.59   2.67   2.48   2.59   2.76   2.71   2.56   2.96   2.62 
[13:52:48.298] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:48.298] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:52:48.299] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:48.303] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:52:48.304] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:52:48.315] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:48.315] <TB1>     INFO:     run 1 of 1
[13:52:48.316] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:48.668] <TB1>     INFO: Expecting 4160000 events.
[13:53:35.280] <TB1>     INFO: 1116200 events read in total (45896ms).
[13:54:20.528] <TB1>     INFO: 2222635 events read in total (91145ms).
[13:55:04.822] <TB1>     INFO: 3316670 events read in total (135438ms).
[13:55:39.533] <TB1>     INFO: 4160000 events read in total (170149ms).
[13:55:39.596] <TB1>     INFO: Test took 171281ms.
[13:55:39.729] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:39.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:41.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:43.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:45.664] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:47.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:49.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:51.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:53.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:54.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:56.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:58.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:00.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:02.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:04.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:06.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:07.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:09.751] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357081088
[13:56:09.752] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:56:09.826] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:56:09.826] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[13:56:09.838] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:09.838] <TB1>     INFO:     run 1 of 1
[13:56:09.838] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:10.192] <TB1>     INFO: Expecting 3307200 events.
[13:56:57.906] <TB1>     INFO: 1207045 events read in total (46999ms).
[13:57:44.917] <TB1>     INFO: 2391170 events read in total (94010ms).
[13:58:20.795] <TB1>     INFO: 3307200 events read in total (129888ms).
[13:58:20.831] <TB1>     INFO: Test took 130993ms.
[13:58:20.915] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:21.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:22.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:24.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:26.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:27.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:29.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:30.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:32.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:34.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:35.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:37.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:39.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:40.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:42.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:44.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:45.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:47.286] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375185408
[13:58:47.287] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:58:47.362] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:58:47.362] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[13:58:47.372] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:47.372] <TB1>     INFO:     run 1 of 1
[13:58:47.373] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:47.719] <TB1>     INFO: Expecting 3120000 events.
[13:59:37.410] <TB1>     INFO: 1250120 events read in total (48976ms).
[14:00:25.739] <TB1>     INFO: 2471890 events read in total (97305ms).
[14:00:50.572] <TB1>     INFO: 3120000 events read in total (122138ms).
[14:00:50.603] <TB1>     INFO: Test took 123230ms.
[14:00:50.674] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:50.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:52.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:53.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:55.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:57.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:58.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:00.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:01.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:03.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:05.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:06.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:08.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:09.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:11.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:12.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:14.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:15.955] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375185408
[14:01:15.956] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:01:16.033] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:01:16.033] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:01:16.045] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:16.045] <TB1>     INFO:     run 1 of 1
[14:01:16.045] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:16.388] <TB1>     INFO: Expecting 3140800 events.
[14:02:05.967] <TB1>     INFO: 1244100 events read in total (48864ms).
[14:02:54.067] <TB1>     INFO: 2460385 events read in total (96964ms).
[14:03:20.311] <TB1>     INFO: 3140800 events read in total (123208ms).
[14:03:20.344] <TB1>     INFO: Test took 124299ms.
[14:03:20.416] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:20.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:22.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:23.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:25.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:27.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:28.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:30.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:32.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:33.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:35.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:37.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:38.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:40.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:41.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:43.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:45.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:46.838] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375754752
[14:03:46.839] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:03:46.915] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:03:46.915] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[14:03:46.925] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:46.925] <TB1>     INFO:     run 1 of 1
[14:03:46.925] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:47.269] <TB1>     INFO: Expecting 3120000 events.
[14:04:37.149] <TB1>     INFO: 1248840 events read in total (49164ms).
[14:05:25.369] <TB1>     INFO: 2469055 events read in total (97384ms).
[14:05:51.348] <TB1>     INFO: 3120000 events read in total (123363ms).
[14:05:51.380] <TB1>     INFO: Test took 124455ms.
[14:05:51.452] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:51.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:53.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:54.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:56.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:57.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:59.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:01.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:02.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:04.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:05.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:07.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:09.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:10.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:12.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:13.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:15.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:16.939] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375754752
[14:06:16.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.82919, thr difference RMS: 1.69158
[14:06:16.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.65451, thr difference RMS: 1.22503
[14:06:16.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.30545, thr difference RMS: 1.37889
[14:06:16.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.92001, thr difference RMS: 1.50261
[14:06:16.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.30957, thr difference RMS: 1.66978
[14:06:16.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.80513, thr difference RMS: 1.38965
[14:06:16.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.08427, thr difference RMS: 1.45533
[14:06:16.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.48164, thr difference RMS: 1.39762
[14:06:16.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.67034, thr difference RMS: 1.50065
[14:06:16.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.80086, thr difference RMS: 1.52417
[14:06:16.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.69898, thr difference RMS: 1.40907
[14:06:16.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.64042, thr difference RMS: 1.61103
[14:06:16.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.68949, thr difference RMS: 1.59859
[14:06:16.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.66804, thr difference RMS: 1.54093
[14:06:16.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.43862, thr difference RMS: 1.55676
[14:06:16.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.76854, thr difference RMS: 1.5679
[14:06:16.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.92699, thr difference RMS: 1.70298
[14:06:16.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.70909, thr difference RMS: 1.20772
[14:06:16.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.30234, thr difference RMS: 1.38944
[14:06:16.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.85866, thr difference RMS: 1.52548
[14:06:16.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.33023, thr difference RMS: 1.66461
[14:06:16.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.83201, thr difference RMS: 1.39055
[14:06:16.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.18625, thr difference RMS: 1.43682
[14:06:16.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.43302, thr difference RMS: 1.40188
[14:06:16.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.783, thr difference RMS: 1.48538
[14:06:16.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.82575, thr difference RMS: 1.4983
[14:06:16.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.81731, thr difference RMS: 1.43013
[14:06:16.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.64719, thr difference RMS: 1.59335
[14:06:16.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.8385, thr difference RMS: 1.59814
[14:06:16.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.68808, thr difference RMS: 1.51818
[14:06:16.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.43086, thr difference RMS: 1.53446
[14:06:16.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.68478, thr difference RMS: 1.55996
[14:06:16.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.11402, thr difference RMS: 1.68663
[14:06:16.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.86568, thr difference RMS: 1.25245
[14:06:16.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.33806, thr difference RMS: 1.37575
[14:06:16.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.9832, thr difference RMS: 1.50492
[14:06:16.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.42048, thr difference RMS: 1.66177
[14:06:16.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.99382, thr difference RMS: 1.38414
[14:06:16.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.23467, thr difference RMS: 1.42256
[14:06:16.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.50875, thr difference RMS: 1.41245
[14:06:16.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.98131, thr difference RMS: 1.50581
[14:06:16.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.97587, thr difference RMS: 1.47658
[14:06:16.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.07311, thr difference RMS: 1.4132
[14:06:16.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.64963, thr difference RMS: 1.61763
[14:06:16.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.07946, thr difference RMS: 1.57983
[14:06:16.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.81311, thr difference RMS: 1.51808
[14:06:16.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.52091, thr difference RMS: 1.53206
[14:06:16.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.71174, thr difference RMS: 1.54503
[14:06:16.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.22036, thr difference RMS: 1.68408
[14:06:16.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.01265, thr difference RMS: 1.22375
[14:06:16.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.36395, thr difference RMS: 1.37228
[14:06:16.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.06268, thr difference RMS: 1.49593
[14:06:16.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.40482, thr difference RMS: 1.66525
[14:06:16.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.10706, thr difference RMS: 1.36081
[14:06:16.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.39704, thr difference RMS: 1.42426
[14:06:16.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.4736, thr difference RMS: 1.38566
[14:06:16.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.11947, thr difference RMS: 1.48902
[14:06:16.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.99878, thr difference RMS: 1.49074
[14:06:16.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.12964, thr difference RMS: 1.39806
[14:06:16.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.74491, thr difference RMS: 1.61413
[14:06:16.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.22843, thr difference RMS: 1.59132
[14:06:16.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.00718, thr difference RMS: 1.51709
[14:06:16.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.58971, thr difference RMS: 1.54389
[14:06:16.952] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.84854, thr difference RMS: 1.55037
[14:06:17.061] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:06:17.064] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1921 seconds
[14:06:17.064] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:06:17.799] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:06:17.799] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:06:17.803] <TB1>     INFO: ######################################################################
[14:06:17.803] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:06:17.803] <TB1>     INFO: ######################################################################
[14:06:17.803] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:17.803] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:06:17.803] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:17.803] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:06:17.814] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:06:17.814] <TB1>     INFO:     run 1 of 1
[14:06:17.814] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:18.172] <TB1>     INFO: Expecting 59072000 events.
[14:06:47.695] <TB1>     INFO: 1073000 events read in total (28808ms).
[14:07:18.018] <TB1>     INFO: 2142200 events read in total (59131ms).
[14:07:46.681] <TB1>     INFO: 3212400 events read in total (87794ms).
[14:08:14.861] <TB1>     INFO: 4283800 events read in total (115974ms).
[14:08:43.600] <TB1>     INFO: 5352200 events read in total (144713ms).
[14:09:12.072] <TB1>     INFO: 6423000 events read in total (173185ms).
[14:09:40.578] <TB1>     INFO: 7492600 events read in total (201691ms).
[14:10:09.117] <TB1>     INFO: 8561200 events read in total (230230ms).
[14:10:37.743] <TB1>     INFO: 9632400 events read in total (258856ms).
[14:11:06.339] <TB1>     INFO: 10702200 events read in total (287452ms).
[14:11:34.961] <TB1>     INFO: 11770200 events read in total (316074ms).
[14:12:03.461] <TB1>     INFO: 12840000 events read in total (344574ms).
[14:12:32.012] <TB1>     INFO: 13910600 events read in total (373125ms).
[14:13:00.807] <TB1>     INFO: 14979000 events read in total (401920ms).
[14:13:29.307] <TB1>     INFO: 16048800 events read in total (430420ms).
[14:13:57.948] <TB1>     INFO: 17119800 events read in total (459061ms).
[14:14:26.642] <TB1>     INFO: 18188400 events read in total (487755ms).
[14:14:55.393] <TB1>     INFO: 19258800 events read in total (516506ms).
[14:15:23.973] <TB1>     INFO: 20329400 events read in total (545086ms).
[14:15:52.431] <TB1>     INFO: 21398200 events read in total (573544ms).
[14:16:20.985] <TB1>     INFO: 22469200 events read in total (602098ms).
[14:16:49.415] <TB1>     INFO: 23538800 events read in total (630528ms).
[14:17:18.065] <TB1>     INFO: 24607000 events read in total (659178ms).
[14:17:46.692] <TB1>     INFO: 25678000 events read in total (687805ms).
[14:18:15.289] <TB1>     INFO: 26748400 events read in total (716402ms).
[14:18:43.891] <TB1>     INFO: 27816600 events read in total (745004ms).
[14:19:12.246] <TB1>     INFO: 28887000 events read in total (773359ms).
[14:19:40.850] <TB1>     INFO: 29957000 events read in total (801963ms).
[14:20:09.271] <TB1>     INFO: 31024800 events read in total (830384ms).
[14:20:37.870] <TB1>     INFO: 32093800 events read in total (858983ms).
[14:21:06.491] <TB1>     INFO: 33164600 events read in total (887604ms).
[14:21:34.001] <TB1>     INFO: 34232600 events read in total (916114ms).
[14:22:03.393] <TB1>     INFO: 35301000 events read in total (944506ms).
[14:22:31.860] <TB1>     INFO: 36372000 events read in total (972973ms).
[14:23:00.289] <TB1>     INFO: 37440800 events read in total (1001402ms).
[14:23:28.832] <TB1>     INFO: 38508400 events read in total (1029945ms).
[14:23:57.252] <TB1>     INFO: 39577000 events read in total (1058365ms).
[14:24:25.805] <TB1>     INFO: 40647600 events read in total (1086918ms).
[14:24:54.261] <TB1>     INFO: 41715400 events read in total (1115374ms).
[14:25:22.640] <TB1>     INFO: 42783000 events read in total (1143753ms).
[14:25:51.096] <TB1>     INFO: 43853200 events read in total (1172209ms).
[14:26:19.591] <TB1>     INFO: 44922800 events read in total (1200704ms).
[14:26:48.024] <TB1>     INFO: 45990000 events read in total (1229137ms).
[14:27:16.400] <TB1>     INFO: 47057800 events read in total (1257513ms).
[14:27:44.913] <TB1>     INFO: 48128000 events read in total (1286026ms).
[14:28:13.374] <TB1>     INFO: 49197400 events read in total (1314487ms).
[14:28:41.847] <TB1>     INFO: 50265000 events read in total (1342960ms).
[14:29:10.327] <TB1>     INFO: 51332400 events read in total (1371440ms).
[14:29:39.894] <TB1>     INFO: 52401800 events read in total (1401007ms).
[14:30:09.498] <TB1>     INFO: 53471600 events read in total (1430611ms).
[14:30:38.109] <TB1>     INFO: 54539600 events read in total (1459222ms).
[14:31:06.808] <TB1>     INFO: 55607200 events read in total (1487921ms).
[14:31:36.573] <TB1>     INFO: 56677800 events read in total (1517686ms).
[14:32:05.608] <TB1>     INFO: 57746400 events read in total (1546721ms).
[14:32:34.068] <TB1>     INFO: 58814200 events read in total (1575181ms).
[14:32:41.332] <TB1>     INFO: 59072000 events read in total (1582445ms).
[14:32:41.352] <TB1>     INFO: Test took 1583538ms.
[14:32:41.417] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:41.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:41.569] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:42.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:42.732] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:43.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:43.911] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:45.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:45.068] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:46.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:46.243] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:47.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:47.407] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:48.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:48.588] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:49.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:49.743] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:50.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:50.912] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:52.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:52.105] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:53.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:53.286] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:54.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:54.453] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:55.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:55.618] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:56.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:56.791] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:57.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:57.985] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:59.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:59.148] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:00.336] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497221632
[14:33:00.368] <TB1>     INFO: PixTestScurves::scurves() done 
[14:33:00.368] <TB1>     INFO: Vcal mean:  35.03  35.04  35.05  35.02  35.09  35.07  35.07  35.10  35.02  35.02  35.10  35.06  35.06  35.01  35.05  35.04 
[14:33:00.368] <TB1>     INFO: Vcal RMS:    0.77   0.69   0.62   1.02   0.89   0.63   0.66   0.64   0.67   0.69   0.62   0.69   0.67   0.67   0.67   1.02 
[14:33:00.369] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:33:00.442] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:33:00.442] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:33:00.442] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:33:00.442] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:33:00.442] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:33:00.442] <TB1>     INFO: ######################################################################
[14:33:00.442] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:33:00.442] <TB1>     INFO: ######################################################################
[14:33:00.447] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:33:00.790] <TB1>     INFO: Expecting 41600 events.
[14:33:04.908] <TB1>     INFO: 41600 events read in total (3393ms).
[14:33:04.909] <TB1>     INFO: Test took 4462ms.
[14:33:04.917] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:04.917] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:33:04.917] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:33:04.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 30, 5] has eff 0/10
[14:33:04.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 30, 5]
[14:33:04.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 30, 6] has eff 0/10
[14:33:04.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 30, 6]
[14:33:04.922] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 1, 0] has eff 0/10
[14:33:04.922] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 1, 0]
[14:33:04.923] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 3, 5] has eff 0/10
[14:33:04.923] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 3, 5]
[14:33:04.923] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 1, 6] has eff 0/10
[14:33:04.923] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 1, 6]
[14:33:04.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[14:33:04.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:33:04.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:33:04.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:33:05.266] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:33:05.614] <TB1>     INFO: Expecting 41600 events.
[14:33:09.789] <TB1>     INFO: 41600 events read in total (3460ms).
[14:33:09.790] <TB1>     INFO: Test took 4524ms.
[14:33:09.798] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:09.798] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:33:09.798] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.021
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.776
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.035
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 184
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.911
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 182
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.366
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.312
[14:33:09.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 182
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.844
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 193
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.032
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 195
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.031
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.779
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 175
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.473
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.994
[14:33:09.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 179
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.985
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 195
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.334
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 186
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.295
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,6] phvalue 174
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.505
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,52] phvalue 175
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:33:09.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:33:09.887] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:33:10.236] <TB1>     INFO: Expecting 41600 events.
[14:33:14.376] <TB1>     INFO: 41600 events read in total (3425ms).
[14:33:14.377] <TB1>     INFO: Test took 4490ms.
[14:33:14.385] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:14.385] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:33:14.385] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:33:14.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:33:14.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 66minph_roc = 11
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9298
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 90
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.3051
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 86
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1497
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6152
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8557
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,60] phvalue 67
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9662
[14:33:14.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 70
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.3546
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 92
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8581
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 89
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.554
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 79
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8381
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 73
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2414
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 84
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8595
[14:33:14.391] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 71
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.1295
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 92
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9106
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 81
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9047
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6747
[14:33:14.392] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 70
[14:33:14.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 0 0
[14:33:14.798] <TB1>     INFO: Expecting 2560 events.
[14:33:15.755] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:15.755] <TB1>     INFO: Test took 1361ms.
[14:33:15.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:15.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 1 1
[14:33:16.263] <TB1>     INFO: Expecting 2560 events.
[14:33:17.227] <TB1>     INFO: 2560 events read in total (249ms).
[14:33:17.228] <TB1>     INFO: Test took 1473ms.
[14:33:17.228] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:17.228] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:33:17.735] <TB1>     INFO: Expecting 2560 events.
[14:33:18.695] <TB1>     INFO: 2560 events read in total (245ms).
[14:33:18.695] <TB1>     INFO: Test took 1467ms.
[14:33:18.696] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:18.696] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:33:19.204] <TB1>     INFO: Expecting 2560 events.
[14:33:20.163] <TB1>     INFO: 2560 events read in total (245ms).
[14:33:20.164] <TB1>     INFO: Test took 1468ms.
[14:33:20.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:20.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 60, 4 4
[14:33:20.671] <TB1>     INFO: Expecting 2560 events.
[14:33:21.628] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:21.628] <TB1>     INFO: Test took 1463ms.
[14:33:21.628] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:21.628] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 5 5
[14:33:22.138] <TB1>     INFO: Expecting 2560 events.
[14:33:23.095] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:23.095] <TB1>     INFO: Test took 1467ms.
[14:33:23.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:23.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 6 6
[14:33:23.606] <TB1>     INFO: Expecting 2560 events.
[14:33:24.564] <TB1>     INFO: 2560 events read in total (243ms).
[14:33:24.565] <TB1>     INFO: Test took 1469ms.
[14:33:24.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:24.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 7 7
[14:33:25.073] <TB1>     INFO: Expecting 2560 events.
[14:33:26.031] <TB1>     INFO: 2560 events read in total (244ms).
[14:33:26.031] <TB1>     INFO: Test took 1466ms.
[14:33:26.031] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:26.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[14:33:26.542] <TB1>     INFO: Expecting 2560 events.
[14:33:27.501] <TB1>     INFO: 2560 events read in total (244ms).
[14:33:27.501] <TB1>     INFO: Test took 1469ms.
[14:33:27.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:27.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 9 9
[14:33:28.009] <TB1>     INFO: Expecting 2560 events.
[14:33:28.965] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:28.966] <TB1>     INFO: Test took 1464ms.
[14:33:28.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:28.966] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 10 10
[14:33:29.473] <TB1>     INFO: Expecting 2560 events.
[14:33:30.431] <TB1>     INFO: 2560 events read in total (243ms).
[14:33:30.431] <TB1>     INFO: Test took 1465ms.
[14:33:30.431] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:30.432] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[14:33:30.939] <TB1>     INFO: Expecting 2560 events.
[14:33:31.896] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:31.896] <TB1>     INFO: Test took 1464ms.
[14:33:31.896] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:31.896] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[14:33:32.404] <TB1>     INFO: Expecting 2560 events.
[14:33:33.361] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:33.361] <TB1>     INFO: Test took 1465ms.
[14:33:33.361] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:33.362] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[14:33:33.869] <TB1>     INFO: Expecting 2560 events.
[14:33:34.826] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:34.826] <TB1>     INFO: Test took 1464ms.
[14:33:34.826] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:34.826] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:33:35.337] <TB1>     INFO: Expecting 2560 events.
[14:33:36.295] <TB1>     INFO: 2560 events read in total (243ms).
[14:33:36.295] <TB1>     INFO: Test took 1469ms.
[14:33:36.295] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:36.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 15 15
[14:33:36.803] <TB1>     INFO: Expecting 2560 events.
[14:33:37.760] <TB1>     INFO: 2560 events read in total (242ms).
[14:33:37.760] <TB1>     INFO: Test took 1464ms.
[14:33:37.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:37.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:33:37.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:33:37.764] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:38.270] <TB1>     INFO: Expecting 655360 events.
[14:33:50.173] <TB1>     INFO: 655360 events read in total (11188ms).
[14:33:50.184] <TB1>     INFO: Expecting 655360 events.
[14:34:01.978] <TB1>     INFO: 655360 events read in total (11230ms).
[14:34:01.002] <TB1>     INFO: Expecting 655360 events.
[14:34:13.928] <TB1>     INFO: 655360 events read in total (11399ms).
[14:34:13.955] <TB1>     INFO: Expecting 655360 events.
[14:34:25.678] <TB1>     INFO: 655360 events read in total (11182ms).
[14:34:25.701] <TB1>     INFO: Expecting 655360 events.
[14:34:37.289] <TB1>     INFO: 655360 events read in total (11061ms).
[14:34:37.317] <TB1>     INFO: Expecting 655360 events.
[14:34:48.786] <TB1>     INFO: 655360 events read in total (10922ms).
[14:34:48.817] <TB1>     INFO: Expecting 655360 events.
[14:35:00.477] <TB1>     INFO: 655360 events read in total (11117ms).
[14:35:00.514] <TB1>     INFO: Expecting 655360 events.
[14:35:12.590] <TB1>     INFO: 655360 events read in total (11539ms).
[14:35:12.632] <TB1>     INFO: Expecting 655360 events.
[14:35:24.435] <TB1>     INFO: 655360 events read in total (11271ms).
[14:35:24.480] <TB1>     INFO: Expecting 655360 events.
[14:35:36.239] <TB1>     INFO: 655360 events read in total (11228ms).
[14:35:36.289] <TB1>     INFO: Expecting 655360 events.
[14:35:48.026] <TB1>     INFO: 655360 events read in total (11210ms).
[14:35:48.086] <TB1>     INFO: Expecting 655360 events.
[14:35:59.843] <TB1>     INFO: 655360 events read in total (11230ms).
[14:35:59.901] <TB1>     INFO: Expecting 655360 events.
[14:36:11.820] <TB1>     INFO: 655360 events read in total (11392ms).
[14:36:11.880] <TB1>     INFO: Expecting 655360 events.
[14:36:23.643] <TB1>     INFO: 655360 events read in total (11236ms).
[14:36:23.715] <TB1>     INFO: Expecting 655360 events.
[14:36:35.493] <TB1>     INFO: 655360 events read in total (11252ms).
[14:36:35.566] <TB1>     INFO: Expecting 655360 events.
[14:36:47.284] <TB1>     INFO: 655360 events read in total (11192ms).
[14:36:47.364] <TB1>     INFO: Test took 189600ms.
[14:36:47.464] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:47.769] <TB1>     INFO: Expecting 655360 events.
[14:36:59.596] <TB1>     INFO: 655360 events read in total (11112ms).
[14:36:59.608] <TB1>     INFO: Expecting 655360 events.
[14:37:11.254] <TB1>     INFO: 655360 events read in total (11083ms).
[14:37:11.270] <TB1>     INFO: Expecting 655360 events.
[14:37:23.025] <TB1>     INFO: 655360 events read in total (11193ms).
[14:37:23.045] <TB1>     INFO: Expecting 655360 events.
[14:37:35.045] <TB1>     INFO: 655360 events read in total (11456ms).
[14:37:35.069] <TB1>     INFO: Expecting 655360 events.
[14:37:46.832] <TB1>     INFO: 655360 events read in total (11212ms).
[14:37:46.862] <TB1>     INFO: Expecting 655360 events.
[14:37:58.556] <TB1>     INFO: 655360 events read in total (11156ms).
[14:37:58.588] <TB1>     INFO: Expecting 655360 events.
[14:38:10.476] <TB1>     INFO: 655360 events read in total (11354ms).
[14:38:10.514] <TB1>     INFO: Expecting 655360 events.
[14:38:22.368] <TB1>     INFO: 655360 events read in total (11318ms).
[14:38:22.410] <TB1>     INFO: Expecting 655360 events.
[14:38:34.216] <TB1>     INFO: 655360 events read in total (11274ms).
[14:38:34.264] <TB1>     INFO: Expecting 655360 events.
[14:38:45.992] <TB1>     INFO: 655360 events read in total (11202ms).
[14:38:46.042] <TB1>     INFO: Expecting 655360 events.
[14:38:57.753] <TB1>     INFO: 655360 events read in total (11185ms).
[14:38:57.816] <TB1>     INFO: Expecting 655360 events.
[14:39:09.485] <TB1>     INFO: 655360 events read in total (11142ms).
[14:39:09.542] <TB1>     INFO: Expecting 655360 events.
[14:39:21.447] <TB1>     INFO: 655360 events read in total (11378ms).
[14:39:21.507] <TB1>     INFO: Expecting 655360 events.
[14:39:33.188] <TB1>     INFO: 655360 events read in total (11154ms).
[14:39:33.256] <TB1>     INFO: Expecting 655360 events.
[14:39:44.955] <TB1>     INFO: 655360 events read in total (11173ms).
[14:39:45.024] <TB1>     INFO: Expecting 655360 events.
[14:39:56.724] <TB1>     INFO: 655360 events read in total (11173ms).
[14:39:56.804] <TB1>     INFO: Test took 189340ms.
[14:39:56.979] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.979] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:39:56.979] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:39:56.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:39:56.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:39:56.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:39:56.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:39:56.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.982] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:39:56.982] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.982] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:39:56.982] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:39:56.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:39:56.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:39:56.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.984] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:39:56.984] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.984] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:39:56.984] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.985] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:39:56.985] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.985] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:39:56.985] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:39:56.986] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:39:56.986] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:56.993] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:56.000] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.007] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.014] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.021] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.028] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.035] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.042] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.050] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.058] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.065] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.073] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.080] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.088] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.095] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:39:57.102] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[14:39:57.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[14:39:57.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[14:39:57.487] <TB1>     INFO: Expecting 41600 events.
[14:40:01.359] <TB1>     INFO: 41600 events read in total (3157ms).
[14:40:01.359] <TB1>     INFO: Test took 4216ms.
[14:40:02.010] <TB1>     INFO: Expecting 41600 events.
[14:40:05.844] <TB1>     INFO: 41600 events read in total (3119ms).
[14:40:05.845] <TB1>     INFO: Test took 4181ms.
[14:40:06.494] <TB1>     INFO: Expecting 41600 events.
[14:40:10.327] <TB1>     INFO: 41600 events read in total (3118ms).
[14:40:10.328] <TB1>     INFO: Test took 4180ms.
[14:40:10.631] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:10.766] <TB1>     INFO: Expecting 2560 events.
[14:40:11.726] <TB1>     INFO: 2560 events read in total (245ms).
[14:40:11.726] <TB1>     INFO: Test took 1095ms.
[14:40:11.729] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:12.235] <TB1>     INFO: Expecting 2560 events.
[14:40:13.195] <TB1>     INFO: 2560 events read in total (245ms).
[14:40:13.196] <TB1>     INFO: Test took 1467ms.
[14:40:13.198] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:13.704] <TB1>     INFO: Expecting 2560 events.
[14:40:14.665] <TB1>     INFO: 2560 events read in total (245ms).
[14:40:14.666] <TB1>     INFO: Test took 1468ms.
[14:40:14.668] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:15.174] <TB1>     INFO: Expecting 2560 events.
[14:40:16.133] <TB1>     INFO: 2560 events read in total (243ms).
[14:40:16.133] <TB1>     INFO: Test took 1466ms.
[14:40:16.135] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:16.646] <TB1>     INFO: Expecting 2560 events.
[14:40:17.604] <TB1>     INFO: 2560 events read in total (243ms).
[14:40:17.604] <TB1>     INFO: Test took 1469ms.
[14:40:17.607] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:18.113] <TB1>     INFO: Expecting 2560 events.
[14:40:19.070] <TB1>     INFO: 2560 events read in total (243ms).
[14:40:19.070] <TB1>     INFO: Test took 1463ms.
[14:40:19.072] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:19.579] <TB1>     INFO: Expecting 2560 events.
[14:40:20.540] <TB1>     INFO: 2560 events read in total (246ms).
[14:40:20.540] <TB1>     INFO: Test took 1468ms.
[14:40:20.542] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:21.049] <TB1>     INFO: Expecting 2560 events.
[14:40:22.006] <TB1>     INFO: 2560 events read in total (242ms).
[14:40:22.006] <TB1>     INFO: Test took 1464ms.
[14:40:22.008] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:22.515] <TB1>     INFO: Expecting 2560 events.
[14:40:23.475] <TB1>     INFO: 2560 events read in total (245ms).
[14:40:23.475] <TB1>     INFO: Test took 1467ms.
[14:40:23.479] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:23.987] <TB1>     INFO: Expecting 2560 events.
[14:40:24.947] <TB1>     INFO: 2560 events read in total (245ms).
[14:40:24.947] <TB1>     INFO: Test took 1468ms.
[14:40:24.949] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:25.459] <TB1>     INFO: Expecting 2560 events.
[14:40:26.421] <TB1>     INFO: 2560 events read in total (246ms).
[14:40:26.422] <TB1>     INFO: Test took 1473ms.
[14:40:26.425] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:26.929] <TB1>     INFO: Expecting 2560 events.
[14:40:27.888] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:27.889] <TB1>     INFO: Test took 1464ms.
[14:40:27.891] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:28.398] <TB1>     INFO: Expecting 2560 events.
[14:40:29.355] <TB1>     INFO: 2560 events read in total (243ms).
[14:40:29.355] <TB1>     INFO: Test took 1464ms.
[14:40:29.358] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:29.868] <TB1>     INFO: Expecting 2560 events.
[14:40:30.827] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:30.827] <TB1>     INFO: Test took 1470ms.
[14:40:30.829] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:31.336] <TB1>     INFO: Expecting 2560 events.
[14:40:32.295] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:32.295] <TB1>     INFO: Test took 1466ms.
[14:40:32.297] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:32.803] <TB1>     INFO: Expecting 2560 events.
[14:40:33.760] <TB1>     INFO: 2560 events read in total (242ms).
[14:40:33.761] <TB1>     INFO: Test took 1464ms.
[14:40:33.764] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:34.270] <TB1>     INFO: Expecting 2560 events.
[14:40:35.231] <TB1>     INFO: 2560 events read in total (246ms).
[14:40:35.231] <TB1>     INFO: Test took 1467ms.
[14:40:35.234] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:35.740] <TB1>     INFO: Expecting 2560 events.
[14:40:36.701] <TB1>     INFO: 2560 events read in total (246ms).
[14:40:36.702] <TB1>     INFO: Test took 1468ms.
[14:40:36.704] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:37.210] <TB1>     INFO: Expecting 2560 events.
[14:40:38.171] <TB1>     INFO: 2560 events read in total (246ms).
[14:40:38.171] <TB1>     INFO: Test took 1467ms.
[14:40:38.173] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:38.680] <TB1>     INFO: Expecting 2560 events.
[14:40:39.638] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:39.638] <TB1>     INFO: Test took 1465ms.
[14:40:39.640] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:40.147] <TB1>     INFO: Expecting 2560 events.
[14:40:41.106] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:41.106] <TB1>     INFO: Test took 1466ms.
[14:40:41.110] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:41.614] <TB1>     INFO: Expecting 2560 events.
[14:40:42.572] <TB1>     INFO: 2560 events read in total (243ms).
[14:40:42.573] <TB1>     INFO: Test took 1463ms.
[14:40:42.577] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:43.082] <TB1>     INFO: Expecting 2560 events.
[14:40:44.047] <TB1>     INFO: 2560 events read in total (250ms).
[14:40:44.048] <TB1>     INFO: Test took 1471ms.
[14:40:44.050] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:44.558] <TB1>     INFO: Expecting 2560 events.
[14:40:45.515] <TB1>     INFO: 2560 events read in total (242ms).
[14:40:45.515] <TB1>     INFO: Test took 1465ms.
[14:40:45.519] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:46.024] <TB1>     INFO: Expecting 2560 events.
[14:40:46.984] <TB1>     INFO: 2560 events read in total (245ms).
[14:40:46.985] <TB1>     INFO: Test took 1467ms.
[14:40:46.987] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:47.493] <TB1>     INFO: Expecting 2560 events.
[14:40:48.454] <TB1>     INFO: 2560 events read in total (246ms).
[14:40:48.454] <TB1>     INFO: Test took 1467ms.
[14:40:48.457] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:48.966] <TB1>     INFO: Expecting 2560 events.
[14:40:49.926] <TB1>     INFO: 2560 events read in total (245ms).
[14:40:49.927] <TB1>     INFO: Test took 1470ms.
[14:40:49.931] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:50.439] <TB1>     INFO: Expecting 2560 events.
[14:40:51.397] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:51.398] <TB1>     INFO: Test took 1467ms.
[14:40:51.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:51.906] <TB1>     INFO: Expecting 2560 events.
[14:40:52.865] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:52.865] <TB1>     INFO: Test took 1465ms.
[14:40:52.867] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:53.377] <TB1>     INFO: Expecting 2560 events.
[14:40:54.334] <TB1>     INFO: 2560 events read in total (243ms).
[14:40:54.337] <TB1>     INFO: Test took 1470ms.
[14:40:54.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:54.843] <TB1>     INFO: Expecting 2560 events.
[14:40:55.801] <TB1>     INFO: 2560 events read in total (243ms).
[14:40:55.801] <TB1>     INFO: Test took 1462ms.
[14:40:55.806] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:56.310] <TB1>     INFO: Expecting 2560 events.
[14:40:57.266] <TB1>     INFO: 2560 events read in total (241ms).
[14:40:57.266] <TB1>     INFO: Test took 1461ms.
[14:40:58.297] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 477 seconds
[14:40:58.297] <TB1>     INFO: PH scale (per ROC):    79  82  94  83  80  84  80  80  77  79  74  75  76  77  70  70
[14:40:58.298] <TB1>     INFO: PH offset (per ROC):  159 161 167 175 176 174 158 161 172 174 167 177 160 171 176 179
[14:40:58.471] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:40:58.474] <TB1>     INFO: ######################################################################
[14:40:58.474] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:40:58.474] <TB1>     INFO: ######################################################################
[14:40:58.474] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:40:58.487] <TB1>     INFO: scanning low vcal = 10
[14:40:58.831] <TB1>     INFO: Expecting 41600 events.
[14:41:02.565] <TB1>     INFO: 41600 events read in total (3019ms).
[14:41:02.566] <TB1>     INFO: Test took 4079ms.
[14:41:02.568] <TB1>     INFO: scanning low vcal = 20
[14:41:03.074] <TB1>     INFO: Expecting 41600 events.
[14:41:06.795] <TB1>     INFO: 41600 events read in total (3006ms).
[14:41:06.795] <TB1>     INFO: Test took 4227ms.
[14:41:06.797] <TB1>     INFO: scanning low vcal = 30
[14:41:07.303] <TB1>     INFO: Expecting 41600 events.
[14:41:11.041] <TB1>     INFO: 41600 events read in total (3023ms).
[14:41:11.042] <TB1>     INFO: Test took 4245ms.
[14:41:11.044] <TB1>     INFO: scanning low vcal = 40
[14:41:11.546] <TB1>     INFO: Expecting 41600 events.
[14:41:15.811] <TB1>     INFO: 41600 events read in total (3550ms).
[14:41:15.812] <TB1>     INFO: Test took 4768ms.
[14:41:15.816] <TB1>     INFO: scanning low vcal = 50
[14:41:16.230] <TB1>     INFO: Expecting 41600 events.
[14:41:20.501] <TB1>     INFO: 41600 events read in total (3556ms).
[14:41:20.502] <TB1>     INFO: Test took 4686ms.
[14:41:20.506] <TB1>     INFO: scanning low vcal = 60
[14:41:20.921] <TB1>     INFO: Expecting 41600 events.
[14:41:25.209] <TB1>     INFO: 41600 events read in total (3573ms).
[14:41:25.210] <TB1>     INFO: Test took 4704ms.
[14:41:25.213] <TB1>     INFO: scanning low vcal = 70
[14:41:25.629] <TB1>     INFO: Expecting 41600 events.
[14:41:29.893] <TB1>     INFO: 41600 events read in total (3549ms).
[14:41:29.893] <TB1>     INFO: Test took 4680ms.
[14:41:29.896] <TB1>     INFO: scanning low vcal = 80
[14:41:30.314] <TB1>     INFO: Expecting 41600 events.
[14:41:34.611] <TB1>     INFO: 41600 events read in total (3582ms).
[14:41:34.611] <TB1>     INFO: Test took 4715ms.
[14:41:34.615] <TB1>     INFO: scanning low vcal = 90
[14:41:35.028] <TB1>     INFO: Expecting 41600 events.
[14:41:39.319] <TB1>     INFO: 41600 events read in total (3574ms).
[14:41:39.320] <TB1>     INFO: Test took 4705ms.
[14:41:39.327] <TB1>     INFO: scanning low vcal = 100
[14:41:39.740] <TB1>     INFO: Expecting 41600 events.
[14:41:44.160] <TB1>     INFO: 41600 events read in total (3704ms).
[14:41:44.161] <TB1>     INFO: Test took 4834ms.
[14:41:44.164] <TB1>     INFO: scanning low vcal = 110
[14:41:44.582] <TB1>     INFO: Expecting 41600 events.
[14:41:48.850] <TB1>     INFO: 41600 events read in total (3553ms).
[14:41:48.850] <TB1>     INFO: Test took 4686ms.
[14:41:48.853] <TB1>     INFO: scanning low vcal = 120
[14:41:49.272] <TB1>     INFO: Expecting 41600 events.
[14:41:53.550] <TB1>     INFO: 41600 events read in total (3564ms).
[14:41:53.550] <TB1>     INFO: Test took 4697ms.
[14:41:53.555] <TB1>     INFO: scanning low vcal = 130
[14:41:53.968] <TB1>     INFO: Expecting 41600 events.
[14:41:58.266] <TB1>     INFO: 41600 events read in total (3583ms).
[14:41:58.268] <TB1>     INFO: Test took 4713ms.
[14:41:58.272] <TB1>     INFO: scanning low vcal = 140
[14:41:58.689] <TB1>     INFO: Expecting 41600 events.
[14:42:02.974] <TB1>     INFO: 41600 events read in total (3570ms).
[14:42:02.974] <TB1>     INFO: Test took 4702ms.
[14:42:02.977] <TB1>     INFO: scanning low vcal = 150
[14:42:03.396] <TB1>     INFO: Expecting 41600 events.
[14:42:07.668] <TB1>     INFO: 41600 events read in total (3557ms).
[14:42:07.669] <TB1>     INFO: Test took 4692ms.
[14:42:07.672] <TB1>     INFO: scanning low vcal = 160
[14:42:08.089] <TB1>     INFO: Expecting 41600 events.
[14:42:12.358] <TB1>     INFO: 41600 events read in total (3554ms).
[14:42:12.359] <TB1>     INFO: Test took 4687ms.
[14:42:12.363] <TB1>     INFO: scanning low vcal = 170
[14:42:12.780] <TB1>     INFO: Expecting 41600 events.
[14:42:17.075] <TB1>     INFO: 41600 events read in total (3580ms).
[14:42:17.075] <TB1>     INFO: Test took 4712ms.
[14:42:17.080] <TB1>     INFO: scanning low vcal = 180
[14:42:17.494] <TB1>     INFO: Expecting 41600 events.
[14:42:21.769] <TB1>     INFO: 41600 events read in total (3560ms).
[14:42:21.770] <TB1>     INFO: Test took 4690ms.
[14:42:21.773] <TB1>     INFO: scanning low vcal = 190
[14:42:22.190] <TB1>     INFO: Expecting 41600 events.
[14:42:26.479] <TB1>     INFO: 41600 events read in total (3575ms).
[14:42:26.480] <TB1>     INFO: Test took 4707ms.
[14:42:26.482] <TB1>     INFO: scanning low vcal = 200
[14:42:26.902] <TB1>     INFO: Expecting 41600 events.
[14:42:31.187] <TB1>     INFO: 41600 events read in total (3570ms).
[14:42:31.188] <TB1>     INFO: Test took 4706ms.
[14:42:31.191] <TB1>     INFO: scanning low vcal = 210
[14:42:31.610] <TB1>     INFO: Expecting 41600 events.
[14:42:35.902] <TB1>     INFO: 41600 events read in total (3576ms).
[14:42:35.903] <TB1>     INFO: Test took 4712ms.
[14:42:35.906] <TB1>     INFO: scanning low vcal = 220
[14:42:36.324] <TB1>     INFO: Expecting 41600 events.
[14:42:40.613] <TB1>     INFO: 41600 events read in total (3575ms).
[14:42:40.614] <TB1>     INFO: Test took 4708ms.
[14:42:40.617] <TB1>     INFO: scanning low vcal = 230
[14:42:41.032] <TB1>     INFO: Expecting 41600 events.
[14:42:45.311] <TB1>     INFO: 41600 events read in total (3564ms).
[14:42:45.312] <TB1>     INFO: Test took 4695ms.
[14:42:45.315] <TB1>     INFO: scanning low vcal = 240
[14:42:45.730] <TB1>     INFO: Expecting 41600 events.
[14:42:50.018] <TB1>     INFO: 41600 events read in total (3573ms).
[14:42:50.019] <TB1>     INFO: Test took 4704ms.
[14:42:50.022] <TB1>     INFO: scanning low vcal = 250
[14:42:50.438] <TB1>     INFO: Expecting 41600 events.
[14:42:54.727] <TB1>     INFO: 41600 events read in total (3574ms).
[14:42:54.728] <TB1>     INFO: Test took 4706ms.
[14:42:54.732] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:42:55.149] <TB1>     INFO: Expecting 41600 events.
[14:42:59.430] <TB1>     INFO: 41600 events read in total (3566ms).
[14:42:59.433] <TB1>     INFO: Test took 4701ms.
[14:42:59.436] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:42:59.854] <TB1>     INFO: Expecting 41600 events.
[14:43:04.137] <TB1>     INFO: 41600 events read in total (3568ms).
[14:43:04.137] <TB1>     INFO: Test took 4701ms.
[14:43:04.141] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:43:04.557] <TB1>     INFO: Expecting 41600 events.
[14:43:08.841] <TB1>     INFO: 41600 events read in total (3569ms).
[14:43:08.842] <TB1>     INFO: Test took 4701ms.
[14:43:08.845] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:43:09.260] <TB1>     INFO: Expecting 41600 events.
[14:43:13.551] <TB1>     INFO: 41600 events read in total (3576ms).
[14:43:13.552] <TB1>     INFO: Test took 4707ms.
[14:43:13.555] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:43:13.972] <TB1>     INFO: Expecting 41600 events.
[14:43:18.265] <TB1>     INFO: 41600 events read in total (3578ms).
[14:43:18.266] <TB1>     INFO: Test took 4711ms.
[14:43:18.827] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:43:18.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:43:18.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:43:18.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:43:18.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:43:18.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:43:18.832] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:43:18.832] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:43:18.832] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:43:18.832] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:43:18.833] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:43:18.833] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:43:18.833] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:43:18.833] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:43:18.834] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:43:18.834] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:43:18.834] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:43:57.696] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:43:57.696] <TB1>     INFO: non-linearity mean:  0.960 0.958 0.960 0.952 0.956 0.952 0.945 0.957 0.956 0.960 0.958 0.956 0.956 0.953 0.958 0.959
[14:43:57.696] <TB1>     INFO: non-linearity RMS:   0.006 0.007 0.005 0.007 0.006 0.006 0.005 0.005 0.006 0.006 0.006 0.006 0.007 0.006 0.007 0.006
[14:43:57.696] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:43:57.718] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:43:57.740] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:43:57.762] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:43:57.784] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:43:57.807] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:43:57.829] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:43:57.851] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:43:57.873] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:43:57.895] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:43:57.917] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:43:57.939] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:43:57.961] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:43:57.983] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:43:58.005] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:43:58.027] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-43_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:43:58.049] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:43:58.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:43:58.056] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:43:58.056] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:43:58.059] <TB1>     INFO: ######################################################################
[14:43:58.059] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:43:58.059] <TB1>     INFO: ######################################################################
[14:43:58.062] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:43:58.072] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:58.072] <TB1>     INFO:     run 1 of 1
[14:43:58.072] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:58.420] <TB1>     INFO: Expecting 3120000 events.
[14:44:49.365] <TB1>     INFO: 1247115 events read in total (50231ms).
[14:45:36.347] <TB1>     INFO: 2488985 events read in total (97213ms).
[14:46:01.551] <TB1>     INFO: 3120000 events read in total (122418ms).
[14:46:01.597] <TB1>     INFO: Test took 123526ms.
[14:46:01.679] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:01.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:03.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:04.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:06.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:07.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:09.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:10.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:11.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:13.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:14.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:16.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:17.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:19.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:20.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:22.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:23.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:25.021] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365133824
[14:46:25.053] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:46:25.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9078, RMS = 1.30597
[14:46:25.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:46:25.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:46:25.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9402, RMS = 1.16636
[14:46:25.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:25.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:46:25.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.1798, RMS = 2.13268
[14:46:25.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:46:25.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:46:25.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.0895, RMS = 2.01596
[14:46:25.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:46:25.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:46:25.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9922, RMS = 1.66842
[14:46:25.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:46:25.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:46:25.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1239, RMS = 1.64075
[14:46:25.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:25.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:46:25.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5706, RMS = 1.53732
[14:46:25.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:46:25.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:46:25.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8839, RMS = 1.56236
[14:46:25.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:46:25.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:46:25.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.622, RMS = 2.54607
[14:46:25.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:46:25.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:46:25.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4785, RMS = 2.3182
[14:46:25.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:46:25.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:46:25.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3826, RMS = 1.8208
[14:46:25.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:46:25.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:46:25.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.675, RMS = 1.75302
[14:46:25.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:25.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:46:25.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.617, RMS = 1.58338
[14:46:25.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:46:25.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:46:25.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9416, RMS = 1.70889
[14:46:25.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:25.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:46:25.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5143, RMS = 2.29545
[14:46:25.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:46:25.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:46:25.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9146, RMS = 1.90336
[14:46:25.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:46:25.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:46:25.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4053, RMS = 1.40655
[14:46:25.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:46:25.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:46:25.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3945, RMS = 1.24119
[14:46:25.065] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:46:25.066] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:46:25.066] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8147, RMS = 1.33593
[14:46:25.066] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:46:25.066] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:46:25.066] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.359, RMS = 1.38444
[14:46:25.066] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:46:25.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:46:25.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3135, RMS = 1.35556
[14:46:25.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:46:25.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:46:25.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.714, RMS = 1.62186
[14:46:25.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:25.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:46:25.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6211, RMS = 1.7038
[14:46:25.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:46:25.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:46:25.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0256, RMS = 1.24749
[14:46:25.069] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:46:25.070] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:46:25.070] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7688, RMS = 1.89763
[14:46:25.070] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:46:25.070] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:46:25.070] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6219, RMS = 1.74755
[14:46:25.070] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:46:25.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:46:25.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8872, RMS = 1.58939
[14:46:25.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:46:25.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:46:25.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8085, RMS = 1.57166
[14:46:25.071] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:46:25.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:46:25.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6985, RMS = 1.57693
[14:46:25.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:46:25.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:46:25.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.514, RMS = 1.25857
[14:46:25.072] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:46:25.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:46:25.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.233, RMS = 1.76045
[14:46:25.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:46:25.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:46:25.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6656, RMS = 1.53176
[14:46:25.074] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:46:25.076] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[14:46:25.077] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:46:25.077] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:46:25.172] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:46:25.172] <TB1>     INFO: enter test to run
[14:46:25.172] <TB1>     INFO:   test:  no parameter change
[14:46:25.173] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 397.1mA
[14:46:25.174] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.1mA
[14:46:25.175] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[14:46:25.175] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:46:25.657] <TB1>    QUIET: Connection to board 26 closed.
[14:46:25.658] <TB1>     INFO: pXar: this is the end, my friend
[14:46:25.658] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
