module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  );
    
    assign out = (~a&~d)|((c&d)&b)|((a&~b)&d)|((~c&~d)&~b)|(~b&(~c&d));

endmodule
