03:46:27 INFO  : Registering command handlers for SDK TCF services
03:46:28 INFO  : Launching XSCT server: xsct.bat -interactive E:\SoC\04_ZynqLab01\ZynqLab03\ZynqLab03.sdk\temp_xsdb_launch_script.tcl
03:46:30 INFO  : XSCT server has started successfully.
03:46:30 INFO  : Successfully done setting XSCT server connection channel  
03:46:30 INFO  : Successfully done setting SDK workspace  
03:46:30 INFO  : Processing command line option -hwspec E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf.
03:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:51:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:51:40 INFO  : 'jtag frequency' command is executed.
03:51:40 INFO  : Sourcing of 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:51:40 INFO  : Context for 'APU' is selected.
03:51:41 INFO  : System reset is completed.
03:51:44 INFO  : 'after 3000' command is executed.
03:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:51:46 INFO  : FPGA configured successfully with bitstream "E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:51:46 INFO  : Context for 'APU' is selected.
03:51:46 INFO  : Hardware design information is loaded from 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:51:46 INFO  : Context for 'APU' is selected.
03:51:46 INFO  : 'ps7_init' command is executed.
03:51:46 INFO  : 'ps7_post_config' command is executed.
03:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:46 INFO  : The application 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:51:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:51:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

03:51:47 INFO  : Memory regions updated for context APU
03:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:47 INFO  : 'con' command is executed.
03:51:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:51:47 INFO  : Launch script is exported to file 'E:\SoC\04_ZynqLab01\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
03:58:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1729450689005,  Project:1729449968794
03:58:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:58:30 INFO  : Copied contents of E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:58:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:58:34 INFO  : 
03:58:34 INFO  : Updating hardware inferred compiler options for ZynqLab03.
03:58:34 INFO  : Clearing existing target manager status.
03:58:34 INFO  : Closing and re-opening the MSS file of ther project ZynqLab03_bsp
03:58:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:58:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:59:47 INFO  : Disconnected from the channel tcfchan#1.
03:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:59:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:59:48 INFO  : 'jtag frequency' command is executed.
03:59:48 INFO  : Sourcing of 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:59:48 INFO  : Context for 'APU' is selected.
03:59:48 INFO  : System reset is completed.
03:59:51 INFO  : 'after 3000' command is executed.
03:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:59:53 INFO  : FPGA configured successfully with bitstream "E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:59:53 INFO  : Context for 'APU' is selected.
03:59:53 INFO  : Hardware design information is loaded from 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
03:59:54 INFO  : Context for 'APU' is selected.
03:59:54 INFO  : 'ps7_init' command is executed.
03:59:54 INFO  : 'ps7_post_config' command is executed.
03:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:54 INFO  : The application 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
03:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

03:59:54 INFO  : Memory regions updated for context APU
03:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:54 INFO  : 'con' command is executed.
03:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:59:54 INFO  : Launch script is exported to file 'E:\SoC\04_ZynqLab01\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
04:00:44 INFO  : Disconnected from the channel tcfchan#2.
04:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:00:45 INFO  : 'jtag frequency' command is executed.
04:00:45 INFO  : Sourcing of 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:00:46 INFO  : Context for 'APU' is selected.
04:00:46 INFO  : System reset is completed.
04:00:49 INFO  : 'after 3000' command is executed.
04:00:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:00:51 INFO  : FPGA configured successfully with bitstream "E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:00:51 INFO  : Context for 'APU' is selected.
04:00:52 INFO  : Hardware design information is loaded from 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:00:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:00:52 INFO  : Context for 'APU' is selected.
04:00:53 INFO  : 'ps7_init' command is executed.
04:00:53 INFO  : 'ps7_post_config' command is executed.
04:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:53 INFO  : The application 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:00:53 INFO  : 'configparams force-mem-access 0' command is executed.
04:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

04:00:53 INFO  : Memory regions updated for context APU
04:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:53 INFO  : 'con' command is executed.
04:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:00:53 INFO  : Launch script is exported to file 'E:\SoC\04_ZynqLab01\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
04:01:09 INFO  : Disconnected from the channel tcfchan#3.
04:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:01:10 INFO  : 'jtag frequency' command is executed.
04:01:10 INFO  : Sourcing of 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:01:10 INFO  : Context for 'APU' is selected.
04:01:10 INFO  : System reset is completed.
04:01:13 INFO  : 'after 3000' command is executed.
04:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:01:16 INFO  : FPGA configured successfully with bitstream "E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:01:16 INFO  : Context for 'APU' is selected.
04:01:16 INFO  : Hardware design information is loaded from 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:01:16 INFO  : 'configparams force-mem-access 1' command is executed.
04:01:16 INFO  : Context for 'APU' is selected.
04:01:16 INFO  : 'ps7_init' command is executed.
04:01:16 INFO  : 'ps7_post_config' command is executed.
04:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:16 INFO  : The application 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
04:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

04:01:16 INFO  : Memory regions updated for context APU
04:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:16 INFO  : 'con' command is executed.
04:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:01:16 INFO  : Launch script is exported to file 'E:\SoC\04_ZynqLab01\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
04:28:54 INFO  : Disconnected from the channel tcfchan#4.
04:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:28:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:28:55 INFO  : 'jtag frequency' command is executed.
04:28:55 INFO  : Sourcing of 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:28:55 INFO  : Context for 'APU' is selected.
04:28:55 INFO  : System reset is completed.
04:28:58 INFO  : 'after 3000' command is executed.
04:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:29:00 INFO  : FPGA configured successfully with bitstream "E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:29:00 INFO  : Context for 'APU' is selected.
04:29:00 INFO  : Hardware design information is loaded from 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
04:29:00 INFO  : Context for 'APU' is selected.
04:29:01 INFO  : 'ps7_init' command is executed.
04:29:01 INFO  : 'ps7_post_config' command is executed.
04:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:01 INFO  : The application 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
04:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

04:29:01 INFO  : Memory regions updated for context APU
04:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:01 INFO  : 'con' command is executed.
04:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:29:01 INFO  : Launch script is exported to file 'E:\SoC\04_ZynqLab01\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
04:36:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1729452938569,  Project:1729450689005
04:36:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:36:13 INFO  : Copied contents of E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:36:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:36:18 INFO  : 
04:36:19 INFO  : Updating hardware inferred compiler options for ZynqLab03.
04:36:19 INFO  : Clearing existing target manager status.
04:36:19 INFO  : Closing and re-opening the MSS file of ther project ZynqLab03_bsp
04:36:19 INFO  : Closing and re-opening the MSS file of ther project ZynqLab03_bsp
04:36:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:36:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:37:24 INFO  : Disconnected from the channel tcfchan#5.
04:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:37:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:37:25 INFO  : 'jtag frequency' command is executed.
04:37:25 INFO  : Sourcing of 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:37:25 INFO  : Context for 'APU' is selected.
04:37:25 INFO  : System reset is completed.
04:37:28 INFO  : 'after 3000' command is executed.
04:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:37:31 INFO  : FPGA configured successfully with bitstream "E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:37:31 INFO  : Context for 'APU' is selected.
04:37:31 INFO  : Hardware design information is loaded from 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:37:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:37:31 INFO  : Context for 'APU' is selected.
04:37:31 INFO  : 'ps7_init' command is executed.
04:37:31 INFO  : 'ps7_post_config' command is executed.
04:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:31 INFO  : The application 'E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/SoC/04_ZynqLab01/ZynqLab03/ZynqLab03.sdk/ZynqLab03/Debug/ZynqLab03.elf
configparams force-mem-access 0
----------------End of Script----------------

04:37:31 INFO  : Memory regions updated for context APU
04:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:31 INFO  : 'con' command is executed.
04:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:37:31 INFO  : Launch script is exported to file 'E:\SoC\04_ZynqLab01\ZynqLab03\ZynqLab03.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab03.elf_on_local.tcl'
