21:22:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
21:22:52 INFO  : XSCT server has started successfully.
21:22:52 INFO  : Successfully done setting XSCT server connection channel  
21:22:52 INFO  : plnx-install-location is set to ''
21:22:52 INFO  : Successfully done setting workspace for the tool. 
21:22:52 INFO  : Successfully done query RDI_DATADIR 
21:22:53 INFO  : Registering command handlers for Vitis TCF services
00:02:11 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss"
00:02:11 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:08:10 INFO  : Hardware specification for platform project 'Pcam2019_send' is updated.
00:08:15 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss"
00:08:16 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:09:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:14:19 INFO  : (SwPlatform)  Successfully done add_library 
00:14:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:14:42 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:02 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:07 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:32 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:18 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:29 INFO  : (SwPlatform) Successfully done update_mss 
00:16:30 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:18:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:18:35 INFO  : Updating application flags with new BSP settings...
00:18:36 INFO  : Successfully updated application flags for project Pcam2019_send_app.
00:21:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:21:47 INFO  : 'jtag frequency' command is executed.
00:21:47 INFO  : Context for 'APU' is selected.
00:21:47 INFO  : System reset is completed.
00:21:50 INFO  : 'after 3000' command is executed.
00:21:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:21:52 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:21:52 INFO  : Context for 'APU' is selected.
00:21:52 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:52 INFO  : Context for 'APU' is selected.
00:21:52 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:21:53 INFO  : 'ps7_init' command is executed.
00:21:53 INFO  : 'ps7_post_config' command is executed.
00:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:54 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:55 INFO  : Memory regions updated for context APU
00:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:55 INFO  : 'con' command is executed.
00:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:21:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
00:28:49 INFO  : Disconnected from the channel tcfchan#5.
00:41:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
00:41:50 INFO  : XSCT server has started successfully.
00:41:50 INFO  : Successfully done setting XSCT server connection channel  
00:41:50 INFO  : plnx-install-location is set to ''
00:41:50 INFO  : Successfully done setting workspace for the tool. 
00:41:51 INFO  : Successfully done query RDI_DATADIR 
00:41:51 INFO  : Registering command handlers for Vitis TCF services
00:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:42:32 INFO  : 'jtag frequency' command is executed.
00:42:32 INFO  : Context for 'APU' is selected.
00:42:32 INFO  : System reset is completed.
00:42:35 INFO  : 'after 3000' command is executed.
00:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:42:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:42:38 INFO  : Context for 'APU' is selected.
00:42:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:38 INFO  : Context for 'APU' is selected.
00:42:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:42:38 INFO  : 'ps7_init' command is executed.
00:42:38 INFO  : 'ps7_post_config' command is executed.
00:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:40 INFO  : Memory regions updated for context APU
00:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:40 INFO  : 'con' command is executed.
00:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:42:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:49:33 INFO  : Disconnected from the channel tcfchan#1.
00:53:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
00:53:29 INFO  : XSCT server has started successfully.
00:53:29 INFO  : Successfully done setting XSCT server connection channel  
00:53:29 INFO  : plnx-install-location is set to ''
00:53:29 INFO  : Successfully done setting workspace for the tool. 
00:53:30 INFO  : Successfully done query RDI_DATADIR 
00:53:31 INFO  : Registering command handlers for Vitis TCF services
00:54:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:54:23 INFO  : 'jtag frequency' command is executed.
00:54:23 INFO  : Context for 'APU' is selected.
00:54:23 INFO  : System reset is completed.
00:54:26 INFO  : 'after 3000' command is executed.
00:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:54:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:54:29 INFO  : Context for 'APU' is selected.
00:54:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:29 INFO  : Context for 'APU' is selected.
00:54:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:54:29 INFO  : 'ps7_init' command is executed.
00:54:29 INFO  : 'ps7_post_config' command is executed.
00:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:31 INFO  : Memory regions updated for context APU
00:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:31 INFO  : 'con' command is executed.
00:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:54:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
00:58:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:13:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:16:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:16:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:19:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:23:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:23:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:33:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:34:39 INFO  : Disconnected from the channel tcfchan#2.
01:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:34:40 INFO  : 'jtag frequency' command is executed.
01:34:40 INFO  : Context for 'APU' is selected.
01:34:40 INFO  : System reset is completed.
01:34:43 INFO  : 'after 3000' command is executed.
01:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:34:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:34:46 INFO  : Context for 'APU' is selected.
01:34:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:46 INFO  : Context for 'APU' is selected.
01:34:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:34:46 INFO  : 'ps7_init' command is executed.
01:34:46 INFO  : 'ps7_post_config' command is executed.
01:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:48 INFO  : Memory regions updated for context APU
01:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:48 INFO  : 'con' command is executed.
01:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:34:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:39:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:39:17 INFO  : Disconnected from the channel tcfchan#11.
01:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:39:19 INFO  : 'jtag frequency' command is executed.
01:39:19 INFO  : Context for 'APU' is selected.
01:39:19 INFO  : System reset is completed.
01:39:22 INFO  : 'after 3000' command is executed.
01:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:39:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:39:24 INFO  : Context for 'APU' is selected.
01:39:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:24 INFO  : Context for 'APU' is selected.
01:39:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:39:25 INFO  : 'ps7_init' command is executed.
01:39:25 INFO  : 'ps7_post_config' command is executed.
01:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:26 INFO  : Memory regions updated for context APU
01:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:27 INFO  : 'con' command is executed.
01:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:39:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:42:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:42:15 INFO  : Disconnected from the channel tcfchan#13.
01:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:42:16 INFO  : 'jtag frequency' command is executed.
01:42:16 INFO  : Context for 'APU' is selected.
01:42:16 INFO  : System reset is completed.
01:42:19 INFO  : 'after 3000' command is executed.
01:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:42:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:42:22 INFO  : 'ps7_init' command is executed.
01:42:22 INFO  : 'ps7_post_config' command is executed.
01:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:24 INFO  : Memory regions updated for context APU
01:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:24 INFO  : 'con' command is executed.
01:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:42:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:42:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:43:02 INFO  : Disconnected from the channel tcfchan#15.
01:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:43:03 INFO  : 'jtag frequency' command is executed.
01:43:03 INFO  : Context for 'APU' is selected.
01:43:03 INFO  : System reset is completed.
01:43:06 INFO  : 'after 3000' command is executed.
01:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:43:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:43:09 INFO  : Context for 'APU' is selected.
01:43:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:09 INFO  : Context for 'APU' is selected.
01:43:09 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:43:09 INFO  : 'ps7_init' command is executed.
01:43:09 INFO  : 'ps7_post_config' command is executed.
01:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:11 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:11 INFO  : Memory regions updated for context APU
01:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:11 INFO  : 'con' command is executed.
01:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:47:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:49:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:50:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:52:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:52:37 INFO  : Disconnected from the channel tcfchan#17.
01:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:52:38 INFO  : 'jtag frequency' command is executed.
01:52:38 INFO  : Context for 'APU' is selected.
01:52:38 INFO  : System reset is completed.
01:52:41 INFO  : 'after 3000' command is executed.
01:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:52:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:52:44 INFO  : Context for 'APU' is selected.
01:52:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:44 INFO  : Context for 'APU' is selected.
01:52:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:52:44 INFO  : 'ps7_init' command is executed.
01:52:44 INFO  : 'ps7_post_config' command is executed.
01:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:46 INFO  : Memory regions updated for context APU
01:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:46 INFO  : 'con' command is executed.
01:52:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:52:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:53:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:54:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:54:39 INFO  : Disconnected from the channel tcfchan#22.
01:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:54:40 INFO  : 'jtag frequency' command is executed.
01:54:41 INFO  : Context for 'APU' is selected.
01:54:41 INFO  : System reset is completed.
01:54:44 INFO  : 'after 3000' command is executed.
01:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:54:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:54:46 INFO  : Context for 'APU' is selected.
01:54:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:46 INFO  : Context for 'APU' is selected.
01:54:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:54:47 INFO  : 'ps7_init' command is executed.
01:54:47 INFO  : 'ps7_post_config' command is executed.
01:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:48 INFO  : Memory regions updated for context APU
01:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:48 INFO  : 'con' command is executed.
01:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:54:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:58:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:58:46 INFO  : Disconnected from the channel tcfchan#25.
01:58:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:58:47 INFO  : 'jtag frequency' command is executed.
01:58:47 INFO  : Context for 'APU' is selected.
01:58:47 INFO  : System reset is completed.
01:58:50 INFO  : 'after 3000' command is executed.
01:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:58:53 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:58:53 INFO  : Context for 'APU' is selected.
01:58:53 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:53 INFO  : Context for 'APU' is selected.
01:58:53 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:58:53 INFO  : 'ps7_init' command is executed.
01:58:53 INFO  : 'ps7_post_config' command is executed.
01:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:55 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:55 INFO  : Memory regions updated for context APU
01:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:55 INFO  : 'con' command is executed.
01:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:58:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
02:00:17 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:00:26 INFO  : Disconnected from the channel tcfchan#27.
02:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:00:27 INFO  : 'jtag frequency' command is executed.
02:00:27 INFO  : Context for 'APU' is selected.
02:00:27 INFO  : System reset is completed.
02:00:30 INFO  : 'after 3000' command is executed.
02:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:00:33 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:00:33 INFO  : Context for 'APU' is selected.
02:00:33 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:33 INFO  : Context for 'APU' is selected.
02:00:33 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:00:33 INFO  : 'ps7_init' command is executed.
02:00:33 INFO  : 'ps7_post_config' command is executed.
02:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:35 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:00:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:35 INFO  : Memory regions updated for context APU
02:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:35 INFO  : 'con' command is executed.
02:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:00:35 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
02:02:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:02:14 INFO  : Disconnected from the channel tcfchan#29.
02:02:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:02:15 INFO  : 'jtag frequency' command is executed.
02:02:15 INFO  : Context for 'APU' is selected.
02:02:15 INFO  : System reset is completed.
02:02:18 INFO  : 'after 3000' command is executed.
02:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:02:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:02:21 INFO  : Context for 'APU' is selected.
02:02:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:21 INFO  : Context for 'APU' is selected.
02:02:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:02:21 INFO  : 'ps7_init' command is executed.
02:02:21 INFO  : 'ps7_post_config' command is executed.
02:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:23 INFO  : Memory regions updated for context APU
02:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:23 INFO  : 'con' command is executed.
02:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:02:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
02:07:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:07:13 INFO  : Disconnected from the channel tcfchan#31.
02:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:07:14 INFO  : 'jtag frequency' command is executed.
02:07:14 INFO  : Context for 'APU' is selected.
02:07:14 INFO  : System reset is completed.
02:07:17 INFO  : 'after 3000' command is executed.
02:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:07:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:07:20 INFO  : Context for 'APU' is selected.
02:07:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:20 INFO  : Context for 'APU' is selected.
02:07:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:07:20 INFO  : 'ps7_init' command is executed.
02:07:20 INFO  : 'ps7_post_config' command is executed.
02:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:22 INFO  : Memory regions updated for context APU
02:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:22 INFO  : 'con' command is executed.
02:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:07:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
02:09:13 INFO  : Disconnected from the channel tcfchan#33.
17:54:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
17:54:33 INFO  : XSCT server has started successfully.
17:54:33 INFO  : plnx-install-location is set to ''
17:54:33 INFO  : Successfully done setting XSCT server connection channel  
17:54:33 INFO  : Successfully done setting workspace for the tool. 
17:54:35 INFO  : Successfully done query RDI_DATADIR 
17:54:35 INFO  : Registering command handlers for Vitis TCF services
17:58:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
17:58:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

17:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:59:07 INFO  : 'jtag frequency' command is executed.
17:59:07 INFO  : Context for 'APU' is selected.
17:59:07 INFO  : System reset is completed.
17:59:10 INFO  : 'after 3000' command is executed.
17:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:59:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
17:59:13 INFO  : Context for 'APU' is selected.
17:59:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
17:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:13 INFO  : Context for 'APU' is selected.
17:59:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
17:59:13 INFO  : 'ps7_init' command is executed.
17:59:13 INFO  : 'ps7_post_config' command is executed.
17:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:15 INFO  : Memory regions updated for context APU
17:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:15 INFO  : 'con' command is executed.
17:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
18:09:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
18:09:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

18:29:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
18:29:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

18:30:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
18:30:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

18:32:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
18:32:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:27:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:27:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:27:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:27:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:28:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:28:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:29:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:29:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:29:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:29:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:29:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:30:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:30:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:48:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:48:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:49:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:49:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:53:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:53:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:53:36 INFO  : Disconnected from the channel tcfchan#2.
20:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:53:46 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:53:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:54:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:54:08 INFO  : 'jtag frequency' command is executed.
20:54:08 INFO  : Context for 'APU' is selected.
20:54:09 INFO  : System reset is completed.
20:54:12 INFO  : 'after 3000' command is executed.
20:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:54:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:54:14 INFO  : Context for 'APU' is selected.
20:54:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:14 INFO  : Context for 'APU' is selected.
20:54:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:54:15 INFO  : 'ps7_init' command is executed.
20:54:15 INFO  : 'ps7_post_config' command is executed.
20:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:16 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:16 INFO  : Memory regions updated for context APU
20:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:16 INFO  : 'con' command is executed.
20:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:54:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:54:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:54:45 INFO  : Disconnected from the channel tcfchan#17.
20:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:54:46 INFO  : 'jtag frequency' command is executed.
20:54:46 INFO  : Context for 'APU' is selected.
20:54:46 INFO  : System reset is completed.
20:54:49 INFO  : 'after 3000' command is executed.
20:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:54:51 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:54:51 INFO  : Context for 'APU' is selected.
20:54:55 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:55 INFO  : Context for 'APU' is selected.
20:54:55 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:54:55 INFO  : 'ps7_init' command is executed.
20:54:55 INFO  : 'ps7_post_config' command is executed.
20:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:57 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:57 INFO  : Memory regions updated for context APU
20:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:57 INFO  : 'con' command is executed.
20:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:13:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:13:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:13:35 INFO  : Disconnected from the channel tcfchan#20.
21:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:13:36 INFO  : 'jtag frequency' command is executed.
21:13:36 INFO  : Context for 'APU' is selected.
21:13:36 INFO  : System reset is completed.
21:13:39 INFO  : 'after 3000' command is executed.
21:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:13:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:13:41 INFO  : Context for 'APU' is selected.
21:13:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:46 INFO  : Context for 'APU' is selected.
21:13:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:13:46 INFO  : 'ps7_init' command is executed.
21:13:46 INFO  : 'ps7_post_config' command is executed.
21:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:48 INFO  : Memory regions updated for context APU
21:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:48 INFO  : 'con' command is executed.
21:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:24:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:24:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:24:31 INFO  : Disconnected from the channel tcfchan#22.
21:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:24:31 INFO  : 'jtag frequency' command is executed.
21:24:31 INFO  : Context for 'APU' is selected.
21:24:31 INFO  : System reset is completed.
21:24:34 INFO  : 'after 3000' command is executed.
21:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:24:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:24:37 INFO  : Context for 'APU' is selected.
21:24:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:42 INFO  : Context for 'APU' is selected.
21:24:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:24:42 INFO  : 'ps7_init' command is executed.
21:24:42 INFO  : 'ps7_post_config' command is executed.
21:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:44 INFO  : Memory regions updated for context APU
21:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:44 INFO  : 'con' command is executed.
21:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:24:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:24:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:25:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:25:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:29:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:29:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:29:13 INFO  : Disconnected from the channel tcfchan#24.
21:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:29:14 INFO  : 'jtag frequency' command is executed.
21:29:14 INFO  : Context for 'APU' is selected.
21:29:14 INFO  : System reset is completed.
21:29:17 INFO  : 'after 3000' command is executed.
21:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:29:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:29:20 INFO  : Context for 'APU' is selected.
21:29:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:24 INFO  : Context for 'APU' is selected.
21:29:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:29:25 INFO  : 'ps7_init' command is executed.
21:29:25 INFO  : 'ps7_post_config' command is executed.
21:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:26 INFO  : Memory regions updated for context APU
21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : 'con' command is executed.
21:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:54:17 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:54:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:54:28 INFO  : Disconnected from the channel tcfchan#28.
21:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:54:28 INFO  : 'jtag frequency' command is executed.
21:54:28 INFO  : Context for 'APU' is selected.
21:54:28 INFO  : System reset is completed.
21:54:31 INFO  : 'after 3000' command is executed.
21:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:54:34 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:54:34 INFO  : Context for 'APU' is selected.
21:54:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:38 INFO  : Context for 'APU' is selected.
21:54:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:54:39 INFO  : 'ps7_init' command is executed.
21:54:39 INFO  : 'ps7_post_config' command is executed.
21:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:41 INFO  : Memory regions updated for context APU
21:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:41 INFO  : 'con' command is executed.
21:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:56:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:56:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:56:57 INFO  : Disconnected from the channel tcfchan#30.
21:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:56:58 INFO  : 'jtag frequency' command is executed.
21:56:58 INFO  : Context for 'APU' is selected.
21:56:58 INFO  : System reset is completed.
21:57:01 INFO  : 'after 3000' command is executed.
21:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:57:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:57:03 INFO  : Context for 'APU' is selected.
21:57:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:08 INFO  : Context for 'APU' is selected.
21:57:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:57:08 INFO  : 'ps7_init' command is executed.
21:57:08 INFO  : 'ps7_post_config' command is executed.
21:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:10 INFO  : Memory regions updated for context APU
21:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:10 INFO  : 'con' command is executed.
21:57:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:57:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:57:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:58:03 INFO  : Disconnected from the channel tcfchan#32.
21:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:58:03 INFO  : 'jtag frequency' command is executed.
21:58:03 INFO  : Context for 'APU' is selected.
21:58:03 INFO  : System reset is completed.
21:58:06 INFO  : 'after 3000' command is executed.
21:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:58:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:58:09 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:13 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:58:13 INFO  : 'ps7_init' command is executed.
21:58:13 INFO  : 'ps7_post_config' command is executed.
21:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:15 INFO  : Memory regions updated for context APU
21:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:15 INFO  : 'con' command is executed.
21:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:00:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:00:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:00:50 INFO  : Disconnected from the channel tcfchan#34.
22:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:00:51 INFO  : 'jtag frequency' command is executed.
22:00:51 INFO  : Context for 'APU' is selected.
22:00:51 INFO  : System reset is completed.
22:00:54 INFO  : 'after 3000' command is executed.
22:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:00:56 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:00:56 INFO  : Context for 'APU' is selected.
22:01:00 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:00 INFO  : Context for 'APU' is selected.
22:01:00 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:01:00 INFO  : 'ps7_init' command is executed.
22:01:01 INFO  : 'ps7_post_config' command is executed.
22:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:02 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:02 INFO  : Memory regions updated for context APU
22:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:02 INFO  : 'con' command is executed.
22:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:01:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:02:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:02:11 INFO  : Disconnected from the channel tcfchan#36.
22:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:02:11 INFO  : 'jtag frequency' command is executed.
22:02:11 INFO  : Context for 'APU' is selected.
22:02:12 INFO  : System reset is completed.
22:02:15 INFO  : 'after 3000' command is executed.
22:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:02:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:02:17 INFO  : Context for 'APU' is selected.
22:02:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:21 INFO  : Context for 'APU' is selected.
22:02:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:02:21 INFO  : 'ps7_init' command is executed.
22:02:21 INFO  : 'ps7_post_config' command is executed.
22:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:23 INFO  : Memory regions updated for context APU
22:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:23 INFO  : 'con' command is executed.
22:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:02:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:03:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:03:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:03:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:03:27 INFO  : Disconnected from the channel tcfchan#38.
22:03:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:03:27 INFO  : 'jtag frequency' command is executed.
22:03:27 INFO  : Context for 'APU' is selected.
22:03:27 INFO  : System reset is completed.
22:03:30 INFO  : 'after 3000' command is executed.
22:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:03:33 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:03:33 INFO  : Context for 'APU' is selected.
22:03:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:03:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:37 INFO  : Context for 'APU' is selected.
22:03:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:03:37 INFO  : 'ps7_init' command is executed.
22:03:37 INFO  : 'ps7_post_config' command is executed.
22:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:39 INFO  : Memory regions updated for context APU
22:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:39 INFO  : 'con' command is executed.
22:03:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:05:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:05:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:05:20 INFO  : Disconnected from the channel tcfchan#41.
22:05:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:05:21 INFO  : 'jtag frequency' command is executed.
22:05:21 INFO  : Context for 'APU' is selected.
22:05:21 INFO  : System reset is completed.
22:05:24 INFO  : 'after 3000' command is executed.
22:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:05:26 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:05:27 INFO  : Context for 'APU' is selected.
22:05:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:31 INFO  : Context for 'APU' is selected.
22:05:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:05:31 INFO  : 'ps7_init' command is executed.
22:05:31 INFO  : 'ps7_post_config' command is executed.
22:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:33 INFO  : Memory regions updated for context APU
22:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:33 INFO  : 'con' command is executed.
22:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:06:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:06:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:07:02 INFO  : Disconnected from the channel tcfchan#43.
22:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:07:02 INFO  : 'jtag frequency' command is executed.
22:07:02 INFO  : Context for 'APU' is selected.
22:07:02 INFO  : System reset is completed.
22:07:05 INFO  : 'after 3000' command is executed.
22:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:07:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:07:08 INFO  : Context for 'APU' is selected.
22:07:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:12 INFO  : Context for 'APU' is selected.
22:07:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:07:13 INFO  : 'ps7_init' command is executed.
22:07:13 INFO  : 'ps7_post_config' command is executed.
22:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:15 INFO  : Memory regions updated for context APU
22:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:15 INFO  : 'con' command is executed.
22:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:07:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:07:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:07:38 INFO  : Disconnected from the channel tcfchan#45.
22:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:07:38 INFO  : 'jtag frequency' command is executed.
22:07:38 INFO  : Context for 'APU' is selected.
22:07:38 INFO  : System reset is completed.
22:07:42 INFO  : 'after 3000' command is executed.
22:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:07:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:07:44 INFO  : Context for 'APU' is selected.
22:07:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:48 INFO  : Context for 'APU' is selected.
22:07:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:07:48 INFO  : 'ps7_init' command is executed.
22:07:48 INFO  : 'ps7_post_config' command is executed.
22:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:50 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:50 INFO  : Memory regions updated for context APU
22:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:50 INFO  : 'con' command is executed.
22:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:08:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:08:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:08:37 INFO  : Disconnected from the channel tcfchan#47.
22:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:08:37 INFO  : 'jtag frequency' command is executed.
22:08:37 INFO  : Context for 'APU' is selected.
22:08:37 INFO  : System reset is completed.
22:08:40 INFO  : 'after 3000' command is executed.
22:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:08:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:08:43 INFO  : Context for 'APU' is selected.
22:08:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:47 INFO  : Context for 'APU' is selected.
22:08:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:08:47 INFO  : 'ps7_init' command is executed.
22:08:47 INFO  : 'ps7_post_config' command is executed.
22:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:49 INFO  : Memory regions updated for context APU
22:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:49 INFO  : 'con' command is executed.
22:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:09:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:09:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:09:48 INFO  : Disconnected from the channel tcfchan#49.
22:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:09:48 INFO  : 'jtag frequency' command is executed.
22:09:48 INFO  : Context for 'APU' is selected.
22:09:48 INFO  : System reset is completed.
22:09:51 INFO  : 'after 3000' command is executed.
22:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:09:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:09:54 INFO  : Context for 'APU' is selected.
22:09:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:09:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:58 INFO  : Context for 'APU' is selected.
22:09:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:09:59 INFO  : 'ps7_init' command is executed.
22:09:59 INFO  : 'ps7_post_config' command is executed.
22:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:00 INFO  : Memory regions updated for context APU
22:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:01 INFO  : 'con' command is executed.
22:10:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:11:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:11:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:11:10 INFO  : Disconnected from the channel tcfchan#51.
22:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:11:10 INFO  : 'jtag frequency' command is executed.
22:11:10 INFO  : Context for 'APU' is selected.
22:11:10 INFO  : System reset is completed.
22:11:13 INFO  : 'after 3000' command is executed.
22:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:11:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:11:16 INFO  : Context for 'APU' is selected.
22:11:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:20 INFO  : Context for 'APU' is selected.
22:11:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:11:20 INFO  : 'ps7_init' command is executed.
22:11:20 INFO  : 'ps7_post_config' command is executed.
22:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:22 INFO  : Memory regions updated for context APU
22:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:22 INFO  : 'con' command is executed.
22:11:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:11:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:16:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:16:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:16:13 INFO  : Disconnected from the channel tcfchan#53.
22:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:16:13 INFO  : 'jtag frequency' command is executed.
22:16:13 INFO  : Context for 'APU' is selected.
22:16:13 INFO  : System reset is completed.
22:16:16 INFO  : 'after 3000' command is executed.
22:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:16:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:16:19 INFO  : Context for 'APU' is selected.
22:16:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:23 INFO  : Context for 'APU' is selected.
22:16:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:16:23 INFO  : 'ps7_init' command is executed.
22:16:23 INFO  : 'ps7_post_config' command is executed.
22:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:25 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:25 INFO  : Memory regions updated for context APU
22:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:25 INFO  : 'con' command is executed.
22:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:22:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:22:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:22:39 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:22:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:22:49 INFO  : Disconnected from the channel tcfchan#55.
22:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:22:50 INFO  : 'jtag frequency' command is executed.
22:22:50 INFO  : Context for 'APU' is selected.
22:22:50 INFO  : System reset is completed.
22:22:53 INFO  : 'after 3000' command is executed.
22:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:22:55 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:22:55 INFO  : Context for 'APU' is selected.
22:22:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:59 INFO  : Context for 'APU' is selected.
22:22:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:23:00 INFO  : 'ps7_init' command is executed.
22:23:00 INFO  : 'ps7_post_config' command is executed.
22:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:02 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:02 INFO  : Memory regions updated for context APU
22:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:02 INFO  : 'con' command is executed.
22:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:23:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:23:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:23:50 INFO  : Disconnected from the channel tcfchan#58.
22:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:23:51 INFO  : 'jtag frequency' command is executed.
22:23:51 INFO  : Context for 'APU' is selected.
22:23:51 INFO  : System reset is completed.
22:23:54 INFO  : 'after 3000' command is executed.
22:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:23:56 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:23:56 INFO  : Context for 'APU' is selected.
22:24:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:01 INFO  : Context for 'APU' is selected.
22:24:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:24:01 INFO  : 'ps7_init' command is executed.
22:24:01 INFO  : 'ps7_post_config' command is executed.
22:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:03 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:03 INFO  : Memory regions updated for context APU
22:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:03 INFO  : 'con' command is executed.
22:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:27:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:27:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:28:01 INFO  : Disconnected from the channel tcfchan#60.
22:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:28:01 INFO  : 'jtag frequency' command is executed.
22:28:01 INFO  : Context for 'APU' is selected.
22:28:01 INFO  : System reset is completed.
22:28:04 INFO  : 'after 3000' command is executed.
22:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:28:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:28:07 INFO  : Context for 'APU' is selected.
22:28:11 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:11 INFO  : Context for 'APU' is selected.
22:28:11 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:28:12 INFO  : 'ps7_init' command is executed.
22:28:12 INFO  : 'ps7_post_config' command is executed.
22:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:13 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:14 INFO  : Memory regions updated for context APU
22:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:14 INFO  : 'con' command is executed.
22:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:28:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:39:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:39:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:40:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:40:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:40:20 INFO  : Disconnected from the channel tcfchan#62.
22:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:40:21 INFO  : 'jtag frequency' command is executed.
22:40:21 INFO  : Context for 'APU' is selected.
22:40:21 INFO  : System reset is completed.
22:40:24 INFO  : 'after 3000' command is executed.
22:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:40:26 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:40:26 INFO  : Context for 'APU' is selected.
22:40:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:40:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:31 INFO  : Context for 'APU' is selected.
22:40:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:40:32 INFO  : 'ps7_init' command is executed.
22:40:32 INFO  : 'ps7_post_config' command is executed.
22:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:34 INFO  : Memory regions updated for context APU
22:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:34 INFO  : 'con' command is executed.
22:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:40:34 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:44:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:45:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

22:45:09 INFO  : Disconnected from the channel tcfchan#65.
22:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:45:09 INFO  : 'jtag frequency' command is executed.
22:45:09 INFO  : Context for 'APU' is selected.
22:45:10 INFO  : System reset is completed.
22:45:13 INFO  : 'after 3000' command is executed.
22:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:45:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:45:15 INFO  : Context for 'APU' is selected.
22:45:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:20 INFO  : Context for 'APU' is selected.
22:45:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:45:21 INFO  : 'ps7_init' command is executed.
22:45:21 INFO  : 'ps7_post_config' command is executed.
22:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:23 INFO  : Memory regions updated for context APU
22:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:23 INFO  : 'con' command is executed.
22:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:45:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
23:09:42 INFO  : Disconnected from the channel tcfchan#67.
23:11:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
23:11:54 INFO  : XSCT server has started successfully.
23:11:54 INFO  : plnx-install-location is set to ''
23:11:54 INFO  : Successfully done setting XSCT server connection channel  
23:11:54 INFO  : Successfully done setting workspace for the tool. 
23:11:57 INFO  : Successfully done query RDI_DATADIR 
23:11:58 INFO  : Registering command handlers for Vitis TCF services
23:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:51:10 INFO  : 'jtag frequency' command is executed.
23:51:10 INFO  : Context for 'APU' is selected.
23:51:11 INFO  : System reset is completed.
23:51:14 INFO  : 'after 3000' command is executed.
23:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:51:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
23:51:16 INFO  : Context for 'APU' is selected.
23:51:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
23:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:17 INFO  : Context for 'APU' is selected.
23:51:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
23:51:17 INFO  : 'ps7_init' command is executed.
23:51:17 INFO  : 'ps7_post_config' command is executed.
23:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:19 INFO  : Memory regions updated for context APU
23:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:19 INFO  : 'con' command is executed.
23:51:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
23:51:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
23:51:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

23:51:52 INFO  : Disconnected from the channel tcfchan#1.
23:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:51:52 INFO  : 'jtag frequency' command is executed.
23:51:52 INFO  : Context for 'APU' is selected.
23:51:53 INFO  : System reset is completed.
23:51:56 INFO  : 'after 3000' command is executed.
23:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:51:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
23:51:58 INFO  : Context for 'APU' is selected.
23:52:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
23:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:02 INFO  : Context for 'APU' is selected.
23:52:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
23:52:02 INFO  : 'ps7_init' command is executed.
23:52:02 INFO  : 'ps7_post_config' command is executed.
23:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:04 INFO  : Memory regions updated for context APU
23:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:04 INFO  : 'con' command is executed.
23:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:13:39 INFO  : Disconnected from the channel tcfchan#3.
17:21:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
17:21:26 INFO  : XSCT server has started successfully.
17:21:26 INFO  : plnx-install-location is set to ''
17:21:26 INFO  : Successfully done setting XSCT server connection channel  
17:21:26 INFO  : Successfully done setting workspace for the tool. 
17:21:27 INFO  : Registering command handlers for Vitis TCF services
17:21:29 INFO  : Successfully done query RDI_DATADIR 
20:12:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
20:12:49 INFO  : XSCT server has started successfully.
20:12:49 INFO  : plnx-install-location is set to ''
20:12:49 INFO  : Successfully done setting XSCT server connection channel  
20:12:49 INFO  : Successfully done setting workspace for the tool. 
20:12:52 INFO  : Successfully done query RDI_DATADIR 
20:12:53 INFO  : Registering command handlers for Vitis TCF services
20:13:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:14:10 INFO  : 'jtag frequency' command is executed.
20:14:11 INFO  : Context for 'APU' is selected.
20:14:11 INFO  : System reset is completed.
20:14:14 INFO  : 'after 3000' command is executed.
20:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:14:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:14:18 INFO  : Context for 'APU' is selected.
20:14:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:18 INFO  : Context for 'APU' is selected.
20:14:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:14:19 INFO  : 'ps7_init' command is executed.
20:14:19 INFO  : 'ps7_post_config' command is executed.
20:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:21 INFO  : Memory regions updated for context APU
20:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:21 INFO  : 'con' command is executed.
20:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:16:39 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:16:52 INFO  : Disconnected from the channel tcfchan#2.
20:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:16:52 INFO  : 'jtag frequency' command is executed.
20:16:52 INFO  : Context for 'APU' is selected.
20:16:52 INFO  : System reset is completed.
20:16:55 INFO  : 'after 3000' command is executed.
20:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:16:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:16:58 INFO  : Context for 'APU' is selected.
20:16:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:58 INFO  : Context for 'APU' is selected.
20:16:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:16:58 INFO  : 'ps7_init' command is executed.
20:16:58 INFO  : 'ps7_post_config' command is executed.
20:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:00 INFO  : Memory regions updated for context APU
20:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:00 INFO  : 'con' command is executed.
20:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
22:50:49 INFO  : Disconnected from the channel tcfchan#4.
01:15:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
01:15:28 INFO  : XSCT server has started successfully.
01:15:28 INFO  : plnx-install-location is set to ''
01:15:28 INFO  : Successfully done setting XSCT server connection channel  
01:15:28 INFO  : Successfully done setting workspace for the tool. 
01:15:30 INFO  : Registering command handlers for Vitis TCF services
01:15:33 INFO  : Successfully done query RDI_DATADIR 
01:15:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:16:02 INFO  : 'jtag frequency' command is executed.
01:16:02 INFO  : Context for 'APU' is selected.
01:16:02 INFO  : System reset is completed.
01:16:05 INFO  : 'after 3000' command is executed.
01:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:16:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:16:10 INFO  : Context for 'APU' is selected.
01:16:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:16:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:10 INFO  : Context for 'APU' is selected.
01:16:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:16:11 INFO  : 'ps7_init' command is executed.
01:16:11 INFO  : 'ps7_post_config' command is executed.
01:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:13 INFO  : Memory regions updated for context APU
01:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:13 INFO  : 'con' command is executed.
01:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:16:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
03:08:48 INFO  : Disconnected from the channel tcfchan#1.
17:25:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
17:25:12 INFO  : XSCT server has started successfully.
17:25:12 INFO  : Successfully done setting XSCT server connection channel  
17:25:12 INFO  : plnx-install-location is set to ''
17:25:12 INFO  : Successfully done setting workspace for the tool. 
17:25:17 INFO  : Successfully done query RDI_DATADIR 
17:25:18 INFO  : Registering command handlers for Vitis TCF services
17:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:26:50 INFO  : 'jtag frequency' command is executed.
17:26:51 INFO  : Context for 'APU' is selected.
17:26:51 INFO  : System reset is completed.
17:26:54 INFO  : 'after 3000' command is executed.
17:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:26:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
17:26:59 INFO  : Context for 'APU' is selected.
17:26:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
17:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:59 INFO  : Context for 'APU' is selected.
17:26:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
17:27:00 INFO  : 'ps7_init' command is executed.
17:27:00 INFO  : 'ps7_post_config' command is executed.
17:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:02 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:02 INFO  : Memory regions updated for context APU
17:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:02 INFO  : 'con' command is executed.
17:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
23:49:32 INFO  : Disconnected from the channel tcfchan#1.
01:48:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
01:48:24 INFO  : XSCT server has started successfully.
01:48:24 INFO  : Successfully done setting XSCT server connection channel  
01:48:24 INFO  : plnx-install-location is set to ''
01:48:24 INFO  : Successfully done setting workspace for the tool. 
01:48:26 INFO  : Registering command handlers for Vitis TCF services
01:48:29 INFO  : Successfully done query RDI_DATADIR 
02:38:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:39:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:39:09 INFO  : 'jtag frequency' command is executed.
02:39:09 INFO  : Context for 'APU' is selected.
02:39:09 INFO  : System reset is completed.
02:39:12 INFO  : 'after 3000' command is executed.
02:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:39:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:39:15 INFO  : Context for 'APU' is selected.
02:39:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:39:15 INFO  : Context for 'APU' is selected.
02:39:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:39:15 INFO  : 'ps7_init' command is executed.
02:39:15 INFO  : 'ps7_post_config' command is executed.
02:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:39:17 INFO  : Memory regions updated for context APU
02:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:17 INFO  : 'con' command is executed.
02:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:39:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:48:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:48:19 INFO  : Disconnected from the channel tcfchan#2.
02:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:48:19 INFO  : 'jtag frequency' command is executed.
02:48:19 INFO  : Context for 'APU' is selected.
02:48:19 INFO  : System reset is completed.
02:48:22 INFO  : 'after 3000' command is executed.
02:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:48:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:48:25 INFO  : Context for 'APU' is selected.
02:48:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:48:25 INFO  : Context for 'APU' is selected.
02:48:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:48:25 INFO  : 'ps7_init' command is executed.
02:48:25 INFO  : 'ps7_post_config' command is executed.
02:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:27 INFO  : Memory regions updated for context APU
02:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:27 INFO  : 'con' command is executed.
02:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:48:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:48:54 INFO  : Disconnected from the channel tcfchan#4.
03:10:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
03:10:14 INFO  : XSCT server has started successfully.
03:10:14 INFO  : Successfully done setting XSCT server connection channel  
03:10:14 INFO  : plnx-install-location is set to ''
03:10:14 INFO  : Successfully done setting workspace for the tool. 
03:10:16 INFO  : Successfully done query RDI_DATADIR 
03:10:17 INFO  : Registering command handlers for Vitis TCF services
03:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:10:25 INFO  : 'jtag frequency' command is executed.
03:10:25 INFO  : Context for 'APU' is selected.
03:10:25 INFO  : System reset is completed.
03:10:28 INFO  : 'after 3000' command is executed.
03:10:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:10:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
03:10:31 INFO  : Context for 'APU' is selected.
03:10:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
03:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
03:10:31 INFO  : Context for 'APU' is selected.
03:10:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
03:10:31 INFO  : 'ps7_init' command is executed.
03:10:31 INFO  : 'ps7_post_config' command is executed.
03:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:10:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:10:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:10:33 INFO  : Memory regions updated for context APU
03:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:33 INFO  : 'con' command is executed.
03:10:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:10:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
03:14:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
03:14:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

03:15:03 INFO  : Disconnected from the channel tcfchan#1.
03:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:15:03 INFO  : 'jtag frequency' command is executed.
03:15:03 INFO  : Context for 'APU' is selected.
03:15:03 INFO  : System reset is completed.
03:15:06 INFO  : 'after 3000' command is executed.
03:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:15:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
03:15:09 INFO  : Context for 'APU' is selected.
03:15:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
03:15:12 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:12 INFO  : Context for 'APU' is selected.
03:15:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
03:15:13 INFO  : 'ps7_init' command is executed.
03:15:13 INFO  : 'ps7_post_config' command is executed.
03:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:15 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:15 INFO  : Memory regions updated for context APU
03:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:15 INFO  : 'con' command is executed.
03:15:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:15:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
03:16:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
03:17:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

03:17:07 INFO  : Disconnected from the channel tcfchan#3.
03:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:17:07 INFO  : 'jtag frequency' command is executed.
03:17:07 INFO  : Context for 'APU' is selected.
03:17:07 INFO  : System reset is completed.
03:17:10 INFO  : 'after 3000' command is executed.
03:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:17:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
03:17:13 INFO  : Context for 'APU' is selected.
03:17:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
03:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
03:17:16 INFO  : Context for 'APU' is selected.
03:17:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
03:17:17 INFO  : 'ps7_init' command is executed.
03:17:17 INFO  : 'ps7_post_config' command is executed.
03:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:18 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:17:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:17:19 INFO  : Memory regions updated for context APU
03:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:19 INFO  : 'con' command is executed.
03:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:17:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
03:40:11 INFO  : Disconnected from the channel tcfchan#5.
20:15:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
20:15:43 INFO  : XSCT server has started successfully.
20:15:43 INFO  : plnx-install-location is set to ''
20:15:43 INFO  : Successfully done setting XSCT server connection channel  
20:15:43 INFO  : Successfully done setting workspace for the tool. 
20:15:44 INFO  : Registering command handlers for Vitis TCF services
20:15:47 INFO  : Successfully done query RDI_DATADIR 
20:15:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:16:10 INFO  : 'jtag frequency' command is executed.
20:16:11 INFO  : Context for 'APU' is selected.
20:16:11 INFO  : System reset is completed.
20:16:14 INFO  : 'after 3000' command is executed.
20:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:16:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:16:18 INFO  : Context for 'APU' is selected.
20:16:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:18 INFO  : Context for 'APU' is selected.
20:16:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:16:19 INFO  : 'ps7_init' command is executed.
20:16:19 INFO  : 'ps7_post_config' command is executed.
20:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:21 INFO  : Memory regions updated for context APU
20:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:21 INFO  : 'con' command is executed.
20:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:22:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:22:39 INFO  : Disconnected from the channel tcfchan#1.
20:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:22:40 INFO  : 'jtag frequency' command is executed.
20:22:40 INFO  : Context for 'APU' is selected.
20:22:40 INFO  : System reset is completed.
20:22:43 INFO  : 'after 3000' command is executed.
20:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:22:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:22:46 INFO  : Context for 'APU' is selected.
20:22:49 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:49 INFO  : Context for 'APU' is selected.
20:22:49 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:22:49 INFO  : 'ps7_init' command is executed.
20:22:49 INFO  : 'ps7_post_config' command is executed.
20:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:51 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:51 INFO  : Memory regions updated for context APU
20:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:51 INFO  : 'con' command is executed.
20:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:51 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:42:48 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:43:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:43:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:44:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:44:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:44:37 INFO  : Disconnected from the channel tcfchan#2.
20:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:44:38 INFO  : 'jtag frequency' command is executed.
20:44:38 INFO  : Context for 'APU' is selected.
20:44:38 INFO  : System reset is completed.
20:44:41 INFO  : 'after 3000' command is executed.
20:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:44:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:44:43 INFO  : Context for 'APU' is selected.
20:44:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:44:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:46 INFO  : Context for 'APU' is selected.
20:44:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:44:47 INFO  : 'ps7_init' command is executed.
20:44:47 INFO  : 'ps7_post_config' command is executed.
20:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:49 INFO  : Memory regions updated for context APU
20:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:49 INFO  : 'con' command is executed.
20:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:45:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:45:30 INFO  : Disconnected from the channel tcfchan#5.
20:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:45:30 INFO  : 'jtag frequency' command is executed.
20:45:30 INFO  : Context for 'APU' is selected.
20:45:30 INFO  : System reset is completed.
20:45:33 INFO  : 'after 3000' command is executed.
20:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:45:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:45:36 INFO  : Context for 'APU' is selected.
20:45:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:45:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:39 INFO  : Context for 'APU' is selected.
20:45:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:45:39 INFO  : 'ps7_init' command is executed.
20:45:40 INFO  : 'ps7_post_config' command is executed.
20:45:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:41 INFO  : Memory regions updated for context APU
20:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:41 INFO  : 'con' command is executed.
20:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:48:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:48:33 INFO  : Disconnected from the channel tcfchan#7.
20:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:48:33 INFO  : 'jtag frequency' command is executed.
20:48:33 INFO  : Context for 'APU' is selected.
20:48:34 INFO  : System reset is completed.
20:48:37 INFO  : 'after 3000' command is executed.
20:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:48:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:48:39 INFO  : Context for 'APU' is selected.
20:48:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:48:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:42 INFO  : Context for 'APU' is selected.
20:48:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:48:42 INFO  : 'ps7_init' command is executed.
20:48:42 INFO  : 'ps7_post_config' command is executed.
20:48:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:44 INFO  : Memory regions updated for context APU
20:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:44 INFO  : 'con' command is executed.
20:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:49:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:50:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:50:06 INFO  : Disconnected from the channel tcfchan#9.
20:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:50:07 INFO  : 'jtag frequency' command is executed.
20:50:07 INFO  : Context for 'APU' is selected.
20:50:07 INFO  : System reset is completed.
20:50:10 INFO  : 'after 3000' command is executed.
20:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:50:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:50:12 INFO  : Context for 'APU' is selected.
20:50:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:16 INFO  : Context for 'APU' is selected.
20:50:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:50:16 INFO  : 'ps7_init' command is executed.
20:50:16 INFO  : 'ps7_post_config' command is executed.
20:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:18 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:18 INFO  : Memory regions updated for context APU
20:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:18 INFO  : 'con' command is executed.
20:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:18 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:50:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:50:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:51:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:51:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:51:31 INFO  : Disconnected from the channel tcfchan#11.
20:51:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:51:32 INFO  : 'jtag frequency' command is executed.
20:51:32 INFO  : Context for 'APU' is selected.
20:51:32 INFO  : System reset is completed.
20:51:35 INFO  : 'after 3000' command is executed.
20:51:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:51:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:51:37 INFO  : Context for 'APU' is selected.
20:51:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:40 INFO  : Context for 'APU' is selected.
20:51:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:51:41 INFO  : 'ps7_init' command is executed.
20:51:41 INFO  : 'ps7_post_config' command is executed.
20:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:42 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:43 INFO  : Memory regions updated for context APU
20:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:43 INFO  : 'con' command is executed.
20:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:54:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:54:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:54:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:54:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:55:04 INFO  : Disconnected from the channel tcfchan#14.
20:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:55:04 INFO  : 'jtag frequency' command is executed.
20:55:04 INFO  : Context for 'APU' is selected.
20:55:04 INFO  : System reset is completed.
20:55:07 INFO  : 'after 3000' command is executed.
20:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:55:10 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:55:10 INFO  : Context for 'APU' is selected.
20:55:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:13 INFO  : Context for 'APU' is selected.
20:55:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:55:13 INFO  : 'ps7_init' command is executed.
20:55:13 INFO  : 'ps7_post_config' command is executed.
20:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:15 INFO  : Memory regions updated for context APU
20:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:15 INFO  : 'con' command is executed.
20:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
20:56:17 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
20:56:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

20:56:25 INFO  : Disconnected from the channel tcfchan#17.
20:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:56:25 INFO  : 'jtag frequency' command is executed.
20:56:25 INFO  : Context for 'APU' is selected.
20:56:25 INFO  : System reset is completed.
20:56:28 INFO  : 'after 3000' command is executed.
20:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:56:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
20:56:30 INFO  : Context for 'APU' is selected.
20:56:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
20:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:34 INFO  : Context for 'APU' is selected.
20:56:34 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
20:56:34 INFO  : 'ps7_init' command is executed.
20:56:34 INFO  : 'ps7_post_config' command is executed.
20:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:36 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:36 INFO  : Memory regions updated for context APU
20:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:36 INFO  : 'con' command is executed.
20:56:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:56:36 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:00:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:00:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:00:37 INFO  : Disconnected from the channel tcfchan#19.
21:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:00:37 INFO  : 'jtag frequency' command is executed.
21:00:37 INFO  : Context for 'APU' is selected.
21:00:37 INFO  : System reset is completed.
21:00:40 INFO  : 'after 3000' command is executed.
21:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:00:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:00:43 INFO  : Context for 'APU' is selected.
21:00:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:00:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:46 INFO  : Context for 'APU' is selected.
21:00:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:00:46 INFO  : 'ps7_init' command is executed.
21:00:47 INFO  : 'ps7_post_config' command is executed.
21:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:48 INFO  : Memory regions updated for context APU
21:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:48 INFO  : 'con' command is executed.
21:00:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:02:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:02:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:02:35 INFO  : Disconnected from the channel tcfchan#21.
21:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:02:35 INFO  : 'jtag frequency' command is executed.
21:02:35 INFO  : Context for 'APU' is selected.
21:02:35 INFO  : System reset is completed.
21:02:38 INFO  : 'after 3000' command is executed.
21:02:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:02:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:02:41 INFO  : Context for 'APU' is selected.
21:02:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:02:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:44 INFO  : Context for 'APU' is selected.
21:02:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:02:44 INFO  : 'ps7_init' command is executed.
21:02:44 INFO  : 'ps7_post_config' command is executed.
21:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:46 INFO  : Memory regions updated for context APU
21:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:46 INFO  : 'con' command is executed.
21:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:02:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:02:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:03:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:03:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:03:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:03:24 INFO  : Disconnected from the channel tcfchan#23.
21:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:03:24 INFO  : 'jtag frequency' command is executed.
21:03:24 INFO  : Context for 'APU' is selected.
21:03:24 INFO  : System reset is completed.
21:03:27 INFO  : 'after 3000' command is executed.
21:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:03:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:03:30 INFO  : Context for 'APU' is selected.
21:03:33 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:33 INFO  : Context for 'APU' is selected.
21:03:33 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:03:33 INFO  : 'ps7_init' command is executed.
21:03:34 INFO  : 'ps7_post_config' command is executed.
21:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:35 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:35 INFO  : Memory regions updated for context APU
21:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:35 INFO  : 'con' command is executed.
21:03:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:35 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:05:06 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:05:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:05:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:05:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:05:32 INFO  : Disconnected from the channel tcfchan#26.
21:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:05:32 INFO  : 'jtag frequency' command is executed.
21:05:32 INFO  : Context for 'APU' is selected.
21:05:32 INFO  : System reset is completed.
21:05:35 INFO  : 'after 3000' command is executed.
21:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:05:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:05:37 INFO  : Context for 'APU' is selected.
21:05:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:41 INFO  : Context for 'APU' is selected.
21:05:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:05:41 INFO  : 'ps7_init' command is executed.
21:05:41 INFO  : 'ps7_post_config' command is executed.
21:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:43 INFO  : Memory regions updated for context APU
21:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:43 INFO  : 'con' command is executed.
21:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:06:13 INFO  : Disconnected from the channel tcfchan#29.
21:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:06:14 INFO  : 'jtag frequency' command is executed.
21:06:14 INFO  : Context for 'APU' is selected.
21:06:14 INFO  : System reset is completed.
21:06:17 INFO  : 'after 3000' command is executed.
21:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:06:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:06:19 INFO  : Context for 'APU' is selected.
21:06:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:23 INFO  : Context for 'APU' is selected.
21:06:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:06:23 INFO  : 'ps7_init' command is executed.
21:06:23 INFO  : 'ps7_post_config' command is executed.
21:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:25 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:25 INFO  : Memory regions updated for context APU
21:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:25 INFO  : 'con' command is executed.
21:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:07:39 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:07:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:07:46 INFO  : Disconnected from the channel tcfchan#30.
21:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:07:47 INFO  : 'jtag frequency' command is executed.
21:07:47 INFO  : Context for 'APU' is selected.
21:07:47 INFO  : System reset is completed.
21:07:50 INFO  : 'after 3000' command is executed.
21:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:07:52 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:07:52 INFO  : Context for 'APU' is selected.
21:07:56 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:56 INFO  : Context for 'APU' is selected.
21:07:56 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:07:56 INFO  : 'ps7_init' command is executed.
21:07:56 INFO  : 'ps7_post_config' command is executed.
21:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:58 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:58 INFO  : Memory regions updated for context APU
21:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:58 INFO  : 'con' command is executed.
21:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:58 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:08:36 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:08:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:08:44 INFO  : Disconnected from the channel tcfchan#32.
21:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:08:45 INFO  : 'jtag frequency' command is executed.
21:08:45 INFO  : Context for 'APU' is selected.
21:08:45 INFO  : System reset is completed.
21:08:48 INFO  : 'after 3000' command is executed.
21:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:08:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:08:50 INFO  : Context for 'APU' is selected.
21:08:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:54 INFO  : Context for 'APU' is selected.
21:08:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:08:54 INFO  : 'ps7_init' command is executed.
21:08:54 INFO  : 'ps7_post_config' command is executed.
21:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:56 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:56 INFO  : Memory regions updated for context APU
21:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:56 INFO  : 'con' command is executed.
21:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:12:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:12:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:12:30 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:12:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:13:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:13:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:13:19 INFO  : Disconnected from the channel tcfchan#34.
21:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:13:19 INFO  : 'jtag frequency' command is executed.
21:13:19 INFO  : Context for 'APU' is selected.
21:13:20 INFO  : System reset is completed.
21:13:23 INFO  : 'after 3000' command is executed.
21:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:13:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:13:25 INFO  : Context for 'APU' is selected.
21:13:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:28 INFO  : Context for 'APU' is selected.
21:13:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:13:29 INFO  : 'ps7_init' command is executed.
21:13:29 INFO  : 'ps7_post_config' command is executed.
21:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:31 INFO  : Memory regions updated for context APU
21:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:31 INFO  : 'con' command is executed.
21:13:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:13:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:14:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:14:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:14:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:14:44 INFO  : Disconnected from the channel tcfchan#38.
21:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:14:44 INFO  : 'jtag frequency' command is executed.
21:14:44 INFO  : Context for 'APU' is selected.
21:14:44 INFO  : System reset is completed.
21:14:47 INFO  : 'after 3000' command is executed.
21:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:14:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:14:50 INFO  : Context for 'APU' is selected.
21:14:53 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:54 INFO  : Context for 'APU' is selected.
21:14:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:14:54 INFO  : 'ps7_init' command is executed.
21:14:54 INFO  : 'ps7_post_config' command is executed.
21:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:56 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:56 INFO  : Memory regions updated for context APU
21:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:56 INFO  : 'con' command is executed.
21:14:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:18:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:19:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:19:06 INFO  : Disconnected from the channel tcfchan#41.
21:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:19:06 INFO  : 'jtag frequency' command is executed.
21:19:06 INFO  : Context for 'APU' is selected.
21:19:07 INFO  : System reset is completed.
21:19:10 INFO  : 'after 3000' command is executed.
21:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:19:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:19:12 INFO  : Context for 'APU' is selected.
21:19:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:15 INFO  : Context for 'APU' is selected.
21:19:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:19:16 INFO  : 'ps7_init' command is executed.
21:19:16 INFO  : 'ps7_post_config' command is executed.
21:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:18 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:18 INFO  : Memory regions updated for context APU
21:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:18 INFO  : 'con' command is executed.
21:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:18 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:24:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
21:24:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

21:24:16 INFO  : Disconnected from the channel tcfchan#43.
21:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:24:16 INFO  : 'jtag frequency' command is executed.
21:24:17 INFO  : Context for 'APU' is selected.
21:24:17 INFO  : System reset is completed.
21:24:20 INFO  : 'after 3000' command is executed.
21:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:24:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
21:24:22 INFO  : Context for 'APU' is selected.
21:24:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
21:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:25 INFO  : Context for 'APU' is selected.
21:24:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
21:24:26 INFO  : 'ps7_init' command is executed.
21:24:26 INFO  : 'ps7_post_config' command is executed.
21:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:28 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:28 INFO  : Memory regions updated for context APU
21:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:28 INFO  : 'con' command is executed.
21:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:24:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
21:26:48 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:26:49 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:27:47 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:27:47 INFO  : No changes in MSS file content so sources will not be generated.
22:46:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
22:46:25 INFO  : Disconnected from the channel tcfchan#45.
22:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:46:25 INFO  : 'jtag frequency' command is executed.
22:46:25 INFO  : Context for 'APU' is selected.
22:46:25 INFO  : System reset is completed.
22:46:28 INFO  : 'after 3000' command is executed.
22:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:46:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
22:46:31 INFO  : Context for 'APU' is selected.
22:46:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
22:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:34 INFO  : Context for 'APU' is selected.
22:46:34 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
22:46:35 INFO  : 'ps7_init' command is executed.
22:46:35 INFO  : 'ps7_post_config' command is executed.
22:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:36 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:36 INFO  : Memory regions updated for context APU
22:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:37 INFO  : 'con' command is executed.
22:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
23:17:43 INFO  : Disconnected from the channel tcfchan#48.
23:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:17:43 INFO  : 'jtag frequency' command is executed.
23:17:43 INFO  : Context for 'APU' is selected.
23:17:43 INFO  : System reset is completed.
23:17:46 INFO  : 'after 3000' command is executed.
23:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:17:49 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
23:17:49 INFO  : Context for 'APU' is selected.
23:17:49 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
23:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:49 INFO  : Context for 'APU' is selected.
23:17:49 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
23:17:49 INFO  : 'ps7_init' command is executed.
23:17:49 INFO  : 'ps7_post_config' command is executed.
23:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:51 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:51 INFO  : Memory regions updated for context APU
23:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:51 INFO  : 'con' command is executed.
23:17:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:17:51 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:15:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:15:16 INFO  : Disconnected from the channel tcfchan#49.
00:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:15:17 INFO  : 'jtag frequency' command is executed.
00:15:17 INFO  : Context for 'APU' is selected.
00:15:17 INFO  : System reset is completed.
00:15:20 INFO  : 'after 3000' command is executed.
00:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:15:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:15:22 INFO  : Context for 'APU' is selected.
00:15:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:22 INFO  : Context for 'APU' is selected.
00:15:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:15:23 INFO  : 'ps7_init' command is executed.
00:15:23 INFO  : 'ps7_post_config' command is executed.
00:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:25 INFO  : Memory regions updated for context APU
00:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:25 INFO  : 'con' command is executed.
00:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:15:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:19:30 INFO  : Disconnected from the channel tcfchan#51.
00:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:19:30 INFO  : 'jtag frequency' command is executed.
00:19:30 INFO  : Context for 'APU' is selected.
00:19:30 INFO  : System reset is completed.
00:19:33 INFO  : 'after 3000' command is executed.
00:19:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:19:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:19:36 INFO  : Context for 'APU' is selected.
00:19:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:36 INFO  : Context for 'APU' is selected.
00:19:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:19:36 INFO  : 'ps7_init' command is executed.
00:19:36 INFO  : 'ps7_post_config' command is executed.
00:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:19:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:38 INFO  : 'jtag frequency' command is executed.
00:19:38 INFO  : Memory regions updated for context APU
00:19:38 INFO  : Context for 'APU' is selected.
00:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:38 INFO  : System reset is completed.
00:19:38 ERROR : Already running
00:19:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:19:41 INFO  : 'after 3000' command is executed.
00:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:19:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:19:44 INFO  : Context for 'APU' is selected.
00:19:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:44 INFO  : Context for 'APU' is selected.
00:19:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:19:44 INFO  : 'ps7_init' command is executed.
00:19:44 INFO  : 'ps7_post_config' command is executed.
00:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:46 INFO  : Memory regions updated for context APU
00:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:46 INFO  : 'con' command is executed.
00:19:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:19:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:19:48 INFO  : Disconnected from the channel tcfchan#52.
00:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:19:48 INFO  : 'jtag frequency' command is executed.
00:19:48 INFO  : Context for 'APU' is selected.
00:19:48 INFO  : System reset is completed.
00:19:51 INFO  : 'after 3000' command is executed.
00:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:19:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:19:54 INFO  : Context for 'APU' is selected.
00:19:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:19:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:54 INFO  : Context for 'APU' is selected.
00:19:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:19:54 INFO  : 'ps7_init' command is executed.
00:19:54 INFO  : 'ps7_post_config' command is executed.
00:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:56 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:56 INFO  : Memory regions updated for context APU
00:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:56 INFO  : 'con' command is executed.
00:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:19:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:21:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:21:13 INFO  : Disconnected from the channel tcfchan#53.
00:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:21:13 INFO  : 'jtag frequency' command is executed.
00:21:13 INFO  : Context for 'APU' is selected.
00:21:13 INFO  : System reset is completed.
00:21:16 INFO  : 'after 3000' command is executed.
00:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:21:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:21:19 INFO  : Context for 'APU' is selected.
00:21:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:19 INFO  : Context for 'APU' is selected.
00:21:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:21:19 INFO  : 'ps7_init' command is executed.
00:21:19 INFO  : 'ps7_post_config' command is executed.
00:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:21 INFO  : Memory regions updated for context APU
00:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:21 INFO  : 'con' command is executed.
00:21:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:21:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:22:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:22:07 INFO  : Disconnected from the channel tcfchan#54.
00:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:22:07 INFO  : 'jtag frequency' command is executed.
00:22:07 INFO  : Context for 'APU' is selected.
00:22:07 INFO  : System reset is completed.
00:22:10 INFO  : 'after 3000' command is executed.
00:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:22:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:22:12 INFO  : Context for 'APU' is selected.
00:22:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:13 INFO  : Context for 'APU' is selected.
00:22:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:22:13 INFO  : 'ps7_init' command is executed.
00:22:13 INFO  : 'ps7_post_config' command is executed.
00:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:15 INFO  : Memory regions updated for context APU
00:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:15 INFO  : 'con' command is executed.
00:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:22:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:27:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:27:18 INFO  : Disconnected from the channel tcfchan#55.
00:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:27:18 INFO  : 'jtag frequency' command is executed.
00:27:18 INFO  : Context for 'APU' is selected.
00:27:18 INFO  : System reset is completed.
00:27:21 INFO  : 'after 3000' command is executed.
00:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:27:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:27:24 INFO  : Context for 'APU' is selected.
00:27:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:27:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:24 INFO  : Context for 'APU' is selected.
00:27:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:27:24 INFO  : 'ps7_init' command is executed.
00:27:24 INFO  : 'ps7_post_config' command is executed.
00:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:26 INFO  : Memory regions updated for context APU
00:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:26 INFO  : 'con' command is executed.
00:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:27:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:04:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:04:56 INFO  : Disconnected from the channel tcfchan#57.
01:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:04:56 INFO  : 'jtag frequency' command is executed.
01:04:56 INFO  : Context for 'APU' is selected.
01:04:56 INFO  : System reset is completed.
01:04:59 INFO  : 'after 3000' command is executed.
01:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:05:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:05:02 INFO  : Context for 'APU' is selected.
01:05:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:02 INFO  : Context for 'APU' is selected.
01:05:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:05:02 INFO  : 'ps7_init' command is executed.
01:05:02 INFO  : 'ps7_post_config' command is executed.
01:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:04 INFO  : Memory regions updated for context APU
01:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:04 INFO  : 'con' command is executed.
01:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:05:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:20:42 INFO  : Disconnected from the channel tcfchan#58.
01:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:20:42 INFO  : 'jtag frequency' command is executed.
01:20:42 INFO  : Context for 'APU' is selected.
01:20:42 INFO  : System reset is completed.
01:20:45 INFO  : 'after 3000' command is executed.
01:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:20:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:20:48 INFO  : Context for 'APU' is selected.
01:20:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:48 INFO  : Context for 'APU' is selected.
01:20:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:20:48 INFO  : 'ps7_init' command is executed.
01:20:48 INFO  : 'ps7_post_config' command is executed.
01:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:50 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:50 INFO  : Memory regions updated for context APU
01:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:50 INFO  : 'con' command is executed.
01:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:20:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:29:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:29:31 INFO  : Disconnected from the channel tcfchan#59.
01:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:29:31 INFO  : 'jtag frequency' command is executed.
01:29:31 INFO  : Context for 'APU' is selected.
01:29:31 INFO  : System reset is completed.
01:29:34 INFO  : 'after 3000' command is executed.
01:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:29:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:29:37 INFO  : Context for 'APU' is selected.
01:29:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:37 INFO  : Context for 'APU' is selected.
01:29:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:29:37 INFO  : 'ps7_init' command is executed.
01:29:37 INFO  : 'ps7_post_config' command is executed.
01:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:39 INFO  : Memory regions updated for context APU
01:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:39 INFO  : 'con' command is executed.
01:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:29:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:50:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:50:56 INFO  : Disconnected from the channel tcfchan#60.
01:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:50:57 INFO  : 'jtag frequency' command is executed.
01:50:57 INFO  : Context for 'APU' is selected.
01:50:57 INFO  : System reset is completed.
01:51:00 INFO  : 'after 3000' command is executed.
01:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:51:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:51:02 INFO  : Context for 'APU' is selected.
01:51:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:51:02 INFO  : Context for 'APU' is selected.
01:51:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:51:03 INFO  : 'ps7_init' command is executed.
01:51:03 INFO  : 'ps7_post_config' command is executed.
01:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:51:04 INFO  : Memory regions updated for context APU
01:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:05 INFO  : 'con' command is executed.
01:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:51:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:52:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:52:09 INFO  : Disconnected from the channel tcfchan#61.
01:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:52:10 INFO  : 'jtag frequency' command is executed.
01:52:10 INFO  : Context for 'APU' is selected.
01:52:10 INFO  : System reset is completed.
01:52:13 INFO  : 'after 3000' command is executed.
01:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:52:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:52:15 INFO  : Context for 'APU' is selected.
01:52:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:15 INFO  : Context for 'APU' is selected.
01:52:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:52:16 INFO  : 'ps7_init' command is executed.
01:52:16 INFO  : 'ps7_post_config' command is executed.
01:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:17 INFO  : Memory regions updated for context APU
01:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:17 INFO  : 'con' command is executed.
01:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:52:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:52:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:52:53 INFO  : Disconnected from the channel tcfchan#63.
01:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:52:53 INFO  : 'jtag frequency' command is executed.
01:52:53 INFO  : Context for 'APU' is selected.
01:52:53 INFO  : System reset is completed.
01:52:56 INFO  : 'after 3000' command is executed.
01:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:52:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:52:59 INFO  : Context for 'APU' is selected.
01:52:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:59 INFO  : Context for 'APU' is selected.
01:52:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:52:59 INFO  : 'ps7_init' command is executed.
01:52:59 INFO  : 'ps7_post_config' command is executed.
01:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:01 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:01 INFO  : Memory regions updated for context APU
01:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:01 INFO  : 'con' command is executed.
01:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:53:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:54:17 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:54:25 INFO  : Disconnected from the channel tcfchan#65.
01:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:54:25 INFO  : 'jtag frequency' command is executed.
01:54:25 INFO  : Context for 'APU' is selected.
01:54:25 INFO  : System reset is completed.
01:54:28 INFO  : 'after 3000' command is executed.
01:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:54:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:54:31 INFO  : Context for 'APU' is selected.
01:54:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:31 INFO  : Context for 'APU' is selected.
01:54:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:54:31 INFO  : 'ps7_init' command is executed.
01:54:31 INFO  : 'ps7_post_config' command is executed.
01:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:33 INFO  : Memory regions updated for context APU
01:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:33 INFO  : 'con' command is executed.
01:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:54:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:55:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:56:03 INFO  : Disconnected from the channel tcfchan#67.
01:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:56:04 INFO  : 'jtag frequency' command is executed.
01:56:04 INFO  : Context for 'APU' is selected.
01:56:04 INFO  : System reset is completed.
01:56:07 INFO  : 'after 3000' command is executed.
01:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:56:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:56:09 INFO  : Context for 'APU' is selected.
01:56:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:09 INFO  : Context for 'APU' is selected.
01:56:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:56:10 INFO  : 'ps7_init' command is executed.
01:56:10 INFO  : 'ps7_post_config' command is executed.
01:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:12 INFO  : Memory regions updated for context APU
01:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:12 INFO  : 'con' command is executed.
01:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:56:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:56:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:57:06 INFO  : Disconnected from the channel tcfchan#69.
01:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:57:06 INFO  : 'jtag frequency' command is executed.
01:57:06 INFO  : Context for 'APU' is selected.
01:57:06 INFO  : System reset is completed.
01:57:09 INFO  : 'after 3000' command is executed.
01:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:57:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:57:12 INFO  : Context for 'APU' is selected.
01:57:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:12 INFO  : Context for 'APU' is selected.
01:57:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:57:12 INFO  : 'ps7_init' command is executed.
01:57:12 INFO  : 'ps7_post_config' command is executed.
01:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:14 INFO  : Memory regions updated for context APU
01:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:14 INFO  : 'con' command is executed.
01:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:57:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:58:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:58:30 INFO  : Disconnected from the channel tcfchan#71.
01:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:58:31 INFO  : 'jtag frequency' command is executed.
01:58:31 INFO  : Context for 'APU' is selected.
01:58:31 INFO  : System reset is completed.
01:58:34 INFO  : 'after 3000' command is executed.
01:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:58:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:58:36 INFO  : Context for 'APU' is selected.
01:58:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:36 INFO  : Context for 'APU' is selected.
01:58:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:58:36 INFO  : 'ps7_init' command is executed.
01:58:37 INFO  : 'ps7_post_config' command is executed.
01:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:38 INFO  : Memory regions updated for context APU
01:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:38 INFO  : 'con' command is executed.
01:58:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:58:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
01:59:07 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:59:15 INFO  : Disconnected from the channel tcfchan#73.
01:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:59:15 INFO  : 'jtag frequency' command is executed.
01:59:15 INFO  : Context for 'APU' is selected.
01:59:16 INFO  : System reset is completed.
01:59:19 INFO  : 'after 3000' command is executed.
01:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:59:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:59:21 INFO  : Context for 'APU' is selected.
01:59:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:21 INFO  : Context for 'APU' is selected.
01:59:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:59:21 INFO  : 'ps7_init' command is executed.
01:59:21 INFO  : 'ps7_post_config' command is executed.
01:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:23 INFO  : Memory regions updated for context APU
01:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:23 INFO  : 'con' command is executed.
01:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:59:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:00:17 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:00:24 INFO  : Disconnected from the channel tcfchan#75.
02:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:00:25 INFO  : 'jtag frequency' command is executed.
02:00:25 INFO  : Context for 'APU' is selected.
02:00:25 INFO  : System reset is completed.
02:00:28 INFO  : 'after 3000' command is executed.
02:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:00:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:00:30 INFO  : Context for 'APU' is selected.
02:00:30 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:30 INFO  : Context for 'APU' is selected.
02:00:30 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:00:31 INFO  : 'ps7_init' command is executed.
02:00:31 INFO  : 'ps7_post_config' command is executed.
02:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:32 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:32 INFO  : Memory regions updated for context APU
02:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:33 INFO  : 'con' command is executed.
02:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:00:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:02:24 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:02:32 INFO  : Disconnected from the channel tcfchan#77.
02:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:02:32 INFO  : 'jtag frequency' command is executed.
02:02:32 INFO  : Context for 'APU' is selected.
02:02:32 INFO  : System reset is completed.
02:02:35 INFO  : 'after 3000' command is executed.
02:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:02:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:02:38 INFO  : Context for 'APU' is selected.
02:02:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:02:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:38 INFO  : Context for 'APU' is selected.
02:02:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:02:38 INFO  : 'ps7_init' command is executed.
02:02:38 INFO  : 'ps7_post_config' command is executed.
02:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:40 INFO  : Memory regions updated for context APU
02:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:40 INFO  : 'con' command is executed.
02:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:02:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:03:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:03:15 INFO  : Disconnected from the channel tcfchan#79.
02:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:03:16 INFO  : 'jtag frequency' command is executed.
02:03:16 INFO  : Context for 'APU' is selected.
02:03:16 INFO  : System reset is completed.
02:03:19 INFO  : 'after 3000' command is executed.
02:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:03:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:03:21 INFO  : Context for 'APU' is selected.
02:03:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:03:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:21 INFO  : Context for 'APU' is selected.
02:03:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:03:22 INFO  : 'ps7_init' command is executed.
02:03:22 INFO  : 'ps7_post_config' command is executed.
02:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:24 INFO  : Memory regions updated for context APU
02:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:24 INFO  : 'con' command is executed.
02:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:03:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:03:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:03:39 INFO  : Disconnected from the channel tcfchan#81.
02:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:03:39 INFO  : 'jtag frequency' command is executed.
02:03:39 INFO  : Context for 'APU' is selected.
02:03:39 INFO  : System reset is completed.
02:03:42 INFO  : 'after 3000' command is executed.
02:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:03:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:03:45 INFO  : Context for 'APU' is selected.
02:03:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:45 INFO  : Context for 'APU' is selected.
02:03:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:03:45 INFO  : 'ps7_init' command is executed.
02:03:45 INFO  : 'ps7_post_config' command is executed.
02:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:47 INFO  : Memory regions updated for context APU
02:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:47 INFO  : 'con' command is executed.
02:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:03:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:04:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:04:35 INFO  : Disconnected from the channel tcfchan#83.
02:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:04:35 INFO  : 'jtag frequency' command is executed.
02:04:35 INFO  : Context for 'APU' is selected.
02:04:35 INFO  : System reset is completed.
02:04:38 INFO  : 'after 3000' command is executed.
02:04:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:04:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:04:41 INFO  : Context for 'APU' is selected.
02:04:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:41 INFO  : Context for 'APU' is selected.
02:04:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:04:41 INFO  : 'ps7_init' command is executed.
02:04:41 INFO  : 'ps7_post_config' command is executed.
02:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:43 INFO  : Memory regions updated for context APU
02:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:43 INFO  : 'con' command is executed.
02:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:04:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:05:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:05:33 INFO  : Disconnected from the channel tcfchan#85.
02:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:05:33 INFO  : 'jtag frequency' command is executed.
02:05:33 INFO  : Context for 'APU' is selected.
02:05:33 INFO  : System reset is completed.
02:05:36 INFO  : 'after 3000' command is executed.
02:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:05:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:05:39 INFO  : Context for 'APU' is selected.
02:05:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:05:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:39 INFO  : Context for 'APU' is selected.
02:05:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:05:39 INFO  : 'ps7_init' command is executed.
02:05:39 INFO  : 'ps7_post_config' command is executed.
02:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:41 INFO  : Memory regions updated for context APU
02:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:41 INFO  : 'con' command is executed.
02:05:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:05:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:06:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:06:32 INFO  : Disconnected from the channel tcfchan#87.
02:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:06:33 INFO  : 'jtag frequency' command is executed.
02:06:33 INFO  : Context for 'APU' is selected.
02:06:33 INFO  : System reset is completed.
02:06:36 INFO  : 'after 3000' command is executed.
02:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:06:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:06:38 INFO  : Context for 'APU' is selected.
02:06:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:06:38 INFO  : Context for 'APU' is selected.
02:06:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:06:39 INFO  : 'ps7_init' command is executed.
02:06:39 INFO  : 'ps7_post_config' command is executed.
02:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:06:41 INFO  : Memory regions updated for context APU
02:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:41 INFO  : 'con' command is executed.
02:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:06:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:10:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:10:42 INFO  : Disconnected from the channel tcfchan#89.
02:10:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:10:43 INFO  : 'jtag frequency' command is executed.
02:10:43 INFO  : Context for 'APU' is selected.
02:10:43 INFO  : System reset is completed.
02:10:46 INFO  : 'after 3000' command is executed.
02:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:10:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:10:48 INFO  : Context for 'APU' is selected.
02:10:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:48 INFO  : Context for 'APU' is selected.
02:10:49 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:10:49 INFO  : 'ps7_init' command is executed.
02:10:49 INFO  : 'ps7_post_config' command is executed.
02:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:51 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:51 INFO  : Memory regions updated for context APU
02:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:51 INFO  : 'con' command is executed.
02:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:51 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:11:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:12:00 INFO  : Disconnected from the channel tcfchan#91.
02:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:12:01 INFO  : 'jtag frequency' command is executed.
02:12:01 INFO  : Context for 'APU' is selected.
02:12:01 INFO  : System reset is completed.
02:12:04 INFO  : 'after 3000' command is executed.
02:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:12:06 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:12:06 INFO  : Context for 'APU' is selected.
02:12:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:12:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:06 INFO  : Context for 'APU' is selected.
02:12:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:12:07 INFO  : 'ps7_init' command is executed.
02:12:07 INFO  : 'ps7_post_config' command is executed.
02:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:08 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:08 INFO  : Memory regions updated for context APU
02:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:09 INFO  : 'con' command is executed.
02:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:12:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:13:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:13:11 INFO  : Disconnected from the channel tcfchan#93.
02:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:13:11 INFO  : 'jtag frequency' command is executed.
02:13:11 INFO  : Context for 'APU' is selected.
02:13:11 INFO  : System reset is completed.
02:13:14 INFO  : 'after 3000' command is executed.
02:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:13:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:13:16 INFO  : Context for 'APU' is selected.
02:13:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:17 INFO  : Context for 'APU' is selected.
02:13:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:13:17 INFO  : 'ps7_init' command is executed.
02:13:17 INFO  : 'ps7_post_config' command is executed.
02:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:19 INFO  : Memory regions updated for context APU
02:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:19 INFO  : 'con' command is executed.
02:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:13:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:15:36 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:15:45 INFO  : Disconnected from the channel tcfchan#95.
02:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:15:45 INFO  : 'jtag frequency' command is executed.
02:15:45 INFO  : Context for 'APU' is selected.
02:15:45 INFO  : System reset is completed.
02:15:49 INFO  : 'after 3000' command is executed.
02:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:15:51 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:15:51 INFO  : Context for 'APU' is selected.
02:15:51 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:15:51 INFO  : Context for 'APU' is selected.
02:15:51 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:15:51 INFO  : 'ps7_init' command is executed.
02:15:51 INFO  : 'ps7_post_config' command is executed.
02:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:53 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:15:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:15:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:53 INFO  : Memory regions updated for context APU
02:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:53 INFO  : 'con' command is executed.
02:15:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:15:53 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:23:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
02:23:41 INFO  : Disconnected from the channel tcfchan#97.
02:23:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:23:41 INFO  : 'jtag frequency' command is executed.
02:23:41 INFO  : Context for 'APU' is selected.
02:23:41 INFO  : System reset is completed.
02:23:44 INFO  : 'after 3000' command is executed.
02:23:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:23:47 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
02:23:47 INFO  : Context for 'APU' is selected.
02:23:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
02:23:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:47 INFO  : Context for 'APU' is selected.
02:23:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
02:23:47 INFO  : 'ps7_init' command is executed.
02:23:47 INFO  : 'ps7_post_config' command is executed.
02:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:49 INFO  : Memory regions updated for context APU
02:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:49 INFO  : 'con' command is executed.
02:23:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:23:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
02:32:25 INFO  : Disconnected from the channel tcfchan#99.
03:12:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
03:12:53 INFO  : XSCT server has started successfully.
03:12:53 INFO  : plnx-install-location is set to ''
03:12:53 INFO  : Successfully done setting XSCT server connection channel  
03:12:53 INFO  : Successfully done setting workspace for the tool. 
03:12:57 INFO  : Registering command handlers for Vitis TCF services
03:13:00 INFO  : Successfully done query RDI_DATADIR 
03:13:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
03:13:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa is already opened

03:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:13:28 INFO  : 'jtag frequency' command is executed.
03:13:28 INFO  : Context for 'APU' is selected.
03:13:28 INFO  : System reset is completed.
03:13:31 INFO  : 'after 3000' command is executed.
03:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:13:33 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
03:13:33 INFO  : Context for 'APU' is selected.
03:13:33 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
03:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
03:13:33 INFO  : Context for 'APU' is selected.
03:13:33 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
03:13:34 INFO  : 'ps7_init' command is executed.
03:13:34 INFO  : 'ps7_post_config' command is executed.
03:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:35 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
03:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:13:35 INFO  : Memory regions updated for context APU
03:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:36 INFO  : 'con' command is executed.
03:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:13:36 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
