$date
	Wed Mar 26 23:17:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bus_arbiter $end
$var wire 4 ! grant [3:0] $end
$var reg 1 " clk $end
$var reg 4 # req [3:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % req [3:0] $end
$var wire 1 $ reset $end
$var reg 2 & current [1:0] $end
$var reg 4 ' grant [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
0$
#15000
1"
#20000
0"
b1 #
b1 %
#25000
b1 &
b1 !
b1 '
1"
#30000
0"
b0 #
b0 %
#35000
b0 !
b0 '
1"
#40000
0"
b1010 #
b1010 %
#45000
b10 &
b10 !
b10 '
1"
#50000
0"
b100 #
b100 %
#55000
b11 &
b100 !
b100 '
1"
#60000
0"
b10 #
b10 %
#65000
b10 !
b10 '
1"
#70000
0"
b1111 #
b1111 %
#75000
b0 &
b1000 !
b1000 '
1"
#80000
0"
b0 #
b0 %
#85000
b0 !
b0 '
1"
#90000
0"
b1 #
b1 %
#95000
b1 &
b1 !
b1 '
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
b0 #
b0 %
#145000
b0 !
b0 '
1"
#150000
0"
