Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Feb 28 00:43:31 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/sha_stream_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.595ns (47.765%)  route 1.744ns (52.235%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.810 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[4]
                         net (fo=1, routed)           0.404     3.214    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[20]
    SLICE_X69Y67         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.364 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[20]_i_1/O
                         net (fo=1, routed)           0.051     3.415    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_115
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X69Y67         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.547ns (46.383%)  route 1.788ns (53.617%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.841 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.425     3.266    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[25]
    SLICE_X68Y67         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.363 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[25]_i_1/O
                         net (fo=1, routed)           0.048     3.411    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_110
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y67         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.467ns (45.038%)  route 1.790ns (54.962%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.821 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.408     3.229    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[24]
    SLICE_X72Y66         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     3.266 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[24]_i_1/O
                         net (fo=1, routed)           0.067     3.333    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_111
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y66         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.579ns (48.626%)  route 1.668ns (51.374%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.847 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.294     3.141    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[27]
    SLICE_X72Y65         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.264 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[27]_i_1/O
                         net (fo=1, routed)           0.059     3.323    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_108
    SLICE_X72Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y65         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 1.455ns (44.926%)  route 1.784ns (55.074%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=6, routed)           0.985     1.961    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTBDOUT[5]
    SLICE_X77Y65         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.142     2.103 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_4/O
                         net (fo=2, routed)           0.280     2.383    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_4_n_8
    SLICE_X77Y65         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     2.435 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_11/O
                         net (fo=1, routed)           0.016     2.451    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_11_n_8
    SLICE_X77Y65         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.568 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.594    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[7]_i_2_n_8
    SLICE_X77Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.609 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.635    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2_n_8
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.650 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.676    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2_n_8
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.732 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.409     3.141    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_9_fu_655_p2[24]
    SLICE_X79Y69         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.299 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[24]_i_1/O
                         net (fo=1, routed)           0.016     3.315    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_176
    SLICE_X79Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X79Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X79Y69         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.600ns (49.825%)  route 1.611ns (50.175%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.840 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[5]
                         net (fo=1, routed)           0.269     3.109    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[21]
    SLICE_X72Y66         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     3.234 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[21]_i_1/O
                         net (fo=1, routed)           0.053     3.287    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_114
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y66         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 1.526ns (47.833%)  route 1.664ns (52.167%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.840 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[7]
                         net (fo=1, routed)           0.324     3.164    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[23]
    SLICE_X68Y67         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.215 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[23]_i_1/O
                         net (fo=1, routed)           0.051     3.266    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_112
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y67         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.613ns (50.703%)  route 1.568ns (49.297%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.881 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.207     3.088    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[31]
    SLICE_X69Y67         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     3.211 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[31]_i_2/O
                         net (fo=1, routed)           0.046     3.257    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_104
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X69Y67         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.539ns (48.545%)  route 1.631ns (51.455%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.881 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.265     3.146    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[29]
    SLICE_X69Y67         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     3.195 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[29]_i_1/O
                         net (fo=1, routed)           0.051     3.246    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_106
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X69Y67         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 1.578ns (50.203%)  route 1.565ns (49.797%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.791 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.218     3.009    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[18]
    SLICE_X72Y66         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.161 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[18]_i_1/O
                         net (fo=1, routed)           0.058     3.219    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_117
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y66         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  4.791    




