Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 17 04:19:32 2022
| Host         : LAPTOP-T1EMALFP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           11 |
| Yes          | No                    | No                     |              31 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             247 |           99 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   | reset_cond/M_reset_cond_in                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[9]_0     | control_unit/FSM_onehot_M_game_fsm_q[37]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                   |                                                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[9]_0     | register_file/M_temp_var1_q_reg[1]_0             |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[34]_3[0] | reset_cond/Q[0]                                  |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[34]_4[0] | reset_cond/Q[0]                                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[7]_2[0]  | reset_cond/Q[0]                                  |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[7]_3[0]  | reset_cond/Q[0]                                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[34]_0[0] | reset_cond/Q[0]                                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[7]_0[0]  | reset_cond/Q[0]                                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[34]_1[0] | reset_cond/Q[0]                                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[7]_1[0]  | reset_cond/Q[0]                                  |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[7]_4[0]  | reset_cond/Q[0]                                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[34]_2[0] | reset_cond/Q[0]                                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | control_unit/E[0]                                 | reset_cond/Q[0]                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | p_button1/M_ctr_q[0]_i_2__0_n_0                   | p_button1/sync/clear                             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | p_button2/M_ctr_q_reg[0]_0                        | p_button2/sync/M_pipe_q_reg[1]_0                 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | r_button/M_ctr_q_reg[6]_0                         | r_button/sync/M_pipe_q_reg[1]_0                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | control_unit/FSM_onehot_M_game_fsm_q_reg[9]_0     |                                                  |               13 |             31 |         2.38 |
|  clk_IBUF_BUFG |                                                   | reset_cond/Q[0]                                  |                9 |             34 |         3.78 |
+----------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


