\hypertarget{group__RCC__PLLCFGR__Bit__Positions}{}\doxysection{RCC\+\_\+\+PLLCFGR Bit Position Definitions}
\label{group__RCC__PLLCFGR__Bit__Positions}\index{RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+PLLCFGR register.  


Collaboration diagram for RCC\+\_\+\+PLLCFGR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__PLLCFGR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga2561745be271ee828e26de601f72162d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__PLLCFGR__Bit__Positions_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}}~24
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+PLLCFGR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__PLLCFGR__Bit__Positions_ga9a42e8b9ee60126976d9be056e5e66b1}\label{group__RCC__PLLCFGR__Bit__Positions_ga9a42e8b9ee60126976d9be056e5e66b1}} 
\index{RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}!RCC\_PLLCFGR\_PLLM@{RCC\_PLLCFGR\_PLLM}}
\index{RCC\_PLLCFGR\_PLLM@{RCC\_PLLCFGR\_PLLM}!RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM}{RCC\_PLLCFGR\_PLLM}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM~0}

Main PLL Division Factor for PLL VCO \mbox{\Hypertarget{group__RCC__PLLCFGR__Bit__Positions_ga4b571901d7cdc93ca1ecc1531f26ba6a}\label{group__RCC__PLLCFGR__Bit__Positions_ga4b571901d7cdc93ca1ecc1531f26ba6a}} 
\index{RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}!RCC\_PLLCFGR\_PLLN@{RCC\_PLLCFGR\_PLLN}}
\index{RCC\_PLLCFGR\_PLLN@{RCC\_PLLCFGR\_PLLN}!RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN}{RCC\_PLLCFGR\_PLLN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN~6}

Main PLL Multiplication Factor for VCO \mbox{\Hypertarget{group__RCC__PLLCFGR__Bit__Positions_ga2561745be271ee828e26de601f72162d}\label{group__RCC__PLLCFGR__Bit__Positions_ga2561745be271ee828e26de601f72162d}} 
\index{RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}!RCC\_PLLCFGR\_PLLP@{RCC\_PLLCFGR\_PLLP}}
\index{RCC\_PLLCFGR\_PLLP@{RCC\_PLLCFGR\_PLLP}!RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLP}{RCC\_PLLCFGR\_PLLP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP~16}

Main PLL Division Factor for Main System Clock \mbox{\Hypertarget{group__RCC__PLLCFGR__Bit__Positions_ga546495f69f570cb4b81d4a59054c7ed1}\label{group__RCC__PLLCFGR__Bit__Positions_ga546495f69f570cb4b81d4a59054c7ed1}} 
\index{RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}!RCC\_PLLCFGR\_PLLQ@{RCC\_PLLCFGR\_PLLQ}}
\index{RCC\_PLLCFGR\_PLLQ@{RCC\_PLLCFGR\_PLLQ}!RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLQ}{RCC\_PLLCFGR\_PLLQ}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ~24}

Main PLLQ Division Factor for PLLI2S Clock Output \mbox{\Hypertarget{group__RCC__PLLCFGR__Bit__Positions_ga92cb53ea81d2c47537eb217cc6659a2e}\label{group__RCC__PLLCFGR__Bit__Positions_ga92cb53ea81d2c47537eb217cc6659a2e}} 
\index{RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}!RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}}
\index{RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}!RCC\_PLLCFGR Bit Position Definitions@{RCC\_PLLCFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLSRC}{RCC\_PLLCFGR\_PLLSRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC~22}

Main PLL, PLLI2S, and PLLSAI Entry Clock Source 