git clone --depth 1 --no-tags https://github.com/jjviton/CursoLogica.git f:/verilog_sva_gh_scraper/data/full_repos/71290800
git clone --depth 1 --no-tags https://github.com/mitchgu/Nexys4FFTDemo.git f:/verilog_sva_gh_scraper/data/full_repos/70142306
git clone --depth 1 --no-tags https://github.com/ssrb/minimig.git f:/verilog_sva_gh_scraper/data/full_repos/69083235
git clone --depth 1 --no-tags https://github.com/IzyaSoft/EasyHDLLib.git f:/verilog_sva_gh_scraper/data/full_repos/70407601
git clone --depth 1 --no-tags https://github.com/Elicon-IL/EDA-Tools.git f:/verilog_sva_gh_scraper/data/full_repos/68890112
git clone --depth 1 --no-tags https://github.com/hgrosz/vscale_dom.git f:/verilog_sva_gh_scraper/data/full_repos/70879932
git clone --depth 1 --no-tags https://github.com/DexWen/OFDM.git f:/verilog_sva_gh_scraper/data/full_repos/70887445
git clone --depth 1 --no-tags https://github.com/24-hours/sdc.git f:/verilog_sva_gh_scraper/data/full_repos/69724172
git clone --depth 1 --no-tags https://github.com/GSejas/Dise-o-ASIC-FPGA-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/70310774
git clone --depth 1 --no-tags https://github.com/CatherineH/de0-nano-raspi-communication-demo.git f:/verilog_sva_gh_scraper/data/full_repos/73008270
git clone --depth 1 --no-tags https://github.com/15757170756/Electronic-Design-Competition.git f:/verilog_sva_gh_scraper/data/full_repos/72537771
git clone --depth 1 --no-tags https://github.com/RohitBhatta/Verilog-PPC-Basic.git f:/verilog_sva_gh_scraper/data/full_repos/67970958
git clone --depth 1 --no-tags https://github.com/neel112358/Linear-Algebra-Project.git f:/verilog_sva_gh_scraper/data/full_repos/70237670
git clone --depth 1 --no-tags https://github.com/charmichokshi/verilog_code_inverse_matrix.git f:/verilog_sva_gh_scraper/data/full_repos/70239487
git clone --depth 1 --no-tags https://github.com/laplaceyc/Hardware-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/71752903
git clone --depth 1 --no-tags https://github.com/sinkswim/DLX-Pro.git f:/verilog_sva_gh_scraper/data/full_repos/71885609
git clone --depth 1 --no-tags https://github.com/jackbradach/sstv_coverage.git f:/verilog_sva_gh_scraper/data/full_repos/72029437
git clone --depth 1 --no-tags https://github.com/manojngb/CNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/73586244
git clone --depth 1 --no-tags https://github.com/darwintr/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/73769198
git clone --depth 1 --no-tags https://github.com/robotmlg/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/70362439
git clone --depth 1 --no-tags https://github.com/descampsa/open-avr.git f:/verilog_sva_gh_scraper/data/full_repos/69764883
git clone --depth 1 --no-tags https://github.com/resolutedreamer/verilogADCcorrection.git f:/verilog_sva_gh_scraper/data/full_repos/73535457
git clone --depth 1 --no-tags https://github.com/comododragon/ahbl2avlmm.git f:/verilog_sva_gh_scraper/data/full_repos/68943309
git clone --depth 1 --no-tags https://github.com/KuanYuChang/STAR-FORCE-FPGA-Single-Player.git f:/verilog_sva_gh_scraper/data/full_repos/69739043
git clone --depth 1 --no-tags https://github.com/firephyz/LispMachine.git f:/verilog_sva_gh_scraper/data/full_repos/70858339
git clone --depth 1 --no-tags https://github.com/AndyTertzakian/FPGA-RC4-Cracker.git f:/verilog_sva_gh_scraper/data/full_repos/72401131
git clone --depth 1 --no-tags https://github.com/abit2/Computer-Organisation-Architecture-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/72042033
git clone --depth 1 --no-tags https://github.com/Paraoia/CS-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/74047622
git clone --depth 1 --no-tags https://github.com/shreyaanagpal/EE577b-DDR3.git f:/verilog_sva_gh_scraper/data/full_repos/70950223
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8Servo_vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/72241823
git clone --depth 1 --no-tags https://github.com/tudoma/FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/73066088
git clone --depth 1 --no-tags https://github.com/DbCrWk/ece350-testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/72384469
git clone --depth 1 --no-tags https://github.com/LouiseSiah/ADC_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/73108970
git clone --depth 1 --no-tags https://github.com/PACO-CPU/rocket-soc.git f:/verilog_sva_gh_scraper/data/full_repos/69465196
git clone --depth 1 --no-tags https://github.com/raash1d/bcd-adder.git f:/verilog_sva_gh_scraper/data/full_repos/69759072
git clone --depth 1 --no-tags https://github.com/ISKU/Digital-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/70800171
git clone --depth 1 --no-tags https://github.com/baochuquan/simple-carbon-nanotube-computer-system.git f:/verilog_sva_gh_scraper/data/full_repos/70916856
git clone --depth 1 --no-tags https://github.com/shawn-msft/zynqRelated.git f:/verilog_sva_gh_scraper/data/full_repos/71458801
git clone --depth 1 --no-tags https://github.com/AnthonyVDeCaria/ECE496-FPGA_BlueTooth_App.git f:/verilog_sva_gh_scraper/data/full_repos/68470835
git clone --depth 1 --no-tags https://github.com/DexWen/Interleaver.git f:/verilog_sva_gh_scraper/data/full_repos/71234569
git clone --depth 1 --no-tags https://github.com/G4GUO/CQTVVerilogDemo.git f:/verilog_sva_gh_scraper/data/full_repos/69783523
git clone --depth 1 --no-tags https://github.com/G4GUO/DATVExpressRaw16.git f:/verilog_sva_gh_scraper/data/full_repos/69786103
git clone --depth 1 --no-tags https://github.com/jackzhang1992/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/71971923
git clone --depth 1 --no-tags https://github.com/tsxxjq/VLIWFPProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/68615622
git clone --depth 1 --no-tags https://github.com/kiwih/brainfuck-core.git f:/verilog_sva_gh_scraper/data/full_repos/69208608
git clone --depth 1 --no-tags https://github.com/CarlRaymond/ice40.git f:/verilog_sva_gh_scraper/data/full_repos/70201904
git clone --depth 1 --no-tags https://github.com/conorpp/altera-openadc.git f:/verilog_sva_gh_scraper/data/full_repos/73507796
git clone --depth 1 --no-tags https://github.com/clkwrkunvrs/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/73579858
git clone --depth 1 --no-tags https://github.com/jprltsnz/sd-host.git f:/verilog_sva_gh_scraper/data/full_repos/72313533
git clone --depth 1 --no-tags https://github.com/secworks/bigmath.git f:/verilog_sva_gh_scraper/data/full_repos/73788002
git clone --depth 1 --no-tags https://github.com/yanagiragi/MIPS-CPU-Pipeline-5-.git f:/verilog_sva_gh_scraper/data/full_repos/69019298
git clone --depth 1 --no-tags https://github.com/fusesoc/wb_common.git f:/verilog_sva_gh_scraper/data/full_repos/68084050
git clone --depth 1 --no-tags https://github.com/rakeshgehalot/AddMul_in_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/71529752
git clone --depth 1 --no-tags https://github.com/benjnkns/PhotonCounting.git f:/verilog_sva_gh_scraper/data/full_repos/70529267
git clone --depth 1 --no-tags https://github.com/ogvalt/melexis_internship_usart_design_and_verification.git f:/verilog_sva_gh_scraper/data/full_repos/71464162
git clone --depth 1 --no-tags https://github.com/fusesoc/vlog_tb_utils.git f:/verilog_sva_gh_scraper/data/full_repos/68045685
git clone --depth 1 --no-tags https://github.com/EdieS/IRIGB.git f:/verilog_sva_gh_scraper/data/full_repos/68311202
git clone --depth 1 --no-tags https://github.com/KevinTheGuo/Vegetable-Viking.git f:/verilog_sva_gh_scraper/data/full_repos/73443092
git clone --depth 1 --no-tags https://github.com/fu908301/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/70462197
git clone --depth 1 --no-tags https://github.com/yimingf/ve370.git f:/verilog_sva_gh_scraper/data/full_repos/71272987
git clone --depth 1 --no-tags https://github.com/fire-sand/RSA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/70548835
git clone --depth 1 --no-tags https://github.com/set-soft/apio-debian.git f:/verilog_sva_gh_scraper/data/full_repos/71807718
git clone --depth 1 --no-tags https://github.com/bt8023cpt/ep2c8q208c8n.vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/73671379
git clone --depth 1 --no-tags https://github.com/sparida/ECE-337-Edge-Detection-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/73313308
git clone --depth 1 --no-tags https://github.com/Chun-Feng/Block_RAM_Module_FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/68467628
git clone --depth 1 --no-tags https://github.com/sxr4316/2.0.SingleResourceMCAC.git f:/verilog_sva_gh_scraper/data/full_repos/68629819
git clone --depth 1 --no-tags https://github.com/bhagyasr/MD5-Cracker.git f:/verilog_sva_gh_scraper/data/full_repos/72874634
git clone --depth 1 --no-tags https://github.com/bt8023cpt/ep2c8q208c8n.electronic-watch.git f:/verilog_sva_gh_scraper/data/full_repos/73671243
git clone --depth 1 --no-tags https://github.com/patiltanmay/VLIW.git f:/verilog_sva_gh_scraper/data/full_repos/71873284
git clone --depth 1 --no-tags https://github.com/ItsSaravananRajendran/TimeDivisionMultiplexing.git f:/verilog_sva_gh_scraper/data/full_repos/72359533
git clone --depth 1 --no-tags https://github.com/AtivJoshi/matrix-inversion-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/70234856
git clone --depth 1 --no-tags https://github.com/clementcole/Reverse_Compile_To_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/69293022
git clone --depth 1 --no-tags https://github.com/sususweet/74LSXX_LIB.git f:/verilog_sva_gh_scraper/data/full_repos/71057647
git clone --depth 1 --no-tags https://github.com/huihui-v/Single_cycled_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/73269199
git clone --depth 1 --no-tags https://github.com/juanjosedq/SDHost.git f:/verilog_sva_gh_scraper/data/full_repos/73188227
git clone --depth 1 --no-tags https://github.com/maqingnian/Serial_inverter_CPLD.git f:/verilog_sva_gh_scraper/data/full_repos/70394484
git clone --depth 1 --no-tags https://github.com/vipinkmenon/MEC_8085.git f:/verilog_sva_gh_scraper/data/full_repos/70144639
git clone --depth 1 --no-tags https://github.com/15pratik/MatrixInverse.git f:/verilog_sva_gh_scraper/data/full_repos/70248078
git clone --depth 1 --no-tags https://github.com/jeffthardy/vivado_ip.git f:/verilog_sva_gh_scraper/data/full_repos/71007671
git clone --depth 1 --no-tags https://github.com/rakeshgehalot/AudioPlayer_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/71530551
git clone --depth 1 --no-tags https://github.com/Alfons0329/DLAB_Fall_2016.git f:/verilog_sva_gh_scraper/data/full_repos/70126525
git clone --depth 1 --no-tags https://github.com/SamKLowe/test-repo.git f:/verilog_sva_gh_scraper/data/full_repos/73213057
git clone --depth 1 --no-tags https://github.com/Elphel/x359.git f:/verilog_sva_gh_scraper/data/full_repos/69068066
git clone --depth 1 --no-tags https://github.com/LBerrospe/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/69780364
git clone --depth 1 --no-tags https://github.com/anushreerankawat/Matrix_Inverse.git f:/verilog_sva_gh_scraper/data/full_repos/70266573
git clone --depth 1 --no-tags https://github.com/fusesoc/cdc_utils.git f:/verilog_sva_gh_scraper/data/full_repos/69434044
git clone --depth 1 --no-tags https://github.com/ogvalt/hardware_design_course_mips_core.git f:/verilog_sva_gh_scraper/data/full_repos/70470306
git clone --depth 1 --no-tags https://github.com/xupsh/Projects-in-Video.git f:/verilog_sva_gh_scraper/data/full_repos/71201693
git clone --depth 1 --no-tags https://github.com/alangarf/dlg2456_spi.git f:/verilog_sva_gh_scraper/data/full_repos/73048451
git clone --depth 1 --no-tags https://github.com/picus3/2048-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/67960793
git clone --depth 1 --no-tags https://github.com/mohannad-abwah/intel8080.git f:/verilog_sva_gh_scraper/data/full_repos/68882966
git clone --depth 1 --no-tags https://github.com/jeasinema/HKRMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/73924313
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/DHPTMT.git f:/verilog_sva_gh_scraper/data/full_repos/69571253
git clone --depth 1 --no-tags https://github.com/Krutarth007/Linear_Algebra_inverse_matrix.git f:/verilog_sva_gh_scraper/data/full_repos/70234221
git clone --depth 1 --no-tags https://github.com/ouabache/socgen_BFMs.git f:/verilog_sva_gh_scraper/data/full_repos/68158580
git clone --depth 1 --no-tags https://github.com/RohitBhatta/Verilog-PPC-Advanced.git f:/verilog_sva_gh_scraper/data/full_repos/67971121
git clone --depth 1 --no-tags https://github.com/develone/verilog_myhdl_cosimulation_and_verilator.git f:/verilog_sva_gh_scraper/data/full_repos/71060463
git clone --depth 1 --no-tags https://github.com/Janvipatel44/inverse_matrix.git f:/verilog_sva_gh_scraper/data/full_repos/70247905
git clone --depth 1 --no-tags https://github.com/UMCUGenetics/Dx_tracks.git f:/verilog_sva_gh_scraper/data/full_repos/72451353
git clone --depth 1 --no-tags https://github.com/v1X3Q0/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman.git f:/verilog_sva_gh_scraper/data/full_repos/69766238
