vhdtdtfi -lib work {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/add32.v} -lang verilog -prj ProjectP -o add4_32.spl -module add4_32 -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family xa9500xl add4_32.spl {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/add4_32.sym} 
vhdtdtfi -lib work {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/add32.v} -lang verilog -prj ProjectP -o add4_32.spl -module add4_32 -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family xa9500xl -w add4_32.spl {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/add4_32.sym} 
vhdtdtfi -lib work {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/add32.v} -lang verilog -prj ProjectP -o add4_32.spl -module add4_32 -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family xa9500xl -w add4_32.spl {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/add4_32.sym} 
