# Design Flow in Quartus Prime
<ol>
<li>Create a new project and add Verilog file</li>
<li>Assign pins</li>
<li>Create SDC (Synopsys Design Constraints) file</li>
<li>Compile the design</li>
<li>Upload using programmer option</li>
</ol>


