<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.02.13.22:46:20"
 outputDirectory="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SM21CHU2F53E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="av" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4194304" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="esram_clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="av_address" direction="input" role="address" width="20" />
   <port name="av_write" direction="input" role="write" width="1" />
   <port name="av_writedata" direction="input" role="writedata" width="32" />
   <port name="av_read" direction="input" role="read" width="1" />
   <port name="av_readdata" direction="output" role="readdata" width="32" />
   <port name="av_waitrequest" direction="output" role="waitrequest" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_n" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="esram_locked_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="esram_clk_locked"
       direction="output"
       role="esram_clk_locked"
       width="1" />
  </interface>
  <interface name="esram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="esram_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk" direction="input" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="IP_Tests_esRAM_AVMM_0"
   version="1.0"
   name="IP_Tests_esRAM_AVMM_0">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/synth/IP_Tests_esRAM_AVMM_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/synth/IP_Tests_esRAM_AVMM_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/esRAM_AVMM_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="IP_Tests_esRAM_AVMM_0">"Generating: IP_Tests_esRAM_AVMM_0"</message>
   <message level="Info" culprit="IP_Tests_esRAM_AVMM_0">"Generating: esRAM_device"</message>
  </messages>
 </entity>
 <entity kind="esRAM_AVMM" version="1.0" name="esRAM_device">
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/esRAM_0_esram_1915_rcvszmq.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/esRAM_0_esram_altera_iopll_1915_sfeerqi.v"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/stratix10_altera_iopll.v"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/bretime.vhd"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/esRAM_device.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/esRAM_0_esram_1915_rcvszmq.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/esRAM_0_esram_altera_iopll_1915_sfeerqi.v"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/stratix10_altera_iopll.v"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/bretime.vhd"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/ip/IP_Tests/IP_Tests_esRAM_AVMM_0/esRAM_AVMM_10/synth/esRAM_device.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/DeepSouth_IP/esRAM_AVMM_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="IP_Tests_esRAM_AVMM_0" as="esRAM_AVMM_0" />
  <messages>
   <message level="Info" culprit="IP_Tests_esRAM_AVMM_0">"Generating: esRAM_device"</message>
  </messages>
 </entity>
</deploy>
