Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.0.18.0

Sat Dec  3 17:47:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt frequencyTester_impl_1.twr frequencyTester_impl_1.udb -gui

-----------------------------------------
Design:          tester
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.9362%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
oscil_i0/D                               |   25.291 ns 
{counter_19__i23/SR   counter_19__i24/SR}|   25.383 ns 
{counter_19__i25/SR   counter_19__i26/SR}|   25.383 ns 
{counter_19__i27/SR   counter_19__i28/SR}|   25.383 ns 
{counter_19__i29/SR   counter_19__i30/SR}|   25.383 ns 
counter_19__i31/SR                       |   25.383 ns 
counter_19__i0/SR                        |   25.978 ns 
{counter_19__i1/SR   counter_19__i2/SR}  |   25.978 ns 
{counter_19__i3/SR   counter_19__i4/SR}  |   25.978 ns 
{counter_19__i5/SR   counter_19__i6/SR}  |   25.978 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_19__i9/D                         |    1.882 ns 
counter_19__i10/D                        |    1.882 ns 
counter_19__i11/D                        |    1.882 ns 
counter_19__i12/D                        |    1.882 ns 
counter_19__i13/D                        |    1.882 ns 
counter_19__i14/D                        |    1.882 ns 
counter_19__i15/D                        |    1.882 ns 
counter_19__i16/D                        |    1.882 ns 
counter_19__i17/D                        |    1.882 ns 
counter_19__i18/D                        |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 1 Start or End Points      |           Type           
-------------------------------------------------------------------
oscil                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         1
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : oscil_i0/D  (SLICE_R11C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.290 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158                                                         NET DELAY        3.820                 21.201  18      
i1_2_lut/B->i1_2_lut/Z                    SLICE_R11C3C       D0_TO_F0_DELAY   0.476                 21.677  1       
oscil_N_66 ( DI0 )                                           NET DELAY        0.000                 21.677  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.198                 46.967  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.967  
Arrival Time                                                                                       -21.676  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.290  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : {counter_19__i23/SR   counter_19__i24/SR}  (SLICE_R10C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.382 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.873                 21.254  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.253  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.382  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : {counter_19__i25/SR   counter_19__i26/SR}  (SLICE_R10C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.382 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.873                 21.254  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.253  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.382  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : {counter_19__i27/SR   counter_19__i28/SR}  (SLICE_R10C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.382 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.873                 21.254  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.253  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.382  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : {counter_19__i29/SR   counter_19__i30/SR}  (SLICE_R10C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.382 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.873                 21.254  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.253  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.382  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : counter_19__i31/SR  (SLICE_R10C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.382 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.873                 21.254  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.253  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.382  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : counter_19__i0/SR  (SLICE_R10C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.977 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.278                 20.659  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.658  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.977  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : {counter_19__i1/SR   counter_19__i2/SR}  (SLICE_R10C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.977 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.278                 20.659  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.658  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.977  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : {counter_19__i3/SR   counter_19__i4/SR}  (SLICE_R10C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.977 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.278                 20.659  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.658  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.977  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : {counter_19__i5/SR   counter_19__i6/SR}  (SLICE_R10C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.977 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[17]                                                  NET DELAY        2.736                  9.623  2       
i18_4_lut/A->i18_4_lut/Z                  SLICE_R9C4A        A0_TO_F0_DELAY   0.449                 10.072  1       
n44                                                          NET DELAY        2.485                 12.557  1       
i24_4_lut/D->i24_4_lut/Z                  SLICE_R9C5A        B1_TO_F1_DELAY   0.449                 13.006  1       
n50                                                          NET DELAY        3.146                 16.152  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R11C5B       A0_TO_F0_DELAY   0.476                 16.628  1       
n8_adj_2                                                     NET DELAY        0.304                 16.932  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R11C5B       C1_TO_F1_DELAY   0.449                 17.381  18      
n158 ( LSR )                                                 NET DELAY        3.278                 20.659  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.658  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.977  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i9/Q  (SLICE_R10C4B)
Path End         : counter_19__i9/D  (SLICE_R10C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i9/CK->counter_19__i9/Q       SLICE_R10C4B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[9]                                                   NET DELAY        0.868                  4.669  2       
counter_19_add_4_11/C0->counter_19_add_4_11/S0
                                          SLICE_R10C4B       C0_TO_F0_DELAY   0.248                  4.917  1       
n156 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i10/Q  (SLICE_R10C4B)
Path End         : counter_19__i10/D  (SLICE_R10C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i10/CK->counter_19__i10/Q     SLICE_R10C4B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[10]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_11/C1->counter_19_add_4_11/S1
                                          SLICE_R10C4B       C1_TO_F1_DELAY   0.248                  4.917  1       
n155 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i11/Q  (SLICE_R10C4C)
Path End         : counter_19__i11/D  (SLICE_R10C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i11/CK->counter_19__i11/Q     SLICE_R10C4C       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[11]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_13/C0->counter_19_add_4_13/S0
                                          SLICE_R10C4C       C0_TO_F0_DELAY   0.248                  4.917  1       
n154 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i12/Q  (SLICE_R10C4C)
Path End         : counter_19__i12/D  (SLICE_R10C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i12/CK->counter_19__i12/Q     SLICE_R10C4C       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[12]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_13/C1->counter_19_add_4_13/S1
                                          SLICE_R10C4C       C1_TO_F1_DELAY   0.248                  4.917  1       
n153 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i13/Q  (SLICE_R10C4D)
Path End         : counter_19__i13/D  (SLICE_R10C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i13/CK->counter_19__i13/Q     SLICE_R10C4D       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[13]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_15/C0->counter_19_add_4_15/S0
                                          SLICE_R10C4D       C0_TO_F0_DELAY   0.248                  4.917  1       
n152 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i14/Q  (SLICE_R10C4D)
Path End         : counter_19__i14/D  (SLICE_R10C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i14/CK->counter_19__i14/Q     SLICE_R10C4D       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[14]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_15/C1->counter_19_add_4_15/S1
                                          SLICE_R10C4D       C1_TO_F1_DELAY   0.248                  4.917  1       
n151 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i15/Q  (SLICE_R10C5A)
Path End         : counter_19__i15/D  (SLICE_R10C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i15/CK->counter_19__i15/Q     SLICE_R10C5A       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[15]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_17/C0->counter_19_add_4_17/S0
                                          SLICE_R10C5A       C0_TO_F0_DELAY   0.248                  4.917  1       
n150 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i16/Q  (SLICE_R10C5A)
Path End         : counter_19__i16/D  (SLICE_R10C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i16/CK->counter_19__i16/Q     SLICE_R10C5A       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[16]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_17/C1->counter_19_add_4_17/S1
                                          SLICE_R10C5A       C1_TO_F1_DELAY   0.248                  4.917  1       
n149 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i17/Q  (SLICE_R10C5B)
Path End         : counter_19__i17/D  (SLICE_R10C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i17/CK->counter_19__i17/Q     SLICE_R10C5B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[17]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_19/C0->counter_19_add_4_19/S0
                                          SLICE_R10C5B       C0_TO_F0_DELAY   0.248                  4.917  1       
n148 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i18/Q  (SLICE_R10C5B)
Path End         : counter_19__i18/D  (SLICE_R10C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i18/CK->counter_19__i18/Q     SLICE_R10C5B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[18]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_19/C1->counter_19_add_4_19/S1
                                          SLICE_R10C5B       C1_TO_F1_DELAY   0.248                  4.917  1       
n147 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

