-CPU.v:	
	- Removed support for 3 T stages as compare instructions don't need them (2 T states instead)
	- Optimized MID SID switches
  - Might need to latch ALU status during T1 phase
-Memory:
	- Continuously assigned Rdata
