Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 23 21:45:27 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_bmp_timing_summary_routed.rpt -pb vga_bmp_timing_summary_routed.pb -rpx vga_bmp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_bmp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.369        0.000                      0                  859        0.068        0.000                      0                  859        2.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.966        0.000                      0                  706        0.068        0.000                      0                  706        2.000        0.000                       0                   132  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             34.356        0.000                      0                   53        0.203        0.000                      0                   53       19.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
iPCK          sys_clk_pin         0.369        0.000                      0                  100        0.930        0.000                      0                  100  
sys_clk_pin   iPCK                3.952        0.000                      0                    9        0.179        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 3.421ns (58.655%)  route 2.411ns (41.345%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.698     5.367    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_2_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.239 r  bmprom_instance/data_reg_2_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.304    bmprom_instance/data_reg_2_3_n_0
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.729 r  bmprom_instance/data_reg_3_3/DOADO[0]
                         net (fo=1, routed)           2.346    11.075    bmprom_instance/data_reg_3_3_n_35
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.124    11.199 r  bmprom_instance/G[0]_i_1/O
                         net (fo=1, routed)           0.000    11.199    bmprom_instance_n_5
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.029    13.165    G_reg[0]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.421ns (59.974%)  route 2.283ns (40.026%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.699     5.368    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.240 r  bmprom_instance/data_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.305    bmprom_instance/data_reg_0_6_n_0
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.730 r  bmprom_instance/data_reg_1_6/DOADO[0]
                         net (fo=1, routed)           2.218    10.948    bmprom_instance/data_reg_1_6_n_35
    SLICE_X30Y48         LUT4 (Prop_lut4_I1_O)        0.124    11.072 r  bmprom_instance/R[0]_i_1/O
                         net (fo=1, routed)           0.000    11.072    bmprom_instance_n_8
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.081    13.217    R_reg[0]
  -------------------------------------------------------------------
                         required time                         13.217    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 3.421ns (61.574%)  route 2.135ns (38.426%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.684     5.353    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  bmprom_instance/data_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    bmprom_instance/data_reg_0_7_n_0
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 r  bmprom_instance/data_reg_1_7/DOADO[0]
                         net (fo=1, routed)           2.070    10.785    bmprom_instance/data_reg_1_7_n_35
    SLICE_X29Y50         LUT4 (Prop_lut4_I1_O)        0.124    10.909 r  bmprom_instance/R[1]_i_1/O
                         net (fo=1, routed)           0.000    10.909    bmprom_instance_n_7
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.487    12.878    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.391    13.269    
                         clock uncertainty           -0.035    13.234    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.031    13.265    R_reg[1]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 3.421ns (64.369%)  route 1.894ns (35.631%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.708     5.377    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.249 r  bmprom_instance/data_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.314    bmprom_instance/data_reg_0_5_n_0
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.739 r  bmprom_instance/data_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.828    10.567    bmprom_instance/data_reg_1_5_n_35
    SLICE_X29Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.691 r  bmprom_instance/G[2]_i_1/O
                         net (fo=1, routed)           0.000    10.691    bmprom_instance_n_3
    SLICE_X29Y48         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  G_reg[2]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.032    13.168    G_reg[2]
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 3.421ns (64.875%)  route 1.852ns (35.125%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.723     5.392    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.264 r  bmprom_instance/data_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.329    bmprom_instance/data_reg_0_4_n_0
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.754 r  bmprom_instance/data_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.787    10.541    bmprom_instance/data_reg_1_4_n_35
    SLICE_X29Y50         LUT4 (Prop_lut4_I1_O)        0.124    10.665 r  bmprom_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000    10.665    bmprom_instance_n_4
    SLICE_X29Y50         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.487    12.878    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.031    13.151    G_reg[1]
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 3.421ns (66.674%)  route 1.710ns (33.326%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.727     5.396    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.268 r  bmprom_instance/data_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.333    bmprom_instance/data_reg_0_8_n_0
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.758 r  bmprom_instance/data_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.645    10.403    bmprom_instance/data_reg_1_8_n_35
    SLICE_X29Y50         LUT4 (Prop_lut4_I1_O)        0.124    10.527 r  bmprom_instance/R[2]_i_2/O
                         net (fo=1, routed)           0.000    10.527    bmprom_instance_n_6
    SLICE_X29Y50         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.487    12.878    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.029    13.149    R_reg[2]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 3.450ns (65.404%)  route 1.825ns (34.596%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.707     5.376    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.248 r  bmprom_instance/data_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.313    bmprom_instance/data_reg_0_0_n_0
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.738 r  bmprom_instance/data_reg_1_0/DOADO[0]
                         net (fo=1, routed)           1.760    10.498    bmprom_instance/data_reg_1_0_n_35
    SLICE_X29Y48         LUT4 (Prop_lut4_I1_O)        0.153    10.651 r  bmprom_instance/B[0]_i_1/O
                         net (fo=1, routed)           0.000    10.651    bmprom_instance_n_2
    SLICE_X29Y48         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.075    13.326    B_reg[0]
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 3.421ns (66.453%)  route 1.727ns (33.547%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.705     5.374    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.246 r  bmprom_instance/data_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.311    bmprom_instance/data_reg_0_1_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.736 r  bmprom_instance/data_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.662    10.398    bmprom_instance/data_reg_1_1_n_35
    SLICE_X29Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.522 r  bmprom_instance/B[1]_i_1/O
                         net (fo=1, routed)           0.000    10.522    bmprom_instance_n_1
    SLICE_X29Y48         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[1]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.029    13.280    B_reg[1]
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 3.421ns (68.992%)  route 1.538ns (31.008%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.708     5.377    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.249 r  bmprom_instance/data_reg_2_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.314    bmprom_instance/data_reg_2_2_n_0
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.739 r  bmprom_instance/data_reg_3_2/DOADO[0]
                         net (fo=1, routed)           1.472    10.211    bmprom_instance/data_reg_3_2_n_35
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.335 r  bmprom_instance/B[2]_i_1/O
                         net (fo=1, routed)           0.000    10.335    bmprom_instance_n_0
    SLICE_X29Y48         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[2]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.031    13.282    B_reg[2]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 addr_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_3_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.419ns (10.849%)  route 3.443ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.676     5.344    CLK_IBUF_BUFG
    SLICE_X26Y44         FDRE                                         r  addr_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.419     5.763 r  addr_reg[7]_rep__1/Q
                         net (fo=10, routed)          3.443     9.206    bmprom_instance/data_reg_3_3_0[7]
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_3_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.520    12.912    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_3_3/CLKARDCLK
                         clock pessimism              0.277    13.188    
                         clock uncertainty           -0.035    13.153    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    12.414    bmprom_instance/data_reg_3_3
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 addr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_3_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.386%)  route 0.170ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.564     1.476    CLK_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  addr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  addr_reg[1]_rep/Q
                         net (fo=12, routed)          0.170     1.786    bmprom_instance/ADDRARDADDR[1]
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.875     2.034    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.718    bmprom_instance/data_reg_3_0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 addr_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.976%)  route 0.172ns (55.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  addr_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[8]_rep__0/Q
                         net (fo=10, routed)          0.172     1.790    bmprom_instance/sel[8]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.876     2.035    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.719    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_3_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.894%)  route 0.173ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  addr_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[5]_rep/Q
                         net (fo=12, routed)          0.173     1.791    bmprom_instance/ADDRARDADDR[5]
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.875     2.034    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.718    bmprom_instance/data_reg_3_0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 addr_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.303%)  route 0.227ns (61.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  addr_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.227     1.845    bmprom_instance/sel[1]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.876     2.035    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.738    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pixelCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            addr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.255%)  route 0.310ns (68.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X19Y44         FDRE                                         r  pixelCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixelCnt_reg[4]/Q
                         net (fo=5, routed)           0.310     1.928    pixelCnt_reg[4]
    SLICE_X27Y44         FDRE                                         r  addr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.992    CLK_IBUF_BUFG
    SLICE_X27Y44         FDRE                                         r  addr_reg[4]_rep__2/C
                         clock pessimism             -0.252     1.740    
    SLICE_X27Y44         FDRE (Hold_fdre_C_D)         0.075     1.815    addr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.428%)  route 0.226ns (61.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X27Y44         FDRE                                         r  addr_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[4]_rep__0/Q
                         net (fo=10, routed)          0.226     1.844    bmprom_instance/sel[4]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.876     2.035    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.719    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 addr_reg[13]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.338%)  route 0.227ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  addr_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[13]_rep__0/Q
                         net (fo=10, routed)          0.227     1.845    bmprom_instance/sel[13]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.876     2.035    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.719    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 addr_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_3_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.382%)  route 0.226ns (61.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  addr_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[14]_rep/Q
                         net (fo=12, routed)          0.226     1.844    bmprom_instance/ADDRARDADDR[14]
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.875     2.034    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.718    bmprom_instance/data_reg_3_0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.005%)  route 0.230ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  addr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[3]_rep__0/Q
                         net (fo=10, routed)          0.230     1.848    bmprom_instance/sel[3]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.876     2.035    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.719    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 addr_reg[14]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.808%)  route 0.232ns (62.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.477    CLK_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  addr_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addr_reg[14]_rep__0/Q
                         net (fo=10, routed)          0.232     1.850    bmprom_instance/sel[14]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.876     2.035    bmprom_instance/CLK_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.719    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y5      bmprom_instance/data_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y17     bmprom_instance/data_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y4      bmprom_instance/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y6      bmprom_instance/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y18     bmprom_instance/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y7      bmprom_instance/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y13     bmprom_instance/data_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y11     bmprom_instance/data_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y8      bmprom_instance/data_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y14     bmprom_instance/data_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y48     G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50     G_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     G_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y48     R_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50     R_reg[1]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y48     G_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50     G_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48     G_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y48     R_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50     R_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       34.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.356ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.966ns (20.370%)  route 3.776ns (79.630%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.146ns = ( 48.146 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.286    13.714    syncgen_n_3
    SLICE_X32Y52         FDRE                                         r  VGA_R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.491    48.146    PCK
    SLICE_X32Y52         FDRE                                         r  VGA_R_reg[2]/C
                         clock pessimism              0.642    48.788    
                         clock uncertainty           -0.195    48.593    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.524    48.069    VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                 34.356    

Slack (MET) :             34.494ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.966ns (20.982%)  route 3.638ns (79.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.146ns = ( 48.146 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.147    13.575    syncgen_n_3
    SLICE_X32Y51         FDRE                                         r  VGA_G_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.491    48.146    PCK
    SLICE_X32Y51         FDRE                                         r  VGA_G_reg[1]/C
                         clock pessimism              0.642    48.788    
                         clock uncertainty           -0.195    48.593    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.524    48.069    VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                 34.494    

Slack (MET) :             34.494ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.966ns (20.982%)  route 3.638ns (79.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.146ns = ( 48.146 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.147    13.575    syncgen_n_3
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.491    48.146    PCK
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.642    48.788    
                         clock uncertainty           -0.195    48.593    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.524    48.069    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                 34.494    

Slack (MET) :             34.642ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.966ns (21.683%)  route 3.489ns (78.317%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.999    13.426    syncgen_n_3
    SLICE_X30Y50         FDRE                                         r  VGA_G_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.490    48.145    PCK
    SLICE_X30Y50         FDRE                                         r  VGA_G_reg[2]/C
                         clock pessimism              0.642    48.787    
                         clock uncertainty           -0.195    48.592    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    48.068    VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                         48.068    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                 34.642    

Slack (MET) :             34.651ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.966ns (21.727%)  route 3.480ns (78.273%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.990    13.417    syncgen_n_3
    SLICE_X30Y52         FDRE                                         r  VGA_R_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.490    48.145    PCK
    SLICE_X30Y52         FDRE                                         r  VGA_R_reg[0]/C
                         clock pessimism              0.642    48.787    
                         clock uncertainty           -0.195    48.592    
    SLICE_X30Y52         FDRE (Setup_fdre_C_R)       -0.524    48.068    VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         48.068    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                 34.651    

Slack (MET) :             34.974ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.966ns (22.735%)  route 3.283ns (77.265%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 48.157 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.793    13.220    syncgen_n_3
    SLICE_X32Y48         FDRE                                         r  VGA_B_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.501    48.157    PCK
    SLICE_X32Y48         FDRE                                         r  VGA_B_reg[1]/C
                         clock pessimism              0.757    48.913    
                         clock uncertainty           -0.195    48.718    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.524    48.194    VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                         48.194    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                 34.974    

Slack (MET) :             34.974ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.966ns (22.735%)  route 3.283ns (77.265%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 48.157 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.793    13.220    syncgen_n_3
    SLICE_X32Y48         FDRE                                         r  VGA_G_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.501    48.157    PCK
    SLICE_X32Y48         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism              0.757    48.913    
                         clock uncertainty           -0.195    48.718    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.524    48.194    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         48.194    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                 34.974    

Slack (MET) :             35.114ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.315%)  route 3.177ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.687    13.114    syncgen_n_3
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.500    48.156    PCK
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism              0.792    48.947    
                         clock uncertainty           -0.195    48.752    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    48.228    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         48.228    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 35.114    

Slack (MET) :             35.114ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.315%)  route 3.177ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     9.390 f  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.896    10.286    syncgen/HCNT[2]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.299    10.585 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.121    11.706    syncgen/VCNT[9]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  syncgen/VGA_R[2]_i_3/O
                         net (fo=1, routed)           0.473    12.304    syncgen/VGA_R[2]_i_3_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.428 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.687    13.114    syncgen_n_3
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.500    48.156    PCK
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[2]/C
                         clock pessimism              0.792    48.947    
                         clock uncertainty           -0.195    48.752    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    48.228    VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                         48.228    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 35.114    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VGA_VS_reg/CE
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.890ns (21.580%)  route 3.234ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 48.155 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.674     8.971    syncgen/PCK
    SLICE_X28Y45         FDRE                                         r  syncgen/HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518     9.489 f  syncgen/HCNT_reg[7]/Q
                         net (fo=11, routed)          1.435    10.924    syncgen/HCNT[7]
    SLICE_X31Y46         LUT3 (Prop_lut3_I0_O)        0.124    11.048 f  syncgen/VGA_VS_i_4/O
                         net (fo=1, routed)           0.432    11.481    syncgen/VGA_VS_i_4_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.605 r  syncgen/VGA_VS_i_3/O
                         net (fo=1, routed)           0.960    12.564    syncgen/VGA_VS_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.688 r  syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.407    13.096    syncgen/VGA_VS
    SLICE_X31Y46         FDSE                                         r  syncgen/VGA_VS_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.499    48.155    syncgen/PCK
    SLICE_X31Y46         FDSE                                         r  syncgen/VGA_VS_reg/C
                         clock pessimism              0.792    48.946    
                         clock uncertainty           -0.195    48.751    
    SLICE_X31Y46         FDSE (Setup_fdse_C_CE)      -0.205    48.546    syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         48.546    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                 35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.128     2.708 r  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.068     2.776    syncgen/HCNT[2]
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.099     2.875 r  syncgen/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.875    syncgen/p_0_in[5]
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism             -0.834     2.580    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.092     2.672    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X28Y43         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.116     2.861    syncgen/HCNT[0]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.048     2.909 r  syncgen/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.909    syncgen/p_0_in[2]
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism             -0.821     2.593    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.107     2.700    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.818%)  route 0.180ns (49.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X27Y46         FDRE                                         r  syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  syncgen/HCNT_reg[6]/Q
                         net (fo=13, routed)          0.180     2.901    syncgen/HCNT[6]
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.946 r  syncgen/HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.946    syncgen/p_0_in[9]
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[9]/C
                         clock pessimism             -0.799     2.615    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.121     2.736    syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X28Y43         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.116     2.861    syncgen/HCNT[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.906 r  syncgen/HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.906    syncgen/p_0_in[1]
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X29Y43         FDRE                                         r  syncgen/HCNT_reg[1]/C
                         clock pessimism             -0.821     2.593    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.091     2.684    syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.575%)  route 0.175ns (48.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 f  syncgen/VCNT_reg[9]/Q
                         net (fo=13, routed)          0.175     2.896    syncgen/VCNT[9]
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.941 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.941    syncgen/VCNT_0[3]
    SLICE_X30Y46         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X30Y46         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.818     2.596    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     2.717    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.343%)  route 0.169ns (44.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X30Y46         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     2.744 f  syncgen/VCNT_reg[3]/Q
                         net (fo=12, routed)          0.169     2.913    syncgen/VCNT[3]
    SLICE_X30Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.958 r  syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.958    syncgen/VCNT_0[2]
    SLICE_X30Y45         FDRE                                         r  syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X30Y45         FDRE                                         r  syncgen/VCNT_reg[2]/C
                         clock pessimism             -0.818     2.596    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.120     2.716    syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.235%)  route 0.151ns (44.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.564     2.581    syncgen/PCK
    SLICE_X31Y47         FDRE                                         r  syncgen/VCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  syncgen/VCNT_reg[8]/Q
                         net (fo=8, routed)           0.151     2.873    syncgen/VCNT[8]
    SLICE_X31Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.918 r  syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000     2.918    syncgen/VCNT_0[8]
    SLICE_X31Y47         FDRE                                         r  syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.832     3.415    syncgen/PCK
    SLICE_X31Y47         FDRE                                         r  syncgen/VCNT_reg[8]/C
                         clock pessimism             -0.834     2.581    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.091     2.672    syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.460%)  route 0.195ns (51.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.564     2.581    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  syncgen/VCNT_reg[6]/Q
                         net (fo=8, routed)           0.195     2.917    syncgen/VCNT[6]
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.042     2.959 r  syncgen/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     2.959    syncgen/VCNT_0[7]
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.832     3.415    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
                         clock pessimism             -0.834     2.581    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.107     2.688    syncgen/VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.098%)  route 0.185ns (46.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X30Y45         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  syncgen/VCNT_reg[1]/Q
                         net (fo=11, routed)          0.185     2.929    syncgen/VCNT[1]
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.974 r  syncgen/VCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.974    syncgen/VCNT_0[1]
    SLICE_X30Y45         FDRE                                         r  syncgen/VCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X30Y45         FDRE                                         r  syncgen/VCNT_reg[1]/C
                         clock pessimism             -0.834     2.580    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.121     2.701    syncgen/VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X28Y45         FDRE                                         r  syncgen/HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  syncgen/HCNT_reg[7]/Q
                         net (fo=11, routed)          0.200     2.944    syncgen/HCNT[7]
    SLICE_X28Y45         LUT5 (Prop_lut5_I1_O)        0.043     2.987 r  syncgen/HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000     2.987    syncgen/p_0_in[8]
    SLICE_X28Y45         FDRE                                         r  syncgen/HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    syncgen/PCK
    SLICE_X28Y45         FDRE                                         r  syncgen/HCNT_reg[8]/C
                         clock pessimism             -0.834     2.580    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.131     2.711    syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y49     VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y48     VGA_B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y49     VGA_B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y48     VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y51     VGA_G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y50     VGA_G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y52     VGA_R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y51     VGA_R_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y51     VGA_G_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y50     VGA_G_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y50     VGA_G_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y51     VGA_R_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y52     VGA_R_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49     VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y48     VGA_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49     VGA_B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y48     VGA_B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y48     VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y43     syncgen/HCNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y43     syncgen/HCNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y43     syncgen/HCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y43     syncgen/HCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y43     syncgen/HCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y43     syncgen/HCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     syncgen/HCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y45     syncgen/HCNT_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.842ns (30.241%)  route 1.942ns (69.759%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 f  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           0.748    10.139    syncgen/VCNT[7]
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    10.438 r  syncgen/R[2]_i_4/O
                         net (fo=1, routed)           0.774    11.212    syncgen/R[2]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.336 r  syncgen/R[2]_i_1/O
                         net (fo=9, routed)           0.420    11.757    B
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.522    12.649    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524    12.125    R_reg[0]
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.842ns (29.428%)  route 2.019ns (70.572%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 f  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           0.748    10.139    syncgen/VCNT[7]
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    10.438 r  syncgen/R[2]_i_4/O
                         net (fo=1, routed)           0.774    11.212    syncgen/R[2]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.336 r  syncgen/R[2]_i_1/O
                         net (fo=9, routed)           0.497    11.833    B
    SLICE_X29Y50         FDRE                                         r  G_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.487    12.878    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.522    12.633    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    12.204    G_reg[1]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.842ns (29.428%)  route 2.019ns (70.572%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 f  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           0.748    10.139    syncgen/VCNT[7]
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    10.438 r  syncgen/R[2]_i_4/O
                         net (fo=1, routed)           0.774    11.212    syncgen/R[2]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.336 r  syncgen/R[2]_i_1/O
                         net (fo=9, routed)           0.497    11.833    B
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.487    12.878    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.522    12.633    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    12.204    R_reg[1]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.842ns (29.428%)  route 2.019ns (70.572%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 f  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           0.748    10.139    syncgen/VCNT[7]
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    10.438 r  syncgen/R[2]_i_4/O
                         net (fo=1, routed)           0.774    11.212    syncgen/R[2]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.336 r  syncgen/R[2]_i_1/O
                         net (fo=9, routed)           0.497    11.833    B
    SLICE_X29Y50         FDRE                                         r  R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.487    12.878    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.522    12.633    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    12.204    R_reg[2]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.842ns (30.241%)  route 1.942ns (69.759%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 f  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           0.748    10.139    syncgen/VCNT[7]
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    10.438 r  syncgen/R[2]_i_4/O
                         net (fo=1, routed)           0.774    11.212    syncgen/R[2]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.336 r  syncgen/R[2]_i_1/O
                         net (fo=9, routed)           0.420    11.757    B
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.522    12.649    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    12.220    G_reg[0]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.311%)  route 2.132ns (71.689%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 r  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           1.065    10.457    syncgen/VCNT[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.299    10.756 r  syncgen/addr[16]_i_3/O
                         net (fo=1, routed)           0.159    10.914    syncgen/addr[16]_i_3_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.038 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.908    11.946    addr
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[12]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.522    12.649    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.444    pixelCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.311%)  route 2.132ns (71.689%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 r  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           1.065    10.457    syncgen/VCNT[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.299    10.756 r  syncgen/addr[16]_i_3/O
                         net (fo=1, routed)           0.159    10.914    syncgen/addr[16]_i_3_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.038 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.908    11.946    addr
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[13]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.522    12.649    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.444    pixelCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.311%)  route 2.132ns (71.689%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 r  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           1.065    10.457    syncgen/VCNT[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.299    10.756 r  syncgen/addr[16]_i_3/O
                         net (fo=1, routed)           0.159    10.914    syncgen/addr[16]_i_3_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.038 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.908    11.946    addr
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[14]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.522    12.649    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.444    pixelCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.311%)  route 2.132ns (71.689%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 r  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           1.065    10.457    syncgen/VCNT[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.299    10.756 r  syncgen/addr[16]_i_3/O
                         net (fo=1, routed)           0.159    10.914    syncgen/addr[16]_i_3_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.038 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.908    11.946    addr
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  pixelCnt_reg[15]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.522    12.649    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.444    pixelCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.842ns (28.387%)  route 2.124ns (71.613%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.675     8.972    syncgen/PCK
    SLICE_X29Y47         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     9.391 r  syncgen/VCNT_reg[7]/Q
                         net (fo=9, routed)           1.065    10.457    syncgen/VCNT[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.299    10.756 r  syncgen/addr[16]_i_3/O
                         net (fo=1, routed)           0.159    10.914    syncgen/addr[16]_i_3_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.038 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.900    11.938    addr
    SLICE_X19Y44         FDRE                                         r  pixelCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    12.895    CLK_IBUF_BUFG
    SLICE_X19Y44         FDRE                                         r  pixelCnt_reg[4]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.522    12.649    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.444    pixelCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.231ns (31.234%)  route 0.509ns (68.766%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 f  syncgen/VCNT_reg[9]/Q
                         net (fo=13, routed)          0.272     2.993    syncgen/VCNT[9]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  syncgen/R[2]_i_7/O
                         net (fo=9, routed)           0.236     3.275    bmprom_instance/B_reg[0]
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.045     3.320 r  bmprom_instance/R[0]_i_1/O
                         net (fo=1, routed)           0.000     3.320    bmprom_instance_n_8
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.993    CLK_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.247     1.746    
                         clock uncertainty            0.522     2.268    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121     2.389    R_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.231ns (32.035%)  route 0.490ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 f  syncgen/VCNT_reg[9]/Q
                         net (fo=13, routed)          0.272     2.993    syncgen/VCNT[9]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  syncgen/R[2]_i_7/O
                         net (fo=9, routed)           0.218     3.256    bmprom_instance/B_reg[0]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.045     3.301 r  bmprom_instance/R[1]_i_1/O
                         net (fo=1, routed)           0.000     3.301    bmprom_instance_n_7
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.829     1.988    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.247     1.741    
                         clock uncertainty            0.522     2.263    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     2.355    R_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.619%)  route 0.500ns (68.381%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 f  syncgen/VCNT_reg[9]/Q
                         net (fo=13, routed)          0.272     2.993    syncgen/VCNT[9]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  syncgen/R[2]_i_7/O
                         net (fo=9, routed)           0.227     3.266    bmprom_instance/B_reg[0]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.045     3.311 r  bmprom_instance/G[0]_i_1/O
                         net (fo=1, routed)           0.000     3.311    bmprom_instance_n_5
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.993    CLK_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.247     1.746    
                         clock uncertainty            0.522     2.268    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.091     2.359    G_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.231ns (31.089%)  route 0.512ns (68.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 f  syncgen/VCNT_reg[9]/Q
                         net (fo=13, routed)          0.272     2.993    syncgen/VCNT[9]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  syncgen/R[2]_i_7/O
                         net (fo=9, routed)           0.240     3.278    bmprom_instance/B_reg[0]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.045     3.323 r  bmprom_instance/B[1]_i_1/O
                         net (fo=1, routed)           0.000     3.323    bmprom_instance_n_1
    SLICE_X29Y48         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.993    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.247     1.746    
                         clock uncertainty            0.522     2.268    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.091     2.359    B_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.231ns (31.048%)  route 0.513ns (68.952%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 f  syncgen/VCNT_reg[9]/Q
                         net (fo=13, routed)          0.272     2.993    syncgen/VCNT[9]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  syncgen/R[2]_i_7/O
                         net (fo=9, routed)           0.241     3.279    bmprom_instance/B_reg[0]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.045     3.324 r  bmprom_instance/B[2]_i_1/O
                         net (fo=1, routed)           0.000     3.324    bmprom_instance_n_0
    SLICE_X29Y48         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.993    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[2]/C
                         clock pessimism             -0.247     1.746    
                         clock uncertainty            0.522     2.268    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     2.360    B_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[10]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.370%)  route 0.426ns (69.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X27Y46         FDRE                                         r  syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  syncgen/HCNT_reg[6]/Q
                         net (fo=13, routed)          0.248     2.969    syncgen/HCNT[6]
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.045     3.014 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.179     3.193    addr
    SLICE_X27Y45         FDRE                                         r  addr_reg[10]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.992    CLK_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  addr_reg[10]_rep__0/C
                         clock pessimism             -0.247     1.745    
                         clock uncertainty            0.522     2.267    
    SLICE_X27Y45         FDRE (Hold_fdre_C_CE)       -0.039     2.228    addr_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.370%)  route 0.426ns (69.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X27Y46         FDRE                                         r  syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  syncgen/HCNT_reg[6]/Q
                         net (fo=13, routed)          0.248     2.969    syncgen/HCNT[6]
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.045     3.014 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.179     3.193    addr
    SLICE_X27Y45         FDRE                                         r  addr_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.992    CLK_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  addr_reg[5]_rep__0/C
                         clock pessimism             -0.247     1.745    
                         clock uncertainty            0.522     2.267    
    SLICE_X27Y45         FDRE (Hold_fdre_C_CE)       -0.039     2.228    addr_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[8]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.370%)  route 0.426ns (69.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X27Y46         FDRE                                         r  syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  syncgen/HCNT_reg[6]/Q
                         net (fo=13, routed)          0.248     2.969    syncgen/HCNT[6]
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.045     3.014 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.179     3.193    addr
    SLICE_X27Y45         FDRE                                         r  addr_reg[8]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.992    CLK_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  addr_reg[8]_rep__0/C
                         clock pessimism             -0.247     1.745    
                         clock uncertainty            0.522     2.267    
    SLICE_X27Y45         FDRE (Hold_fdre_C_CE)       -0.039     2.228    addr_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[9]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.370%)  route 0.426ns (69.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X27Y46         FDRE                                         r  syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  syncgen/HCNT_reg[6]/Q
                         net (fo=13, routed)          0.248     2.969    syncgen/HCNT[6]
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.045     3.014 r  syncgen/addr[16]_i_1/O
                         net (fo=82, routed)          0.179     3.193    addr
    SLICE_X27Y45         FDRE                                         r  addr_reg[9]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.992    CLK_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  addr_reg[9]_rep__0/C
                         clock pessimism             -0.247     1.745    
                         clock uncertainty            0.522     2.267    
    SLICE_X27Y45         FDRE (Hold_fdre_C_CE)       -0.039     2.228    addr_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (31.023%)  route 0.514ns (68.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.460    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 f  syncgen/VCNT_reg[9]/Q
                         net (fo=13, routed)          0.272     2.993    syncgen/VCNT[9]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  syncgen/R[2]_i_7/O
                         net (fo=9, routed)           0.241     3.280    bmprom_instance/B_reg[0]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.045     3.325 r  bmprom_instance/G[2]_i_1/O
                         net (fo=1, routed)           0.000     3.325    bmprom_instance_n_3
    SLICE_X29Y48         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.993    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  G_reg[2]/C
                         clock pessimism             -0.247     1.746    
                         clock uncertainty            0.522     2.268    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     2.360    G_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.964    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack        3.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        6.567ns  (logic 0.456ns (6.944%)  route 6.111ns (93.056%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 37.346 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.678    37.346    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456    37.802 r  B_reg[2]/Q
                         net (fo=1, routed)           6.111    43.913    B_reg_n_0_[2]
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.500    48.156    PCK
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[2]/C
                         clock pessimism              0.277    48.432    
                         clock uncertainty           -0.522    47.910    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)       -0.045    47.865    VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                         47.865    
                         arrival time                         -43.913    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        6.541ns  (logic 0.456ns (6.972%)  route 6.085ns (93.028%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 48.157 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 37.346 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.678    37.346    CLK_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    37.802 r  G_reg[0]/Q
                         net (fo=1, routed)           6.085    43.887    G[0]
    SLICE_X32Y48         FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.501    48.157    PCK
    SLICE_X32Y48         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism              0.277    48.433    
                         clock uncertainty           -0.522    47.911    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.045    47.866    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         47.866    
                         arrival time                         -43.887    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        6.413ns  (logic 0.456ns (7.111%)  route 5.957ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 48.157 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 37.346 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.678    37.346    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456    37.802 r  B_reg[1]/Q
                         net (fo=1, routed)           5.957    43.759    B_reg_n_0_[1]
    SLICE_X32Y48         FDRE                                         r  VGA_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.501    48.157    PCK
    SLICE_X32Y48         FDRE                                         r  VGA_B_reg[1]/C
                         clock pessimism              0.277    48.433    
                         clock uncertainty           -0.522    47.911    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.031    47.880    VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                         47.880    
                         arrival time                         -43.759    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        6.218ns  (logic 0.419ns (6.739%)  route 5.799ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 37.346 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.678    37.346    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.419    37.765 r  B_reg[0]/Q
                         net (fo=1, routed)           5.799    43.564    B_reg_n_0_[0]
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.500    48.156    PCK
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism              0.277    48.432    
                         clock uncertainty           -0.522    47.910    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)       -0.204    47.706    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         47.706    
                         arrival time                         -43.564    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        6.338ns  (logic 0.456ns (7.194%)  route 5.882ns (92.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.146ns = ( 48.146 - 40.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 37.329 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.661    37.329    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456    37.785 r  R_reg[2]/Q
                         net (fo=1, routed)           5.882    43.668    R_reg_n_0_[2]
    SLICE_X32Y52         FDRE                                         r  VGA_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.491    48.146    PCK
    SLICE_X32Y52         FDRE                                         r  VGA_R_reg[2]/C
                         clock pessimism              0.277    48.423    
                         clock uncertainty           -0.522    47.900    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)       -0.031    47.869    VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                         47.869    
                         arrival time                         -43.668    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        6.299ns  (logic 0.456ns (7.239%)  route 5.843ns (92.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.146ns = ( 48.146 - 40.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 37.329 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.661    37.329    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456    37.785 r  R_reg[1]/Q
                         net (fo=1, routed)           5.843    43.629    R_reg_n_0_[1]
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.491    48.146    PCK
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.277    48.423    
                         clock uncertainty           -0.522    47.900    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)       -0.045    47.855    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                         47.855    
                         arrival time                         -43.629    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        6.144ns  (logic 0.456ns (7.422%)  route 5.688ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 37.346 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.678    37.346    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456    37.802 r  G_reg[2]/Q
                         net (fo=1, routed)           5.688    43.490    G[2]
    SLICE_X30Y50         FDRE                                         r  VGA_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.490    48.145    PCK
    SLICE_X30Y50         FDRE                                         r  VGA_G_reg[2]/C
                         clock pessimism              0.277    48.422    
                         clock uncertainty           -0.522    47.899    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.031    47.868    VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                         -43.490    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        5.919ns  (logic 0.456ns (7.704%)  route 5.463ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.146ns = ( 48.146 - 40.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 37.329 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.661    37.329    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456    37.785 r  G_reg[1]/Q
                         net (fo=1, routed)           5.463    43.249    G[1]
    SLICE_X32Y51         FDRE                                         r  VGA_G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.491    48.146    PCK
    SLICE_X32Y51         FDRE                                         r  VGA_G_reg[1]/C
                         clock pessimism              0.277    48.423    
                         clock uncertainty           -0.522    47.900    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)       -0.031    47.869    VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                         47.869    
                         arrival time                         -43.249    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        5.512ns  (logic 0.518ns (9.398%)  route 4.994ns (90.602%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 37.346 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.678    37.346    CLK_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    37.864 r  R_reg[0]/Q
                         net (fo=1, routed)           4.994    42.858    R_reg_n_0_[0]
    SLICE_X30Y52         FDRE                                         r  VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.490    44.882    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.490    48.145    PCK
    SLICE_X30Y52         FDRE                                         r  VGA_R_reg[0]/C
                         clock pessimism              0.277    48.422    
                         clock uncertainty           -0.522    47.899    
    SLICE_X30Y52         FDRE (Setup_fdre_C_D)       -0.031    47.868    VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                         -42.858    
  -------------------------------------------------------------------
                         slack                                  5.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.418ns (8.830%)  route 4.316ns (91.170%))
  Logic Levels:           0  
  Clock Path Skew:        3.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.961ns
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503     4.895    CLK_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.418     5.313 r  R_reg[0]/Q
                         net (fo=1, routed)           4.316     9.629    R_reg_n_0_[0]
    SLICE_X30Y52         FDRE                                         r  VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.680     5.348    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          1.664     8.961    PCK
    SLICE_X30Y52         FDRE                                         r  VGA_R_reg[0]/C
                         clock pessimism             -0.277     8.685    
                         clock uncertainty            0.522     9.207    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.243     9.450    VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.450    
                         arrival time                           9.629    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.141ns (5.736%)  route 2.317ns (94.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.472    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  G_reg[1]/Q
                         net (fo=1, routed)           2.317     3.930    G[1]
    SLICE_X32Y51         FDRE                                         r  VGA_G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    PCK
    SLICE_X32Y51         FDRE                                         r  VGA_G_reg[1]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.059     3.748    VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.141ns (5.610%)  route 2.372ns (94.390%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.472    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  R_reg[1]/Q
                         net (fo=1, routed)           2.372     3.985    R_reg_n_0_[1]
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    PCK
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.052     3.741    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.141ns (5.598%)  route 2.378ns (94.402%))
  Logic Levels:           0  
  Clock Path Skew:        1.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.566     1.478    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  G_reg[2]/Q
                         net (fo=1, routed)           2.378     3.997    G[2]
    SLICE_X30Y50         FDRE                                         r  VGA_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    PCK
    SLICE_X30Y50         FDRE                                         r  VGA_G_reg[2]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.059     3.748    VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.128ns (5.158%)  route 2.354ns (94.842%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.566     1.478    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  B_reg[0]/Q
                         net (fo=1, routed)           2.354     3.959    B_reg_n_0_[0]
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.832     3.415    PCK
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism             -0.247     3.168    
                         clock uncertainty            0.522     3.690    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.006     3.696    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.141ns (5.546%)  route 2.401ns (94.454%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.472    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  R_reg[2]/Q
                         net (fo=1, routed)           2.401     4.014    R_reg_n_0_[2]
    SLICE_X32Y52         FDRE                                         r  VGA_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.831     3.414    PCK
    SLICE_X32Y52         FDRE                                         r  VGA_R_reg[2]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.059     3.748    VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           4.014    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.141ns (5.563%)  route 2.394ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.566     1.478    CLK_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  G_reg[0]/Q
                         net (fo=1, routed)           2.394     4.013    G[0]
    SLICE_X32Y48         FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.832     3.415    PCK
    SLICE_X32Y48         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism             -0.247     3.168    
                         clock uncertainty            0.522     3.690    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.052     3.742    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.141ns (5.426%)  route 2.458ns (94.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.566     1.478    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  B_reg[1]/Q
                         net (fo=1, routed)           2.458     4.076    B_reg_n_0_[1]
    SLICE_X32Y48         FDRE                                         r  VGA_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.832     3.415    PCK
    SLICE_X32Y48         FDRE                                         r  VGA_B_reg[1]/C
                         clock pessimism             -0.247     3.168    
                         clock uncertainty            0.522     3.690    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.059     3.749    VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.749    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.141ns (5.436%)  route 2.453ns (94.564%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.566     1.478    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  B_reg[2]/Q
                         net (fo=1, routed)           2.453     4.072    B_reg_n_0_[2]
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.814     1.973    syncgen/pckgen/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=31, routed)          0.832     3.415    PCK
    SLICE_X30Y49         FDRE                                         r  VGA_B_reg[2]/C
                         clock pessimism             -0.247     3.168    
                         clock uncertainty            0.522     3.690    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.052     3.742    VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           4.072    
  -------------------------------------------------------------------
                         slack                                  0.329    





