5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd expand4.1.vcd -o expand4.1.cdd -v expand4.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" expand4.1.v 1 23 1
2 1 8 140017 1 0 21004 0 0 1 16 0 0
2 2 8 120012 1 0 1008 0 0 32 48 1 0
2 3 8 c0010 1 32 1008 0 0 32 1 VALUE
2 4 8 c0012 1 6 1208 2 3 32 18 0 ffffffff fffffffc 0 2 1
2 5 8 b0019 1 25 1104 1 4 4 18 0 f f 0 0 0
2 6 8 70007 0 1 1410 0 0 4 1 a
2 7 8 70019 2 35 6 5 6
1 VALUE 0 c0000 1 0 31 0 32 17 3 0 0 0 0
1 a 5 6000b 1 0 3 0 4 17 f f 0 0 0
1 b 6 7000b 1 0 0 0 1 17 0 1 0 0 0
4 7 f 7 7
3 1 main.$u0 "main.$u0" expand4.1.v 0 21 1
