Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 22 18:20:48 2024
| Host         : LAPTOP-K4AAENU9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
SYNTH-10   Warning   Wide multiplier        4           
TIMING-16  Warning   Large setup violation  907         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.440    -5755.314                    908                12138        0.037        0.000                      0                12138        3.000        0.000                       0                  5573  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll        -13.440    -5755.314                    908                11974        0.037        0.000                      0                11974        8.750        0.000                       0                  5468  
  timer_clk_clk_pll        6.068        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          7.048        0.000                      0                   33        0.179        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        2.828        0.000                      0                   65        0.189        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :          908  Failing Endpoints,  Worst Slack      -13.440ns,  Total Violation    -5755.314ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.440ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        33.350ns  (logic 13.170ns (39.490%)  route 20.180ns (60.510%))
  Logic Levels:           44  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 17.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.034    25.783    u_cpu/cpu_core/tlb/s0_odd
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    25.907 r  u_cpu/cpu_core/tlb/u_axi_crossbar_1x2_i_248/O
                         net (fo=1, routed)           0.408    26.315    u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_0[10]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124    26.439 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_comp/O
                         net (fo=13, routed)          0.919    27.358    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[35]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    27.482 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[3].active_region[24]_i_2__0/O
                         net (fo=6, routed)           0.841    28.322    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    28.446 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0/O
                         net (fo=1, routed)           0.562    29.008    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.132 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=2, routed)           0.614    29.747    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    29.871 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.449    30.319    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124    30.443 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    30.443    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.451    17.425    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism             -0.363    17.061    
                         clock uncertainty           -0.087    16.974    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.029    17.003    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         17.003    
                         arrival time                         -30.443    
  -------------------------------------------------------------------
                         slack                                -13.440    

Slack (VIOLATED) :        -13.388ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        33.344ns  (logic 13.164ns (39.479%)  route 20.180ns (60.521%))
  Logic Levels:           44  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 17.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.034    25.783    u_cpu/cpu_core/tlb/s0_odd
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    25.907 r  u_cpu/cpu_core/tlb/u_axi_crossbar_1x2_i_248/O
                         net (fo=1, routed)           0.408    26.315    u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_0[10]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124    26.439 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_comp/O
                         net (fo=13, routed)          0.919    27.358    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[35]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    27.482 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[3].active_region[24]_i_2__0/O
                         net (fo=6, routed)           0.841    28.322    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    28.446 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0/O
                         net (fo=1, routed)           0.562    29.008    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.132 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=2, routed)           0.614    29.747    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    29.871 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.449    30.319    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.118    30.437 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=1, routed)           0.000    30.437    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.451    17.425    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism             -0.363    17.061    
                         clock uncertainty           -0.087    16.974    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.075    17.049    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                         -30.437    
  -------------------------------------------------------------------
                         slack                                -13.388    

Slack (VIOLATED) :        -13.362ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        33.181ns  (logic 13.046ns (39.318%)  route 20.135ns (60.682%))
  Logic Levels:           43  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 17.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.034    25.783    u_cpu/cpu_core/tlb/s0_odd
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    25.907 r  u_cpu/cpu_core/tlb/u_axi_crossbar_1x2_i_248/O
                         net (fo=1, routed)           0.408    26.315    u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_0[10]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124    26.439 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_comp/O
                         net (fo=13, routed)          0.919    27.358    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[35]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    27.482 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[3].active_region[24]_i_2__0/O
                         net (fo=6, routed)           0.841    28.322    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    28.446 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0/O
                         net (fo=1, routed)           0.562    29.008    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.132 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=2, routed)           0.614    29.747    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    29.871 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.403    30.274    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_1
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.451    17.425    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism             -0.363    17.061    
                         clock uncertainty           -0.087    16.974    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)       -0.062    16.912    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         16.912    
                         arrival time                         -30.274    
  -------------------------------------------------------------------
                         slack                                -13.362    

Slack (VIOLATED) :        -13.237ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        33.053ns  (logic 13.170ns (39.845%)  route 19.883ns (60.155%))
  Logic Levels:           44  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=20 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 17.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.034    25.783    u_cpu/cpu_core/tlb/s0_odd
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    25.907 r  u_cpu/cpu_core/tlb/u_axi_crossbar_1x2_i_248/O
                         net (fo=1, routed)           0.408    26.315    u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_0[10]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124    26.439 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_comp/O
                         net (fo=13, routed)          0.666    27.106    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[35]
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    27.230 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_3__0/O
                         net (fo=1, routed)           0.813    28.043    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_3__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.124    28.167 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0/O
                         net (fo=2, routed)           0.615    28.782    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_aa_artarget_hot[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124    28.906 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=2, routed)           0.834    29.740    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    29.864 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_valid_i_inv_i_2/O
                         net (fo=1, routed)           0.159    30.022    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_valid_i
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.146 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_inv_i_1__0/O
                         net (fo=1, routed)           0.000    30.146    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_inv_i_1__0_n_0
    SLICE_X40Y50         FDSE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.435    17.408    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X40Y50         FDSE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/C
                         clock pessimism             -0.442    16.966    
                         clock uncertainty           -0.087    16.878    
    SLICE_X40Y50         FDSE (Setup_fdse_C_D)        0.031    16.909    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                         16.909    
                         arrival time                         -30.146    
  -------------------------------------------------------------------
                         slack                                -13.237    

Slack (VIOLATED) :        -13.172ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        33.084ns  (logic 13.170ns (39.808%)  route 19.914ns (60.192%))
  Logic Levels:           44  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 17.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.034    25.783    u_cpu/cpu_core/tlb/s0_odd
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    25.907 r  u_cpu/cpu_core/tlb/u_axi_crossbar_1x2_i_248/O
                         net (fo=1, routed)           0.408    26.315    u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_0[10]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124    26.439 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_72_comp/O
                         net (fo=13, routed)          0.919    27.358    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[35]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    27.482 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[3].active_region[24]_i_2__0/O
                         net (fo=6, routed)           0.841    28.322    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124    28.446 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0/O
                         net (fo=1, routed)           0.562    29.008    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_9__0_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.132 f  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=2, routed)           0.614    29.747    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    29.871 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.182    30.053    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aresetn_d_reg
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124    30.177 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_1/O
                         net (fo=1, routed)           0.000    30.177    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]_1
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.451    17.425    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X40Y48         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism             -0.363    17.061    
                         clock uncertainty           -0.087    16.974    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.031    17.005    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -30.177    
  -------------------------------------------------------------------
                         slack                                -13.172    

Slack (VIOLATED) :        -12.238ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.824ns  (logic 12.798ns (40.214%)  route 19.026ns (59.786%))
  Logic Levels:           41  (CARRY4=12 DSP48E1=2 LUT2=2 LUT4=4 LUT5=2 LUT6=15 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 17.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.186    25.935    u_cpu/cpu_core/wb_stage/u_regcsr/ex_buf_valid_reg
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.059 f  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2/O
                         net (fo=1, routed)           0.574    26.633    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124    26.757 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_1/O
                         net (fo=8, routed)           0.479    27.236    u_cpu/cpu_core/if_stage/fs_to_ds_bus_r_reg[52][0]
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    27.360 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_3/O
                         net (fo=2, routed)           0.617    27.977    u_cpu/cpu_core/if_stage/fs_to_ds_valid
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124    28.101 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_1/O
                         net (fo=71, routed)          0.817    28.918    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r0
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.434    17.408    u_cpu/cpu_core/id_stage/cpu_clk
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[33]/C
                         clock pessimism             -0.435    16.972    
                         clock uncertainty           -0.087    16.885    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.205    16.680    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[33]
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                         -28.918    
  -------------------------------------------------------------------
                         slack                                -12.238    

Slack (VIOLATED) :        -12.238ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.824ns  (logic 12.798ns (40.214%)  route 19.026ns (59.786%))
  Logic Levels:           41  (CARRY4=12 DSP48E1=2 LUT2=2 LUT4=4 LUT5=2 LUT6=15 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 17.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.186    25.935    u_cpu/cpu_core/wb_stage/u_regcsr/ex_buf_valid_reg
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.059 f  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2/O
                         net (fo=1, routed)           0.574    26.633    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124    26.757 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_1/O
                         net (fo=8, routed)           0.479    27.236    u_cpu/cpu_core/if_stage/fs_to_ds_bus_r_reg[52][0]
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    27.360 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_3/O
                         net (fo=2, routed)           0.617    27.977    u_cpu/cpu_core/if_stage/fs_to_ds_valid
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124    28.101 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_1/O
                         net (fo=71, routed)          0.817    28.918    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r0
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.434    17.408    u_cpu/cpu_core/id_stage/cpu_clk
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[37]/C
                         clock pessimism             -0.435    16.972    
                         clock uncertainty           -0.087    16.885    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.205    16.680    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[37]
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                         -28.918    
  -------------------------------------------------------------------
                         slack                                -12.238    

Slack (VIOLATED) :        -12.238ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.824ns  (logic 12.798ns (40.214%)  route 19.026ns (59.786%))
  Logic Levels:           41  (CARRY4=12 DSP48E1=2 LUT2=2 LUT4=4 LUT5=2 LUT6=15 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 17.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.186    25.935    u_cpu/cpu_core/wb_stage/u_regcsr/ex_buf_valid_reg
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.059 f  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2/O
                         net (fo=1, routed)           0.574    26.633    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124    26.757 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_1/O
                         net (fo=8, routed)           0.479    27.236    u_cpu/cpu_core/if_stage/fs_to_ds_bus_r_reg[52][0]
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    27.360 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_3/O
                         net (fo=2, routed)           0.617    27.977    u_cpu/cpu_core/if_stage/fs_to_ds_valid
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124    28.101 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_1/O
                         net (fo=71, routed)          0.817    28.918    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r0
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.434    17.408    u_cpu/cpu_core/id_stage/cpu_clk
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[41]/C
                         clock pessimism             -0.435    16.972    
                         clock uncertainty           -0.087    16.885    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.205    16.680    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[41]
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                         -28.918    
  -------------------------------------------------------------------
                         slack                                -12.238    

Slack (VIOLATED) :        -12.238ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.824ns  (logic 12.798ns (40.214%)  route 19.026ns (59.786%))
  Logic Levels:           41  (CARRY4=12 DSP48E1=2 LUT2=2 LUT4=4 LUT5=2 LUT6=15 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 17.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.186    25.935    u_cpu/cpu_core/wb_stage/u_regcsr/ex_buf_valid_reg
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.059 f  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2/O
                         net (fo=1, routed)           0.574    26.633    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124    26.757 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_1/O
                         net (fo=8, routed)           0.479    27.236    u_cpu/cpu_core/if_stage/fs_to_ds_bus_r_reg[52][0]
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    27.360 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_3/O
                         net (fo=2, routed)           0.617    27.977    u_cpu/cpu_core/if_stage/fs_to_ds_valid
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124    28.101 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_1/O
                         net (fo=71, routed)          0.817    28.918    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r0
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.434    17.408    u_cpu/cpu_core/id_stage/cpu_clk
    SLICE_X31Y22         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[46]/C
                         clock pessimism             -0.435    16.972    
                         clock uncertainty           -0.087    16.885    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.205    16.680    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[46]
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                         -28.918    
  -------------------------------------------------------------------
                         slack                                -12.238    

Slack (VIOLATED) :        -12.191ns  (required time - arrival time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.775ns  (logic 12.798ns (40.277%)  route 18.977ns (59.723%))
  Logic Levels:           41  (CARRY4=12 DSP48E1=2 LUT2=2 LUT4=4 LUT5=2 LUT6=15 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.595ns = ( 17.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.907ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.562    -2.907    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X56Y18         FDRE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.389 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]/Q
                         net (fo=70, routed)          0.877    -1.512    u_cpu/cpu_core/exe_stage/ds_ecode[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    -1.388 f  u_cpu/cpu_core/exe_stage/mydiv_i_67/O
                         net (fo=98, routed)          1.132    -0.256    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_5
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124    -0.132 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv_i_61/O
                         net (fo=5, routed)           0.399     0.267    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[30][2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     4.303 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.305    u_cpu/cpu_core/exe_stage/u_alu/mul_result__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.823 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result__2/P[0]
                         net (fo=2, routed)           0.824     6.646    u_cpu/cpu_core/exe_stage/u_alu/mul_result__2_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.770 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000     6.770    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_i_3_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.320 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.434    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__0_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.548    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__2_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__3_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.004    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__5_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.118    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__6_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__7_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.566 r  u_cpu/cpu_core/exe_stage/u_alu/mul_result_carry__8/O[1]
                         net (fo=1, routed)           0.446     9.012    u_cpu/cpu_core/exe_stage/u_alu/mul_result__3[53]
    SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.303     9.315 r  u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11/O
                         net (fo=2, routed)           0.871    10.186    u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r[53]_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.310 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_72_comp_2/O
                         net (fo=16, routed)          0.862    11.173    u_cpu/cpu_core/exe_stage/u_alu/s1_vppn[8]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.297 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28/O
                         net (fo=1, routed)           0.000    11.297    u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_28_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.695 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index_reg[0]_i_11/CO[3]
                         net (fo=3, routed)           0.806    12.500    u_cpu/cpu_core/exe_stage/u_alu/tlb/cond4[15]1
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[0]_i_5_comp_1/O
                         net (fo=2, routed)           0.913    13.537    u_cpu/cpu_core/exe_stage/u_alu/tlb/match1_15_repN_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.661 r  u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_comp/O
                         net (fo=2, routed)           0.444    14.105    u_cpu/cpu_core/exe_stage/u_alu/es_to_ms_bus_r[177]_i_14_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.229 r  u_cpu/cpu_core/exe_stage/u_alu/csr_tlbidx_index[1]_i_2_comp/O
                         net (fo=199, routed)         0.707    14.936    u_cpu/cpu_core/tlb/s1_index[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.060 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56/O
                         net (fo=1, routed)           0.000    15.060    u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_56_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    15.305 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32/O
                         net (fo=1, routed)           0.000    15.305    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_32_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    15.409 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_15/O
                         net (fo=6, routed)           0.356    15.765    u_cpu/cpu_core/tlb/es_to_ms_bus_r_reg[166]_i_33_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.316    16.081 r  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_7_comp_1/O
                         net (fo=1, routed)           0.854    16.935    u_cpu/cpu_core/tlb/s1_plv[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.059 f  u_cpu/cpu_core/tlb/es_to_ms_bus_r[166]_i_4_comp/O
                         net (fo=7, routed)           0.453    17.512    u_cpu/cpu_core/wb_stage/u_regcsr/es_to_ms_bus_r_reg[178]_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.636 f  u_cpu/cpu_core/wb_stage/u_regcsr/es_ex_detected_unsolved_i_2_comp/O
                         net (fo=14, routed)          0.634    18.270    u_cpu/cpu_core/id_stage/u_regfile/es_to_ms_bus_r[166]_i_4_alias
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.394 r  u_cpu/cpu_core/id_stage/u_regfile/fs_to_ds_bus_r[63]_i_3_comp_1/O
                         net (fo=45, routed)          0.631    19.025    u_cpu/cpu_core/wb_stage/u_regcsr/nextpc_buf_reg[31][5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.149 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[21]_i_1_comp_1/O
                         net (fo=18, routed)          1.028    20.177    u_cpu/cpu_core/wb_stage/u_regcsr/fs_pc[31]_i_5_0[21]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.301 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158/O
                         net (fo=1, routed)           0.000    20.301    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_158_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.699 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[73]_i_104/CO[3]
                         net (fo=1, routed)           0.926    21.625    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_122
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.749 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[73]_i_34/O
                         net (fo=3, routed)           1.000    22.749    u_cpu/cpu_core/wb_stage/u_regcsr/tlb/match0_12
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  u_cpu/cpu_core/wb_stage/u_regcsr/u_axi_crossbar_1x2_i_403/O
                         net (fo=94, routed)          0.687    23.560    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[67]_i_6_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_S_O)       0.276    23.836 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13/O
                         net (fo=1, routed)           0.000    23.836    u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_13_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    23.930 r  u_cpu/cpu_core/tlb/fs_to_ds_bus_r_reg[64]_i_7/O
                         net (fo=4, routed)           0.502    24.432    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r_reg[64]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[67]_i_5/O
                         net (fo=24, routed)          1.186    25.935    u_cpu/cpu_core/wb_stage/u_regcsr/ex_buf_valid_reg
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.059 f  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2/O
                         net (fo=1, routed)           0.574    26.633    u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_2_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124    26.757 r  u_cpu/cpu_core/wb_stage/u_regcsr/fs_to_ds_bus_r[64]_i_1/O
                         net (fo=8, routed)           0.479    27.236    u_cpu/cpu_core/if_stage/fs_to_ds_bus_r_reg[52][0]
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    27.360 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_3/O
                         net (fo=2, routed)           0.617    27.977    u_cpu/cpu_core/if_stage/fs_to_ds_valid
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124    28.101 r  u_cpu/cpu_core/if_stage/fs_to_ds_bus_r[73]_i_1/O
                         net (fo=71, routed)          0.767    28.868    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r0
    SLICE_X31Y24         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.431    17.405    u_cpu/cpu_core/id_stage/cpu_clk
    SLICE_X31Y24         FDRE                                         r  u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[38]/C
                         clock pessimism             -0.435    16.969    
                         clock uncertainty           -0.087    16.882    
    SLICE_X31Y24         FDRE (Setup_fdre_C_CE)      -0.205    16.677    u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[38]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -28.868    
  -------------------------------------------------------------------
                         slack                                -12.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_ppn_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/tlb/tlb_match[1].tlb_ppn1_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.398%)  route 0.226ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.566    -0.565    u_cpu/cpu_core/wb_stage/u_regcsr/cpu_clk
    SLICE_X29Y49         FDRE                                         r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_ppn_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_ppn_reg[12]/Q
                         net (fo=18, routed)          0.226    -0.197    u_cpu/cpu_core/tlb/tlb_match[1].tlb_ppn1_reg[1][19]_0[12]
    SLICE_X28Y50         FDRE                                         r  u_cpu/cpu_core/tlb/tlb_match[1].tlb_ppn1_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.830    -0.337    u_cpu/cpu_core/tlb/cpu_clk
    SLICE_X28Y50         FDRE                                         r  u_cpu/cpu_core/tlb/tlb_match[1].tlb_ppn1_reg[1][12]/C
                         clock pessimism              0.037    -0.301    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.066    -0.235    u_cpu/cpu_core/tlb/tlb_match[1].tlb_ppn1_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[185]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.653%)  route 0.254ns (64.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.555    -0.576    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X37Y27         FDSE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[185]/Q
                         net (fo=1, routed)           0.254    -0.180    u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[100]_0
    SLICE_X28Y30         FDRE                                         r  u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.825    -0.342    u_cpu/cpu_core/mem_stage/cpu_clk
    SLICE_X28Y30         FDRE                                         r  u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[100]/C
                         clock pessimism              0.032    -0.311    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.070    -0.241    u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[100]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.784%)  route 0.196ns (58.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.560    -0.570    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X40Y50         FDSE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/Q
                         net (fo=30, routed)          0.196    -0.233    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in
    SLICE_X41Y49         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.836    -0.331    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X41Y49         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]/C
                         clock pessimism              0.037    -0.295    
    SLICE_X41Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.334    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[177]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.524%)  route 0.293ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.555    -0.576    u_cpu/cpu_core/exe_stage/cpu_clk
    SLICE_X37Y21         FDSE                                         r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[177]/Q
                         net (fo=1, routed)           0.293    -0.142    u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[92]_0
    SLICE_X33Y26         FDRE                                         r  u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.819    -0.348    u_cpu/cpu_core/mem_stage/cpu_clk
    SLICE_X33Y26         FDRE                                         r  u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[92]/C
                         clock pessimism              0.032    -0.317    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.070    -0.247    u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[92]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.568    -0.563    u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X57Y11         FDRE                                         r  u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.367    u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[3]
    SLICE_X56Y11         FDRE                                         r  u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.837    -0.330    u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X56Y11         FDRE                                         r  u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.219    -0.550    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.076    -0.474    u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.564    -0.567    u_cpu/cpu_core/mem_stage/cpu_clk
    SLICE_X15Y35         FDRE                                         r  u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_cpu/cpu_core/mem_stage/es_to_ms_bus_r_reg[18]/Q
                         net (fo=1, routed)           0.054    -0.371    u_cpu/cpu_core/wb_stage/D[18]
    SLICE_X14Y35         FDRE                                         r  u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.833    -0.334    u_cpu/cpu_core/wb_stage/cpu_clk
    SLICE_X14Y35         FDRE                                         r  u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[18]/C
                         clock pessimism             -0.219    -0.554    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.076    -0.478    u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbrentry_pa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.482%)  route 0.273ns (59.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.553    -0.578    u_cpu/cpu_core/wb_stage/cpu_clk
    SLICE_X32Y26         FDRE                                         r  u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[79]/Q
                         net (fo=15, routed)          0.273    -0.163    u_cpu/cpu_core/wb_stage/u_regcsr/Q[73]
    SLICE_X37Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbrentry_pa[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbrentry_pa0[2]
    SLICE_X37Y25         FDRE                                         r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbrentry_pa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.818    -0.349    u_cpu/cpu_core/wb_stage/u_regcsr/cpu_clk
    SLICE_X37Y25         FDRE                                         r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbrentry_pa_reg[2]/C
                         clock pessimism              0.032    -0.318    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.092    -0.226    u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbrentry_pa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.564    -0.567    u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X44Y10         FDRE                                         r  u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.308    u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
    SLICE_X42Y10         SRLC32E                                      r  u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.833    -0.334    u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y10         SRLC32E                                      r  u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism             -0.197    -0.532    
    SLICE_X42Y10         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.417    u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_ppn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/tlb/tlb_match[13].tlb_ppn1_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.804%)  route 0.270ns (62.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.568    -0.563    u_cpu/cpu_core/wb_stage/u_regcsr/cpu_clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_ppn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_ppn_reg[5]/Q
                         net (fo=18, routed)          0.270    -0.129    u_cpu/cpu_core/tlb/tlb_match[1].tlb_ppn1_reg[1][19]_0[5]
    SLICE_X12Y52         FDRE                                         r  u_cpu/cpu_core/tlb/tlb_match[13].tlb_ppn1_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.833    -0.334    u_cpu/cpu_core/tlb/cpu_clk
    SLICE_X12Y52         FDRE                                         r  u_cpu/cpu_core/tlb/tlb_match[13].tlb_ppn1_reg[13][5]/C
                         clock pessimism              0.037    -0.298    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.060    -0.238    u_cpu/cpu_core/tlb/tlb_match[13].tlb_ppn1_reg[13][5]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo0_mat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu_core/tlb/tlb_match[4].tlb_mat0_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.450%)  route 0.307ns (68.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.568    -0.563    u_cpu/cpu_core/wb_stage/u_regcsr/cpu_clk
    SLICE_X48Y43         FDRE                                         r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo0_mat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo0_mat_reg[0]/Q
                         net (fo=18, routed)          0.307    -0.114    u_cpu/cpu_core/tlb/tlb_match[1].tlb_mat0_reg[1][1]_0[0]
    SLICE_X48Y50         FDRE                                         r  u_cpu/cpu_core/tlb/tlb_match[4].tlb_mat0_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.833    -0.334    u_cpu/cpu_core/tlb/cpu_clk
    SLICE_X48Y50         FDRE                                         r  u_cpu/cpu_core/tlb/tlb_match[4].tlb_mat0_reg[4][0]/C
                         clock pessimism              0.037    -0.298    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.070    -0.228    u_cpu/cpu_core/tlb/tlb_match[4].tlb_mat0_reg[4][0]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y41     cpu_resetn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y41     u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/aresetn_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y37     u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y37     u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y37     u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y40     u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y35     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.552ns (39.536%)  route 2.374ns (60.464%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.374    -0.048    u_confreg/write_timer_begin_r2
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.297     0.249 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     0.249    u_confreg/timer[24]_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.762 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.762    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.085 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.085    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.544ns (39.413%)  route 2.374ns (60.587%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.374    -0.048    u_confreg/write_timer_begin_r2
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.297     0.249 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     0.249    u_confreg/timer[24]_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.762 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.762    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.077 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.077    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.468ns (38.214%)  route 2.374ns (61.786%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.374    -0.048    u_confreg/write_timer_begin_r2
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.297     0.249 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     0.249    u_confreg/timer[24]_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.762 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.762    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.001 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.001    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.448ns (37.891%)  route 2.374ns (62.109%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.374    -0.048    u_confreg/write_timer_begin_r2
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.297     0.249 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     0.249    u_confreg/timer[24]_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.762 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.762    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.981 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.981    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.000ns (53.125%)  route 1.765ns (46.875%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.765    -0.657    u_confreg/write_timer_begin_r2
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.297    -0.360 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    u_confreg/timer[0]_i_3_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.016 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.133 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.133    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.250    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.484    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.601 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.601    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.924 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.924    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.992ns (53.025%)  route 1.765ns (46.975%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.765    -0.657    u_confreg/write_timer_begin_r2
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.297    -0.360 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    u_confreg/timer[0]_i_3_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.016 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.133 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.133    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.250    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.484    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.601 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.601    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.916 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.916    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.916ns (52.056%)  route 1.765ns (47.944%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.765    -0.657    u_confreg/write_timer_begin_r2
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.297    -0.360 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    u_confreg/timer[0]_i_3_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.016 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.133 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.133    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.250    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.484    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.601 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.601    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.840 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.840    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.896ns (51.794%)  route 1.765ns (48.206%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.765    -0.657    u_confreg/write_timer_begin_r2
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.297    -0.360 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    u_confreg/timer[0]_i_3_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.016 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.133 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.133    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.250    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.484    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.601 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.601    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.820 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.820    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.363     7.121    
                         clock uncertainty           -0.077     7.044    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109     7.153    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.883ns (51.622%)  route 1.765ns (48.378%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.514ns = ( 7.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.765    -0.657    u_confreg/write_timer_begin_r2
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.297    -0.360 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    u_confreg/timer[0]_i_3_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.016 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.133 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.133    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.250    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.484    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.807 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.807    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.512     7.486    u_confreg/timer_clk
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.363     7.122    
                         clock uncertainty           -0.077     7.045    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109     7.154    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.875ns (51.515%)  route 1.765ns (48.485%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.514ns = ( 7.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.841ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628    -2.841    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419    -2.422 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.765    -0.657    u_confreg/write_timer_begin_r2
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.297    -0.360 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    u_confreg/timer[0]_i_3_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.016 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.133 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.133    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.250    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.484    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.799 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.799    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.512     7.486    u_confreg/timer_clk
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.363     7.122    
                         clock uncertainty           -0.077     7.045    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109     7.154    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  6.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.544    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.347    u_confreg/conf_wdata_r1[23]
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.311    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.232    -0.544    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.078    -0.466    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.540    u_confreg/timer_clk
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[6]
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.307    u_confreg/timer_clk
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.232    -0.540    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[7]
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.305    u_confreg/timer_clk
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.078    -0.460    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.544    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.347    u_confreg/conf_wdata_r1[22]
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.311    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.232    -0.544    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.076    -0.468    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[4]
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.305    u_confreg/timer_clk
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.540    u_confreg/timer_clk
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[5]
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.307    u_confreg/timer_clk
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.232    -0.540    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.540    u_confreg/timer_clk
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[0]
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.307    u_confreg/timer_clk
    SLICE_X5Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.232    -0.540    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.075    -0.465    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[1]
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.305    u_confreg/timer_clk
    SLICE_X3Y15          FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.544    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.347    u_confreg/conf_wdata_r1[20]
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.311    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.232    -0.544    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.075    -0.469    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.546    u_confreg/timer_clk
    SLICE_X4Y22          FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  u_confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.059    -0.346    u_confreg/conf_wdata_r1[28]
    SLICE_X4Y22          FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.314    u_confreg/timer_clk
    SLICE_X4Y22          FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.231    -0.546    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.076    -0.470    u_confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y15     u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y17     u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y17     u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y15     u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y15     u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y15     u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y15     u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y18     u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y19     u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.311ns  (logic 0.419ns (18.128%)  route 1.892ns (81.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.514ns = ( 17.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.841ns = ( 7.159 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628     7.159    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     7.578 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.892     9.471    u_confreg/write_timer_begin_r2
    SLICE_X0Y18          FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.512    17.486    u_confreg/cpu_clk
    SLICE_X0Y18          FDRE                                         r  u_confreg/write_timer_end_r1_reg/C
                         clock pessimism             -0.526    16.960    
                         clock uncertainty           -0.207    16.753    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.234    16.519    u_confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         16.519    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.339ns  (logic 0.518ns (22.148%)  route 1.821ns (77.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.509ns = ( 17.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.633     7.164    u_confreg/timer_clk
    SLICE_X2Y15          FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     7.682 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           1.821     9.503    u_confreg/timer_reg[11]
    SLICE_X3Y14          FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.517    17.491    u_confreg/cpu_clk
    SLICE_X3Y14          FDRE                                         r  u_confreg/timer_r1_reg[11]/C
                         clock pessimism             -0.526    16.965    
                         clock uncertainty           -0.207    16.758    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.103    16.655    u_confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         16.655    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.333ns  (logic 0.518ns (22.202%)  route 1.815ns (77.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.511ns = ( 17.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631     7.162    u_confreg/timer_clk
    SLICE_X2Y17          FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     7.680 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.815     9.495    u_confreg/timer_reg[19]
    SLICE_X0Y16          FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.515    17.489    u_confreg/cpu_clk
    SLICE_X0Y16          FDRE                                         r  u_confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.526    16.963    
                         clock uncertainty           -0.207    16.756    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.061    16.695    u_confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         16.695    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.268ns  (logic 0.518ns (22.840%)  route 1.750ns (77.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.512ns = ( 17.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631     7.162    u_confreg/timer_clk
    SLICE_X2Y17          FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     7.680 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           1.750     9.430    u_confreg/timer_reg[18]
    SLICE_X3Y17          FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.514    17.488    u_confreg/cpu_clk
    SLICE_X3Y17          FDRE                                         r  u_confreg/timer_r1_reg[18]/C
                         clock pessimism             -0.526    16.962    
                         clock uncertainty           -0.207    16.755    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)       -0.105    16.650    u_confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         16.650    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.245ns  (logic 0.518ns (23.078%)  route 1.727ns (76.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.509ns = ( 17.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.834ns = ( 7.166 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.635     7.166    u_confreg/timer_clk
    SLICE_X2Y14          FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     7.684 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           1.727     9.411    u_confreg/timer_reg[5]
    SLICE_X3Y14          FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.517    17.491    u_confreg/cpu_clk
    SLICE_X3Y14          FDRE                                         r  u_confreg/timer_r1_reg[5]/C
                         clock pessimism             -0.526    16.965    
                         clock uncertainty           -0.207    16.758    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.105    16.653    u_confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         16.653    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.241ns  (logic 0.518ns (23.119%)  route 1.723ns (76.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 17.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.841ns = ( 7.159 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628     7.159    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     7.677 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           1.723     9.400    u_confreg/timer_reg[27]
    SLICE_X0Y24          FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.505    17.479    u_confreg/cpu_clk
    SLICE_X0Y24          FDRE                                         r  u_confreg/timer_r1_reg[27]/C
                         clock pessimism             -0.526    16.953    
                         clock uncertainty           -0.207    16.746    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)       -0.067    16.679    u_confreg/timer_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         16.679    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.179ns  (logic 0.518ns (23.772%)  route 1.661ns (76.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.506ns = ( 17.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.633     7.164    u_confreg/timer_clk
    SLICE_X2Y15          FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     7.682 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.661     9.343    u_confreg/timer_reg[9]
    SLICE_X5Y6           FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.520    17.494    u_confreg/cpu_clk
    SLICE_X5Y6           FDRE                                         r  u_confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.526    16.968    
                         clock uncertainty           -0.207    16.761    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)       -0.081    16.680    u_confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.123ns  (logic 0.518ns (24.404%)  route 1.605ns (75.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.512ns = ( 17.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.837ns = ( 7.163 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.632     7.163    u_confreg/timer_clk
    SLICE_X2Y16          FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     7.681 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           1.605     9.286    u_confreg/timer_reg[14]
    SLICE_X3Y17          FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.514    17.488    u_confreg/cpu_clk
    SLICE_X3Y17          FDRE                                         r  u_confreg/timer_r1_reg[14]/C
                         clock pessimism             -0.526    16.962    
                         clock uncertainty           -0.207    16.755    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)       -0.105    16.650    u_confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         16.650    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.142ns  (logic 0.518ns (24.188%)  route 1.624ns (75.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.508ns = ( 17.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.834ns = ( 7.166 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.635     7.166    u_confreg/timer_clk
    SLICE_X2Y14          FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     7.684 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           1.624     9.308    u_confreg/timer_reg[4]
    SLICE_X6Y9           FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.518    17.492    u_confreg/cpu_clk
    SLICE_X6Y9           FDRE                                         r  u_confreg/timer_r1_reg[4]/C
                         clock pessimism             -0.526    16.966    
                         clock uncertainty           -0.207    16.759    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)       -0.045    16.714    u_confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         16.714    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.104ns  (logic 0.518ns (24.617%)  route 1.586ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 17.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.842ns = ( 7.158 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993    10.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.471     3.775 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.435    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.531 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.627     7.158    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     7.676 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           1.586     9.263    u_confreg/timer_reg[31]
    SLICE_X3Y25          FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    20.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    14.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    15.882    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.973 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.505    17.479    u_confreg/cpu_clk
    SLICE_X3Y25          FDRE                                         r  u_confreg/timer_r1_reg[31]/C
                         clock pessimism             -0.526    16.953    
                         clock uncertainty           -0.207    16.746    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)       -0.067    16.679    u_confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         16.679    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  7.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.938%)  route 0.619ns (79.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X2Y13          FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.619     0.246    u_confreg/timer_reg[1]
    SLICE_X5Y6           FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.866    -0.301    u_confreg/cpu_clk
    SLICE_X5Y6           FDRE                                         r  u_confreg/timer_r1_reg[1]/C
                         clock pessimism              0.085    -0.216    
                         clock uncertainty            0.207    -0.009    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.075     0.066    u_confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.639%)  route 0.631ns (79.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X2Y14          FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.631     0.257    u_confreg/timer_reg[6]
    SLICE_X3Y9           FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.867    -0.300    u_confreg/cpu_clk
    SLICE_X3Y9           FDRE                                         r  u_confreg/timer_r1_reg[6]/C
                         clock pessimism              0.085    -0.215    
                         clock uncertainty            0.207    -0.008    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.070     0.062    u_confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.692%)  route 0.629ns (79.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X2Y15          FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.629     0.255    u_confreg/timer_reg[10]
    SLICE_X3Y6           FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.868    -0.299    u_confreg/cpu_clk
    SLICE_X3Y6           FDRE                                         r  u_confreg/timer_r1_reg[10]/C
                         clock pessimism              0.085    -0.214    
                         clock uncertainty            0.207    -0.007    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.066     0.059    u_confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.356%)  route 0.604ns (78.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.592    -0.539    u_confreg/timer_clk
    SLICE_X2Y16          FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.604     0.229    u_confreg/timer_reg[13]
    SLICE_X0Y16          FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.861    -0.306    u_confreg/cpu_clk
    SLICE_X0Y16          FDRE                                         r  u_confreg/timer_r1_reg[13]/C
                         clock pessimism              0.085    -0.221    
                         clock uncertainty            0.207    -0.014    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.047     0.033    u_confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.343%)  route 0.642ns (79.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X2Y13          FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.642     0.269    u_confreg/timer_reg[2]
    SLICE_X5Y8           FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.865    -0.302    u_confreg/cpu_clk
    SLICE_X5Y8           FDRE                                         r  u_confreg/timer_r1_reg[2]/C
                         clock pessimism              0.085    -0.217    
                         clock uncertainty            0.207    -0.010    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.071     0.061    u_confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.252%)  route 0.646ns (79.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.592    -0.539    u_confreg/timer_clk
    SLICE_X2Y16          FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.646     0.271    u_confreg/timer_reg[15]
    SLICE_X3Y12          FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.864    -0.303    u_confreg/cpu_clk
    SLICE_X3Y12          FDRE                                         r  u_confreg/timer_r1_reg[15]/C
                         clock pessimism              0.085    -0.218    
                         clock uncertainty            0.207    -0.011    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.070     0.059    u_confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.164ns (20.159%)  route 0.650ns (79.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.538    u_confreg/timer_clk
    SLICE_X2Y14          FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.650     0.276    u_confreg/timer_reg[7]
    SLICE_X0Y11          FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.866    -0.301    u_confreg/cpu_clk
    SLICE_X0Y11          FDRE                                         r  u_confreg/timer_r1_reg[7]/C
                         clock pessimism              0.085    -0.216    
                         clock uncertainty            0.207    -0.009    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.070     0.061    u_confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.164ns (20.137%)  route 0.650ns (79.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.541    u_confreg/timer_clk
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.650     0.274    u_confreg/timer_reg[21]
    SLICE_X3Y17          FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.860    -0.307    u_confreg/cpu_clk
    SLICE_X3Y17          FDRE                                         r  u_confreg/timer_r1_reg[21]/C
                         clock pessimism              0.085    -0.222    
                         clock uncertainty            0.207    -0.015    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.070     0.055    u_confreg/timer_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.786%)  route 0.625ns (79.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.540    u_confreg/timer_clk
    SLICE_X2Y17          FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.625     0.249    u_confreg/timer_reg[16]
    SLICE_X3Y18          FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.859    -0.308    u_confreg/cpu_clk
    SLICE_X3Y18          FDRE                                         r  u_confreg/timer_r1_reg[16]/C
                         clock pessimism              0.085    -0.223    
                         clock uncertainty            0.207    -0.016    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.046     0.030    u_confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.082%)  route 0.653ns (79.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.541    u_confreg/timer_clk
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.653     0.276    u_confreg/timer_reg[20]
    SLICE_X0Y18          FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.859    -0.308    u_confreg/cpu_clk
    SLICE_X0Y18          FDRE                                         r  u_confreg/timer_r1_reg[20]/C
                         clock pessimism              0.085    -0.223    
                         clock uncertainty            0.207    -0.016    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.070     0.054    u_confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.580ns (9.310%)  route 5.650ns (90.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         2.004     3.400    u_confreg/p_0_in
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.580ns (9.310%)  route 5.650ns (90.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         2.004     3.400    u_confreg/p_0_in
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.580ns (9.310%)  route 5.650ns (90.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         2.004     3.400    u_confreg/p_0_in
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.580ns (9.310%)  route 5.650ns (90.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         2.004     3.400    u_confreg/p_0_in
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y20          FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.580ns (9.537%)  route 5.501ns (90.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         1.856     3.252    u_confreg/p_0_in
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.580ns (9.537%)  route 5.501ns (90.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         1.856     3.252    u_confreg/p_0_in
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.580ns (9.537%)  route 5.501ns (90.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         1.856     3.252    u_confreg/p_0_in
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.580ns (9.537%)  route 5.501ns (90.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 7.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         1.856     3.252    u_confreg/p_0_in
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.511     7.485    u_confreg/timer_clk
    SLICE_X2Y19          FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.526     6.959    
                         clock uncertainty           -0.207     6.752    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524     6.228    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.580ns (9.788%)  route 5.346ns (90.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.514ns = ( 7.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         1.700     3.096    u_confreg/p_0_in
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.512     7.486    u_confreg/timer_clk
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[20]/C
                         clock pessimism             -0.526     6.960    
                         clock uncertainty           -0.207     6.753    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524     6.229    u_confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                          6.229    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.580ns (9.788%)  route 5.346ns (90.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.514ns = ( 7.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.830ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -2.374 f  cpu_resetn_reg/Q
                         net (fo=60, routed)          3.645     1.272    u_confreg/cpu_resetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.396 r  u_confreg/write_state[3]_i_1/O
                         net (fo=598, routed)         1.700     3.096    u_confreg/p_0_in
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.740     4.300 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     5.882    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.973 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.512     7.486    u_confreg/timer_clk
    SLICE_X2Y18          FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.526     6.960    
                         clock uncertainty           -0.207     6.753    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524     6.229    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          6.229    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  3.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.541%)  route 0.619ns (81.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.589    -0.542    u_confreg/cpu_clk
    SLICE_X7Y17          FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.619     0.219    u_confreg/conf_wdata_r_reg_n_0_[16]
    SLICE_X5Y17          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.858    -0.309    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
                         clock pessimism              0.085    -0.224    
                         clock uncertainty            0.207    -0.017    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.047     0.030    u_confreg/conf_wdata_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.148ns (19.412%)  route 0.614ns (80.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.561    -0.570    u_confreg/cpu_clk
    SLICE_X8Y18          FDRE                                         r  u_confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  u_confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.614     0.193    u_confreg/conf_wdata_r_reg_n_0_[9]
    SLICE_X5Y18          FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.310    u_confreg/timer_clk
    SLICE_X5Y18          FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
                         clock pessimism              0.085    -0.225    
                         clock uncertainty            0.207    -0.018    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.018     0.000    u_confreg/conf_wdata_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.164ns (20.432%)  route 0.639ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.555    -0.576    u_confreg/cpu_clk
    SLICE_X8Y24          FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.639     0.227    u_confreg/conf_wdata_r_reg_n_0_[26]
    SLICE_X4Y22          FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.314    u_confreg/timer_clk
    SLICE_X4Y22          FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.085    -0.229    
                         clock uncertainty            0.207    -0.022    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.046     0.024    u_confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.289%)  route 0.644ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.561    -0.570    u_confreg/cpu_clk
    SLICE_X8Y18          FDRE                                         r  u_confreg/conf_wdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  u_confreg/conf_wdata_r_reg[10]/Q
                         net (fo=1, routed)           0.644     0.239    u_confreg/conf_wdata_r_reg_n_0_[10]
    SLICE_X5Y18          FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.310    u_confreg/timer_clk
    SLICE_X5Y18          FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
                         clock pessimism              0.085    -0.225    
                         clock uncertainty            0.207    -0.018    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.046     0.028    u_confreg/conf_wdata_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.288%)  route 0.644ns (79.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.560    -0.571    u_confreg/cpu_clk
    SLICE_X8Y19          FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.644     0.238    u_confreg/conf_wdata_r_reg_n_0_[20]
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.311    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.085    -0.226    
                         clock uncertainty            0.207    -0.019    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.046     0.027    u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.062%)  route 0.653ns (79.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.561    -0.570    u_confreg/cpu_clk
    SLICE_X8Y18          FDRE                                         r  u_confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  u_confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.653     0.248    u_confreg/conf_wdata_r_reg_n_0_[15]
    SLICE_X5Y18          FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.310    u_confreg/timer_clk
    SLICE_X5Y18          FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
                         clock pessimism              0.085    -0.225    
                         clock uncertainty            0.207    -0.018    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.047     0.029    u_confreg/conf_wdata_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.091%)  route 0.684ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.555    -0.576    u_confreg/cpu_clk
    SLICE_X9Y24          FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.684     0.249    u_confreg/conf_wdata_r_reg_n_0_[29]
    SLICE_X4Y21          FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.854    -0.313    u_confreg/timer_clk
    SLICE_X4Y21          FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
                         clock pessimism              0.085    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.047     0.026    u_confreg/conf_wdata_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_confreg/write_timer_begin_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/write_timer_begin_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.164ns (19.223%)  route 0.689ns (80.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.562    -0.569    u_confreg/cpu_clk
    SLICE_X8Y17          FDRE                                         r  u_confreg/write_timer_begin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  u_confreg/write_timer_begin_reg/Q
                         net (fo=2, routed)           0.689     0.285    u_confreg/write_timer_begin
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.858    -0.309    u_confreg/timer_clk
    SLICE_X5Y17          FDRE                                         r  u_confreg/write_timer_begin_r1_reg/C
                         clock pessimism              0.085    -0.224    
                         clock uncertainty            0.207    -0.017    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.071     0.054    u_confreg/write_timer_begin_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.148ns (18.999%)  route 0.631ns (81.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.560    -0.571    u_confreg/cpu_clk
    SLICE_X8Y19          FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.631     0.208    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.311    u_confreg/timer_clk
    SLICE_X5Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
                         clock pessimism              0.085    -0.226    
                         clock uncertainty            0.207    -0.019    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)        -0.006    -0.025    u_confreg/conf_wdata_r1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.030%)  route 0.698ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.560    -0.571    u_confreg/cpu_clk
    SLICE_X8Y19          FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.698     0.291    u_confreg/conf_wdata_r_reg_n_0_[13]
    SLICE_X6Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.311    u_confreg/timer_clk
    SLICE_X6Y19          FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.085    -0.226    
                         clock uncertainty            0.207    -0.019    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.076     0.057    u_confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.234    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.029ns (2.079%)  route 1.366ns (97.921%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    E15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     5.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.892    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.637     3.255 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.550     3.804    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.833 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.650    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.137ns  (logic 0.091ns (2.901%)  route 3.046ns (97.099%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.464    -2.563    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 3.450ns (41.264%)  route 4.911ns (58.736%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.636    -2.833    u_confreg/cpu_clk
    SLICE_X5Y7           FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -2.377 r  u_confreg/FSM_onehot_state_reg[3]/Q
                         net (fo=16, routed)          1.206    -1.170    u_confreg/p_1_in10_in
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.152    -1.018 r  u_confreg/btn_key_col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.705     2.687    btn_key_col_OBUF[3]
    E17                  OBUF (Prop_obuf_I_O)         2.842     5.529 r  btn_key_col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.529    btn_key_col[3]
    E17                                                               r  btn_key_col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 3.515ns (43.614%)  route 4.544ns (56.386%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.639    -2.830    u_confreg/cpu_clk
    SLICE_X2Y8           FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -2.312 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=17, routed)          0.840    -1.472    u_confreg/p_1_in11_in
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.152    -1.320 r  u_confreg/btn_key_col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.705     2.385    btn_key_col_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         2.845     5.230 r  btn_key_col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.230    btn_key_col[2]
    D17                                                               r  btn_key_col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 3.206ns (40.685%)  route 4.674ns (59.315%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.636    -2.833    u_confreg/cpu_clk
    SLICE_X5Y7           FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -2.377 r  u_confreg/FSM_onehot_state_reg[3]/Q
                         net (fo=16, routed)          1.209    -1.168    u_confreg/p_1_in10_in
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    -1.044 r  u_confreg/btn_key_col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.465     2.422    btn_key_col_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         2.626     5.048 r  btn_key_col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.048    btn_key_col[0]
    J13                                                               r  btn_key_col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 3.209ns (42.222%)  route 4.391ns (57.778%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.636    -2.833    u_confreg/cpu_clk
    SLICE_X5Y7           FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -2.377 r  u_confreg/FSM_onehot_state_reg[3]/Q
                         net (fo=16, routed)          1.206    -1.170    u_confreg/p_1_in10_in
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    -1.046 r  u_confreg/btn_key_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.184     2.138    btn_key_col_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         2.629     4.767 r  btn_key_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.767    btn_key_col[1]
    K13                                                               r  btn_key_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 3.148ns (50.450%)  route 3.092ns (49.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.620    -2.849    u_confreg/cpu_clk
    SLICE_X2Y25          FDRE                                         r  u_confreg/led_rg1_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -2.331 r  u_confreg/led_rg1_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.092     0.761    lopt_19
    F15                  OBUF (Prop_obuf_I_O)         2.630     3.391 r  led_rg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.391    led_rg1[1]
    F15                                                               r  led_rg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 3.083ns (50.100%)  route 3.070ns (49.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.622    -2.847    u_confreg/cpu_clk
    SLICE_X3Y26          FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -2.391 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.070     0.680    lopt_17
    H14                  OBUF (Prop_obuf_I_O)         2.627     3.306 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.306    led_rg0[1]
    H14                                                               r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.243ns (53.063%)  route 2.868ns (46.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.626    -2.843    u_confreg/cpu_clk
    SLICE_X3Y21          FDSE                                         r  u_confreg/num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419    -2.424 r  u_confreg/num_csn_reg[7]/Q
                         net (fo=1, routed)           2.868     0.444    num_csn_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         2.824     3.268 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.268    num_csn[7]
    D18                                                               r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 3.095ns (51.079%)  route 2.964ns (48.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.626    -2.843    u_confreg/cpu_clk
    SLICE_X0Y28          FDRE                                         r  u_confreg/num_a_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -2.387 r  u_confreg/num_a_g_reg[4]/Q
                         net (fo=1, routed)           2.964     0.577    num_a_g_OBUF[4]
    J14                  OBUF (Prop_obuf_I_O)         2.639     3.216 r  num_a_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.216    num_a_g[4]
    J14                                                               r  num_a_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 3.085ns (50.923%)  route 2.973ns (49.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.622    -2.847    u_confreg/cpu_clk
    SLICE_X3Y26          FDRE                                         r  u_confreg/led_rg0_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -2.391 r  u_confreg/led_rg0_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.973     0.583    lopt_16
    G14                  OBUF (Prop_obuf_I_O)         2.629     3.212 r  led_rg0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.212    led_rg0[0]
    G14                                                               r  led_rg0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 3.214ns (53.092%)  route 2.840ns (46.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.246    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.471    -6.225 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.565    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.469 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.626    -2.843    u_confreg/cpu_clk
    SLICE_X0Y28          FDRE                                         r  u_confreg/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419    -2.424 r  u_confreg/num_a_g_reg[5]/Q
                         net (fo=1, routed)           2.840     0.416    num_a_g_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         2.795     3.211 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.211    num_a_g[5]
    G17                                                               r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_data_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.562ns  (logic 1.280ns (81.915%)  route 0.283ns (18.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.584    -0.547    u_confreg/cpu_clk
    SLICE_X1Y25          FDRE                                         r  u_confreg/num_data_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_confreg/num_data_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           0.283    -0.123    lopt_37
    R17                  OBUF (Prop_obuf_I_O)         1.139     1.016 r  num_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000     1.016    num_data[25]
    R17                                                               r  num_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.573ns  (logic 1.287ns (81.813%)  route 0.286ns (18.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.587    -0.544    u_confreg/cpu_clk
    SLICE_X0Y21          FDRE                                         r  u_confreg/num_data_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/num_data_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.116    lopt_33
    T15                  OBUF (Prop_obuf_I_O)         1.146     1.030 r  num_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.030    num_data[21]
    T15                                                               r  num_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.585ns  (logic 1.298ns (81.943%)  route 0.286ns (18.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.596    -0.535    u_confreg/cpu_clk
    SLICE_X0Y7           FDRE                                         r  u_confreg/num_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/num_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.107    lopt_49
    V11                  OBUF (Prop_obuf_I_O)         1.157     1.050 r  num_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.050    num_data[7]
    V11                                                               r  num_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.284ns (79.802%)  route 0.325ns (20.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.584    -0.547    u_confreg/cpu_clk
    SLICE_X1Y25          FDRE                                         r  u_confreg/num_data_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_confreg/num_data_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           0.325    -0.081    lopt_38
    P17                  OBUF (Prop_obuf_I_O)         1.143     1.062 r  num_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000     1.062    num_data[26]
    P17                                                               r  num_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.282ns (79.713%)  route 0.326ns (20.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.587    -0.544    u_confreg/cpu_clk
    SLICE_X3Y28          FDRE                                         r  u_confreg/num_data_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/num_data_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.326    -0.076    lopt_40
    N15                  OBUF (Prop_obuf_I_O)         1.141     1.065 r  num_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.065    num_data[28]
    N15                                                               r  num_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.285ns (80.185%)  route 0.318ns (19.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.597    -0.534    u_confreg/cpu_clk
    SLICE_X1Y5           FDRE                                         r  u_confreg/num_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  u_confreg/num_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.318    -0.075    lopt_45
    U13                  OBUF (Prop_obuf_I_O)         1.144     1.069 r  num_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.069    num_data[3]
    U13                                                               r  num_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[22]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.288ns (79.760%)  route 0.327ns (20.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.587    -0.544    u_confreg/cpu_clk
    SLICE_X0Y21          FDRE                                         r  u_confreg/num_data_reg[22]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/num_data_reg[22]_lopt_replica/Q
                         net (fo=1, routed)           0.327    -0.076    lopt_34
    T14                  OBUF (Prop_obuf_I_O)         1.147     1.071 r  num_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.071    num_data[22]
    T14                                                               r  num_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.608ns  (logic 1.285ns (79.912%)  route 0.323ns (20.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.595    -0.536    u_confreg/cpu_clk
    SLICE_X0Y10          FDRE                                         r  u_confreg/num_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_confreg/num_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.323    -0.072    lopt_22
    U11                  OBUF (Prop_obuf_I_O)         1.144     1.072 r  num_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.072    num_data[11]
    U11                                                               r  num_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.286ns (79.927%)  route 0.323ns (20.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.594    -0.537    u_confreg/cpu_clk
    SLICE_X0Y12          FDRE                                         r  u_confreg/num_data_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.323    -0.073    lopt_24
    V17                  OBUF (Prop_obuf_I_O)         1.145     1.073 r  num_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.073    num_data[13]
    V17                                                               r  num_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.284ns (79.442%)  route 0.332ns (20.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.662    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.660 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.156    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.589    -0.542    u_confreg/cpu_clk
    SLICE_X1Y19          FDRE                                         r  u_confreg/num_data_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/num_data_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           0.332    -0.068    lopt_30
    T16                  OBUF (Prop_obuf_I_O)         1.143     1.075 r  num_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.075    num_data[19]
    T16                                                               r  num_data[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.560ns  (logic 2.350ns (20.332%)  route 9.210ns (79.668%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 r  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 r  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.638     9.995    u_confreg/btn_key_r0
    SLICE_X4Y9           LUT5 (Prop_lut5_I1_O)        0.152    10.147 r  u_confreg/btn_key_r[11]_i_6/O
                         net (fo=1, routed)           0.283    10.430    u_confreg/btn_key_r[11]_i_6_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.332    10.762 r  u_confreg/btn_key_r[11]_i_4/O
                         net (fo=1, routed)           0.674    11.436    u_confreg/btn_key_r[11]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.560 r  u_confreg/btn_key_r[11]_i_1/O
                         net (fo=1, routed)           0.000    11.560    u_confreg/btn_key_r[11]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  u_confreg/btn_key_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.518    -2.508    u_confreg/cpu_clk
    SLICE_X4Y9           FDRE                                         r  u_confreg/btn_key_r_reg[11]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.377ns  (logic 2.344ns (20.607%)  route 9.033ns (79.393%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 r  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 r  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.680    10.037    u_confreg/btn_key_r0
    SLICE_X3Y9           LUT4 (Prop_lut4_I2_O)        0.152    10.189 r  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.305    10.494    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.326    10.820 r  u_confreg/btn_key_r[15]_i_4/O
                         net (fo=1, routed)           0.433    11.253    u_confreg/btn_key_r[15]_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.377 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=1, routed)           0.000    11.377    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  u_confreg/btn_key_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.521    -2.505    u_confreg/cpu_clk
    SLICE_X3Y8           FDRE                                         r  u_confreg/btn_key_r_reg[15]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.336ns  (logic 2.248ns (19.835%)  route 9.087ns (80.165%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 r  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 r  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.620     9.977    u_confreg/btn_key_r0
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.153    10.130 r  u_confreg/btn_key_r[4]_i_5/O
                         net (fo=1, routed)           0.509    10.639    u_confreg/btn_key_r[4]_i_5_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I4_O)        0.353    10.992 r  u_confreg/btn_key_r[4]_i_1/O
                         net (fo=1, routed)           0.344    11.336    u_confreg/btn_key_r[4]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_confreg/btn_key_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.519    -2.507    u_confreg/cpu_clk
    SLICE_X5Y8           FDRE                                         r  u_confreg/btn_key_r_reg[4]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.185ns  (logic 1.990ns (17.796%)  route 9.194ns (82.204%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 f  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 f  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.680    10.037    u_confreg/btn_key_r0
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.124    10.161 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=8, routed)           0.899    11.061    u_confreg/btn_key_r[15]_i_6_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.185 r  u_confreg/btn_key_r[6]_i_1/O
                         net (fo=1, routed)           0.000    11.185    u_confreg/btn_key_r[6]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  u_confreg/btn_key_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.520    -2.506    u_confreg/cpu_clk
    SLICE_X2Y9           FDRE                                         r  u_confreg/btn_key_r_reg[6]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.127ns  (logic 1.990ns (17.889%)  route 9.136ns (82.111%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 f  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 f  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.680    10.037    u_confreg/btn_key_r0
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.124    10.161 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=8, routed)           0.841    11.003    u_confreg/btn_key_r[15]_i_6_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.127 r  u_confreg/btn_key_r[7]_i_1/O
                         net (fo=1, routed)           0.000    11.127    u_confreg/btn_key_r[7]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  u_confreg/btn_key_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.520    -2.506    u_confreg/cpu_clk
    SLICE_X0Y9           FDRE                                         r  u_confreg/btn_key_r_reg[7]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.988ns  (logic 2.114ns (19.243%)  route 8.873ns (80.757%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 r  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.937     8.345    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     8.469 f  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=9, routed)           0.674     9.143    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124     9.267 r  u_confreg/btn_key_r[2]_i_2/O
                         net (fo=5, routed)           0.848    10.115    u_confreg/btn_key_r[2]_i_2_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  u_confreg/btn_key_r[14]_i_2/O
                         net (fo=1, routed)           0.625    10.864    u_confreg/btn_key_r[14]_i_2_n_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I0_O)        0.124    10.988 r  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=1, routed)           0.000    10.988    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  u_confreg/btn_key_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.520    -2.506    u_confreg/cpu_clk
    SLICE_X2Y9           FDRE                                         r  u_confreg/btn_key_r_reg[14]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.894ns  (logic 1.990ns (18.272%)  route 8.903ns (81.728%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 f  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 f  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.680    10.037    u_confreg/btn_key_r0
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.124    10.161 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=8, routed)           0.608    10.770    u_confreg/btn_key_r[15]_i_6_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I4_O)        0.124    10.894 r  u_confreg/btn_key_r[10]_i_1/O
                         net (fo=1, routed)           0.000    10.894    u_confreg/btn_key_r[10]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  u_confreg/btn_key_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.521    -2.505    u_confreg/cpu_clk
    SLICE_X2Y7           FDRE                                         r  u_confreg/btn_key_r_reg[10]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.879ns  (logic 2.114ns (19.437%)  route 8.764ns (80.563%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 r  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.937     8.345    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     8.469 f  u_confreg/btn_key_r[13]_i_3/O
                         net (fo=9, routed)           0.674     9.143    u_confreg/btn_key_r[13]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124     9.267 r  u_confreg/btn_key_r[2]_i_2/O
                         net (fo=5, routed)           0.495     9.762    u_confreg/btn_key_r[2]_i_2_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     9.886 r  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=4, routed)           0.868    10.755    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124    10.879 r  u_confreg/btn_key_r[3]_i_1/O
                         net (fo=1, routed)           0.000    10.879    u_confreg/btn_key_r[3]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  u_confreg/btn_key_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.520    -2.506    u_confreg/cpu_clk
    SLICE_X3Y9           FDRE                                         r  u_confreg/btn_key_r_reg[3]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 1.990ns (18.540%)  route 8.745ns (81.460%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 f  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 f  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 f  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.680    10.037    u_confreg/btn_key_r0
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.124    10.161 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=8, routed)           0.450    10.612    u_confreg/btn_key_r[15]_i_6_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.124    10.736 r  u_confreg/btn_key_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.736    u_confreg/btn_key_r[2]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  u_confreg/btn_key_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.520    -2.506    u_confreg/cpu_clk
    SLICE_X1Y9           FDRE                                         r  u_confreg/btn_key_r_reg[2]/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.268ns  (logic 1.866ns (18.177%)  route 8.402ns (81.823%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  btn_key_row_IBUF[0]_inst/O
                         net (fo=31, routed)          4.203     5.214    u_confreg/btn_key_row_IBUF[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.338 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           1.004     6.342    u_confreg/key_start1__1
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.152     6.494 r  u_confreg/btn_key_r[4]_i_7/O
                         net (fo=1, routed)           0.582     7.076    u_confreg/btn_key_r[4]_i_7_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.408 r  u_confreg/btn_key_r[4]_i_3/O
                         net (fo=3, routed)           0.825     8.233    u_confreg/btn_key_r[4]_i_3_n_0
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.357 r  u_confreg/btn_key_r[13]_i_2/O
                         net (fo=19, routed)          1.787    10.144    u_confreg/btn_key_r0
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.268 r  u_confreg/btn_key_r[9]_i_1/O
                         net (fo=1, routed)           0.000    10.268    u_confreg/btn_key_r[9]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_confreg/btn_key_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.040    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.740    -5.700 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -4.118    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.027 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        1.519    -2.507    u_confreg/cpu_clk
    SLICE_X5Y8           FDRE                                         r  u_confreg/btn_key_r_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.239ns (21.061%)  route 0.897ns (78.939%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    G16                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  switch_IBUF[0]_inst/O
                         net (fo=6, routed)           0.897     1.092    u_confreg/switch_IBUF[0]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.045     1.137 r  u_confreg/pseudo_random_23[0]_i_1/O
                         net (fo=1, routed)           0.000     1.137    u_confreg/pseudo_random_23[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  u_confreg/pseudo_random_23_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.863    -0.304    u_confreg/cpu_clk
    SLICE_X2Y36          FDRE                                         r  u_confreg/pseudo_random_23_reg[0]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.242ns (21.269%)  route 0.897ns (78.731%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    G16                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  switch_IBUF[0]_inst/O
                         net (fo=6, routed)           0.897     1.092    u_confreg/switch_IBUF[0]
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.048     1.140 r  u_confreg/pseudo_random_23[1]_i_1/O
                         net (fo=1, routed)           0.000     1.140    u_confreg/pseudo_random_23[1]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  u_confreg/pseudo_random_23_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.863    -0.304    u_confreg/cpu_clk
    SLICE_X2Y36          FDRE                                         r  u_confreg/pseudo_random_23_reg[1]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.266ns (22.071%)  route 0.938ns (77.929%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    C15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  switch_IBUF[2]_inst/O
                         net (fo=6, routed)           0.938     1.159    u_confreg/switch_IBUF[2]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.204 r  u_confreg/pseudo_random_23[4]_i_1/O
                         net (fo=1, routed)           0.000     1.204    u_confreg/pseudo_random_23[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.864    -0.303    u_confreg/cpu_clk
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[4]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.269ns (22.265%)  route 0.938ns (77.735%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    C15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  switch_IBUF[2]_inst/O
                         net (fo=6, routed)           0.938     1.159    u_confreg/switch_IBUF[2]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.048     1.207 r  u_confreg/pseudo_random_23[5]_i_1/O
                         net (fo=1, routed)           0.000     1.207    u_confreg/pseudo_random_23[5]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.864    -0.303    u_confreg/cpu_clk
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[5]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.266ns (21.590%)  route 0.967ns (78.410%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  switch_IBUF[3]_inst/O
                         net (fo=6, routed)           0.967     1.188    u_confreg/switch_IBUF[3]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.233 r  u_confreg/pseudo_random_23[6]_i_1/O
                         net (fo=1, routed)           0.000     1.233    u_confreg/pseudo_random_23[6]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.864    -0.303    u_confreg/cpu_clk
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[6]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.270ns (21.844%)  route 0.967ns (78.156%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    D15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  switch_IBUF[3]_inst/O
                         net (fo=6, routed)           0.967     1.188    u_confreg/switch_IBUF[3]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.049     1.237 r  u_confreg/pseudo_random_23[7]_i_1/O
                         net (fo=1, routed)           0.000     1.237    u_confreg/pseudo_random_23[7]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.864    -0.303    u_confreg/cpu_clk
    SLICE_X1Y37          FDRE                                         r  u_confreg/pseudo_random_23_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.222ns (17.633%)  route 1.038ns (82.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    B16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.260    resetn_IBUF
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.867    -0.300    cpu_clk
    SLICE_X3Y41          FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.272ns (20.825%)  route 1.035ns (79.175%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    A18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  switch_IBUF[5]_inst/O
                         net (fo=6, routed)           1.035     1.262    u_confreg/switch_IBUF[5]
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.307 r  u_confreg/pseudo_random_23[10]_i_1/O
                         net (fo=1, routed)           0.000     1.307    u_confreg/pseudo_random_23[10]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  u_confreg/pseudo_random_23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.863    -0.304    u_confreg/cpu_clk
    SLICE_X1Y35          FDRE                                         r  u_confreg/pseudo_random_23_reg[10]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.276ns (21.067%)  route 1.035ns (78.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    A18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  switch_IBUF[5]_inst/O
                         net (fo=6, routed)           1.035     1.262    u_confreg/switch_IBUF[5]
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.049     1.311 r  u_confreg/pseudo_random_23[11]_i_1/O
                         net (fo=1, routed)           0.000     1.311    u_confreg/pseudo_random_23[11]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  u_confreg/pseudo_random_23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.863    -0.304    u_confreg/cpu_clk
    SLICE_X1Y35          FDRE                                         r  u_confreg/pseudo_random_23_reg[11]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.267ns (19.474%)  route 1.105ns (80.526%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.223     0.223 f  switch_IBUF[4]_inst/O
                         net (fo=6, routed)           1.105     1.329    u_confreg/switch_IBUF[4]
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.044     1.373 r  u_confreg/pseudo_random_23[9]_i_1/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/pseudo_random_23[9]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  u_confreg/pseudo_random_23_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.892    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.637    -1.745 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.196    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.167 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5466, routed)        0.863    -0.304    u_confreg/cpu_clk
    SLICE_X1Y35          FDRE                                         r  u_confreg/pseudo_random_23_reg[9]/C





