// Seed: 3953981793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_6 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_6;
  logic id_7;
  ;
  initial $clog2(11);
  ;
endmodule
