

================================================================
== Vivado HLS Report for 'mul1'
================================================================
* Date:           Thu Feb  4 11:40:49 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Mul
* Solution:       solution3
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  217|  217|  217|  217|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  216|  216|        36|          -|          -|     6|    no    |
        | + Loop 1.1  |   32|   32|         4|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	2  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %C) nounwind, !map !17"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x i32]* %sparse_new) nounwind, !map !21"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "br label %.loopexit" [Mul/new_sparse(s3).c:6]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %i, -2" [Mul/new_sparse(s3).c:6]   --->   Operation 16 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.68ns)   --->   "%i_1 = add i3 %i, 1" [Mul/new_sparse(s3).c:6]   --->   Operation 18 'add' 'i_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %1" [Mul/new_sparse(s3).c:6]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [Mul/new_sparse(s3).c:6]   --->   Operation 20 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)" [Mul/new_sparse(s3).c:6]   --->   Operation 21 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_1 to i6" [Mul/new_sparse(s3).c:8]   --->   Operation 22 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.86ns)   --->   "%tmp_2 = sub i6 %p_shl_cast, %tmp_cast" [Mul/new_sparse(s3).c:8]   --->   Operation 23 'sub' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i6 %tmp_2 to i64" [Mul/new_sparse(s3).c:8]   --->   Operation 24 'sext' 'tmp_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sparse_new_addr = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_2_cast" [Mul/new_sparse(s3).c:8]   --->   Operation 25 'getelementptr' 'sparse_new_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s3).c:8]   --->   Operation 26 'load' 'r' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [Mul/new_sparse(s3).c:16]   --->   Operation 27 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 28 [1/1] (1.94ns)   --->   "%tmp_3 = add i6 1, %tmp_2" [Mul/new_sparse(s3).c:9]   --->   Operation 28 'add' 'tmp_3' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i6 %tmp_3 to i64" [Mul/new_sparse(s3).c:9]   --->   Operation 29 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sparse_new_addr_1 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_3_cast" [Mul/new_sparse(s3).c:9]   --->   Operation 30 'getelementptr' 'sparse_new_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.94ns)   --->   "%tmp_7 = add i6 2, %tmp_2" [Mul/new_sparse(s3).c:10]   --->   Operation 31 'add' 'tmp_7' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i6 %tmp_7 to i64" [Mul/new_sparse(s3).c:10]   --->   Operation 32 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sparse_new_addr_2 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_7_cast" [Mul/new_sparse(s3).c:10]   --->   Operation 33 'getelementptr' 'sparse_new_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s3).c:8]   --->   Operation 34 'load' 'r' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 35 [2/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s3).c:9]   --->   Operation 35 'load' 'c' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [2/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s3).c:10]   --->   Operation 36 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %r to i5" [Mul/new_sparse(s3).c:8]   --->   Operation 37 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 38 [1/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s3).c:9]   --->   Operation 38 'load' 'c' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 39 [1/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s3).c:10]   --->   Operation 39 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %c to i5" [Mul/new_sparse(s3).c:9]   --->   Operation 40 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp, i3 0)" [Mul/new_sparse(s3).c:9]   --->   Operation 41 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_11_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_4, i3 0)" [Mul/new_sparse(s3).c:11]   --->   Operation 42 'bitconcatenate' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.66ns)   --->   "br label %2" [Mul/new_sparse(s3).c:11]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.66>

State 5 <SV = 4> <Delay = 5.37>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %j, -8" [Mul/new_sparse(s3).c:11]   --->   Operation 45 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 46 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.77ns)   --->   "%j_1 = add i4 %j, 1" [Mul/new_sparse(s3).c:11]   --->   Operation 47 'add' 'j_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %3" [Mul/new_sparse(s3).c:11]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i4 %j to i8" [Mul/new_sparse(s3).c:13]   --->   Operation 49 'zext' 'tmp_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.11ns)   --->   "%tmp_s = add i8 %tmp_9_cast, %tmp_4_cast" [Mul/new_sparse(s3).c:13]   --->   Operation 50 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i8 %tmp_s to i64" [Mul/new_sparse(s3).c:13]   --->   Operation 51 'sext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_12_cast" [Mul/new_sparse(s3).c:13]   --->   Operation 52 'getelementptr' 'B_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.11ns)   --->   "%tmp_8 = add i8 %tmp_11_cast, %tmp_4_cast" [Mul/new_sparse(s3).c:13]   --->   Operation 53 'add' 'tmp_8' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i8 %tmp_8 to i64" [Mul/new_sparse(s3).c:13]   --->   Operation 54 'sext' 'tmp_13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_13_cast" [Mul/new_sparse(s3).c:13]   --->   Operation 55 'getelementptr' 'C_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Mul/new_sparse(s3).c:13]   --->   Operation 56 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 58 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Mul/new_sparse(s3).c:13]   --->   Operation 58 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 59 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [Mul/new_sparse(s3).c:13]   --->   Operation 59 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 8.47>
ST_7 : Operation 60 [1/1] (8.47ns)   --->   "%tmp_5 = mul nsw i32 %B_load, %val" [Mul/new_sparse(s3).c:13]   --->   Operation 60 'mul' 'tmp_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [Mul/new_sparse(s3).c:13]   --->   Operation 61 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 5.95>
ST_8 : Operation 62 [1/1] (2.70ns)   --->   "%tmp_6 = add nsw i32 %tmp_5, %C_load" [Mul/new_sparse(s3).c:13]   --->   Operation 62 'add' 'tmp_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (3.25ns)   --->   "store i32 %tmp_6, i32* %C_addr, align 4" [Mul/new_sparse(s3).c:13]   --->   Operation 63 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [Mul/new_sparse(s3).c:11]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Mul/new_sparse(s3).c:6) [12]  (1.66 ns)

 <State 2>: 4.01ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Mul/new_sparse(s3).c:6) [12]  (0 ns)
	'sub' operation ('tmp_2', Mul/new_sparse(s3).c:8) [21]  (1.86 ns)
	'getelementptr' operation ('sparse_new_addr', Mul/new_sparse(s3).c:8) [23]  (0 ns)
	'load' operation ('r', Mul/new_sparse(s3).c:8) on array 'sparse_new' [30]  (2.15 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'add' operation ('tmp_3', Mul/new_sparse(s3).c:9) [24]  (1.95 ns)
	'getelementptr' operation ('sparse_new_addr_1', Mul/new_sparse(s3).c:9) [26]  (0 ns)
	'load' operation ('c', Mul/new_sparse(s3).c:9) on array 'sparse_new' [31]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('c', Mul/new_sparse(s3).c:9) on array 'sparse_new' [31]  (2.15 ns)

 <State 5>: 5.37ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Mul/new_sparse(s3).c:11) [39]  (0 ns)
	'add' operation ('tmp_s', Mul/new_sparse(s3).c:13) [46]  (2.12 ns)
	'getelementptr' operation ('B_addr', Mul/new_sparse(s3).c:13) [48]  (0 ns)
	'load' operation ('B_load', Mul/new_sparse(s3).c:13) on array 'B' [52]  (3.26 ns)

 <State 6>: 3.26ns
The critical path consists of the following:
	'load' operation ('B_load', Mul/new_sparse(s3).c:13) on array 'B' [52]  (3.26 ns)

 <State 7>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5', Mul/new_sparse(s3).c:13) [53]  (8.47 ns)

 <State 8>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_6', Mul/new_sparse(s3).c:13) [55]  (2.7 ns)
	'store' operation (Mul/new_sparse(s3).c:13) of variable 'tmp_6', Mul/new_sparse(s3).c:13 on array 'C' [56]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
