=== VPSLLQ tests ===
  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 
  imm     : 1
  Expected: 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 
  Actual  : 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 
  [PASS] VPSLLQ xmm, imm8=1

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 
  COUNT   : 1
  Expected: 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 
  Actual  : 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 
  [PASS] VPSLLQ xmm, xmm=1

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 
  mem_shift: 1
  Expected: 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 
  Actual  : 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 
  [PASS] VPSLLQ xmm, mem=1

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 
  imm     : 3
  Expected: 08 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 20 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 
  Actual  : 08 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 20 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 
  [PASS] VPSLLQ ymm, imm8=3

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 
  COUNT   : 3
  Expected: 08 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 20 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 
  Actual  : 08 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 20 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 
  [PASS] VPSLLQ ymm, xmm=3

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 
  mem_shift: 3
  Expected: 08 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 20 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 
  Actual  : 08 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 20 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 
  [PASS] VPSLLQ ymm, mem=3

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 
  imm     : 63
  Expected: 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
  [PASS] VPSLLQ xmm, imm8=63

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 
  COUNT   : 63
  Expected: 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
  [PASS] VPSLLQ xmm, xmm=63

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 
  mem_shift: 63
  Expected: 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
  [PASS] VPSLLQ xmm, mem=63

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 
  imm     : 64
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLQ ymm, imm8=64

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 
  COUNT   : 64
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLQ ymm, xmm=64

  SRC     : 01 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 
  mem_shift: 64
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLQ ymm, mem=64

=== VPSLLQ tests PASSED ===
