v 20110115 2
B 200 200 1200 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 800 1700 8 10 0 0 90 0 1
device=Sync
P 0 1300 200 1300 1 0 0
{
T 0 1300 5 10 0 0 0 0 1
pinnumber=1
T 0 1300 5 10 0 0 0 0 1
pinseq=1
T 0 1300 5 10 0 0 0 0 1
pintype=in
T 300 1300 5 10 1 1 0 1 1
pinlabel=D1
}
P 0 1000 200 1000 1 0 0
{
T 0 1000 5 10 0 0 0 0 1
pinnumber=2
T 0 1000 5 10 0 0 0 0 1
pinseq=2
T 0 1000 5 10 0 0 0 0 1
pintype=in
T 300 1000 5 10 1 1 0 1 1
pinlabel=D2
}
P 0 700 200 700 1 0 0
{
T 0 700 5 10 0 0 0 0 1
pinnumber=3
T 0 700 5 10 0 0 0 0 1
pinseq=3
T 0 700 5 10 0 0 0 0 1
pintype=in
T 300 700 5 10 1 1 0 1 1
pinlabel=D3
}
P 1600 1300 1400 1300 1 0 0
{
T 1600 1300 5 10 0 0 0 6 1
pinnumber=5
T 1600 1300 5 10 0 0 0 6 1
pinseq=5
T 1600 1300 5 10 0 0 0 6 1
pintype=in
T 1300 1300 5 10 1 1 0 7 1
pinlabel=Q1
}
P 1600 1000 1400 1000 1 0 0
{
T 1600 1000 5 10 0 0 0 6 1
pinnumber=6
T 1600 1000 5 10 0 0 0 6 1
pinseq=6
T 1600 1000 5 10 0 0 0 6 1
pintype=in
T 1300 1000 5 10 1 1 0 7 1
pinlabel=Q2
}
P 1600 700 1400 700 1 0 0
{
T 1600 700 5 10 0 0 0 6 1
pinnumber=7
T 1600 700 5 10 0 0 0 6 1
pinseq=7
T 1600 700 5 10 0 0 0 6 1
pintype=in
T 1300 700 5 10 1 1 0 7 1
pinlabel=Q3
}
V 800 150 48 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 0 800 100 1 0 0
{
T 800 0 5 10 0 0 0 0 1
pinnumber=8
T 800 0 5 10 0 0 0 0 1
pinseq=8
T 800 0 5 10 0 0 0 0 1
pintype=in
T 800 300 5 10 1 1 90 1 1
pinlabel=CLR
}
P 800 1700 800 1500 1 0 0
{
T 800 1700 5 10 0 0 0 0 1
pinnumber=4
T 800 1700 5 10 0 0 0 0 1
pintype=in
T 800 1700 5 10 0 0 0 0 1
pinseq=4
T 800 1300 5 10 1 1 270 1 1
pinlabel=CLK
}
L 800 1400 900 1500 3 0 0 0 -1 -1
L 800 1400 700 1500 3 0 0 0 -1 -1
T 200 1600 8 10 1 1 0 0 1
refdes=X?
T 1900 1300 8 10 0 0 0 0 1
model-name=Sync
T 1200 2200 5 10 0 0 0 0 1
common=Vdd1 Vss1 Vss
T 1200 2600 8 10 0 0 0 0 1
spice-prototype=X? %pinseq common@ model-name@
T 1200 3000 8 10 0 0 0 0 1
source=Sync.sch
