<stg><name>fft32_Pipeline_output_loop</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %out_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc194:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc194:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194:2 %icmp_ln157 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194:3 %add_ln157 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc194:4 %br_ln157 = br i1 %icmp_ln157, void %for.inc194.split, void %for.end196.exitStub

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
for.inc194.split:0 %i_2_cast = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split:3 %stage2_real_addr = getelementptr i16 %stage2_real, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="stage2_real_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split:4 %stage2_imag_addr = getelementptr i16 %stage2_imag, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="stage2_imag_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="5">
<![CDATA[
for.inc194.split:5 %stage2_real_load = load i5 %stage2_real_addr

]]></Node>
<StgValue><ssdm name="stage2_real_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="5">
<![CDATA[
for.inc194.split:6 %stage2_imag_load = load i5 %stage2_imag_addr

]]></Node>
<StgValue><ssdm name="stage2_imag_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194.split:7 %icmp_ln161 = icmp_eq  i6 %i_1, i6 31

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc194.split:10 %store_ln157 = store i6 %add_ln157, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.end196.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc194.split:1 %speclooptripcount_ln157 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln157"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc194.split:2 %specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln157"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="5">
<![CDATA[
for.inc194.split:5 %stage2_real_load = load i5 %stage2_real_addr

]]></Node>
<StgValue><ssdm name="stage2_real_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="5">
<![CDATA[
for.inc194.split:6 %stage2_imag_load = load i5 %stage2_imag_addr

]]></Node>
<StgValue><ssdm name="stage2_imag_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="16" op_3_bw="16">
<![CDATA[
for.inc194.split:8 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %icmp_ln161, i16 %stage2_imag_load, i16 %stage2_real_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.inc194.split:9 %write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln162"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc194.split:11 %br_ln157 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="stage2_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="stage2_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="out_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="StgValue_41" to="i" fromId="41" toId="5">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="out_stream" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="47" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="52" from="empty" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="55" from="empty" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="56" from="empty" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="57" from="empty" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="62" from="empty" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="63" from="empty" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="70" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_41" to="specpipeline_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="78" from="p_str" to="specpipeline_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="i_1" to="icmp_ln157" fromId="9" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="icmp_ln157" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="i_1" to="add_ln157" fromId="9" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_83" to="add_ln157" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="icmp_ln157" to="br_ln157" fromId="11" toId="13">
</dataflow>
<dataflow id="86" from="i_1" to="i_2_cast" fromId="9" toId="14">
</dataflow>
<dataflow id="87" from="stage2_real" to="stage2_real_addr" fromId="38" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="stage2_real_addr" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="i_2_cast" to="stage2_real_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="91" from="stage2_imag" to="stage2_imag_addr" fromId="39" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_88" to="stage2_imag_addr" fromId="88" toId="16">
</dataflow>
<dataflow id="93" from="i_2_cast" to="stage2_imag_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="94" from="stage2_real_addr" to="stage2_real_load" fromId="15" toId="17">
</dataflow>
<dataflow id="95" from="stage2_imag_addr" to="stage2_imag_load" fromId="16" toId="18">
</dataflow>
<dataflow id="96" from="i_1" to="icmp_ln161" fromId="9" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln161" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="add_ln157" to="store_ln157" fromId="12" toId="20">
</dataflow>
<dataflow id="100" from="i" to="store_ln157" fromId="5" toId="20">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln157" fromId="101" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_103" to="speclooptripcount_ln157" fromId="103" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_103" to="speclooptripcount_ln157" fromId="103" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_103" to="speclooptripcount_ln157" fromId="103" toId="21">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln157" fromId="107" toId="22">
</dataflow>
<dataflow id="110" from="empty_2" to="specloopname_ln157" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="stage2_real_addr" to="stage2_real_load" fromId="15" toId="23">
</dataflow>
<dataflow id="112" from="stage2_imag_addr" to="stage2_imag_load" fromId="16" toId="24">
</dataflow>
<dataflow id="114" from="_ssdm_op_BitConcatenate.i33.i1.i16.i16" to="p_0" fromId="113" toId="25">
</dataflow>
<dataflow id="115" from="icmp_ln161" to="p_0" fromId="19" toId="25">
</dataflow>
<dataflow id="116" from="stage2_imag_load" to="p_0" fromId="24" toId="25">
</dataflow>
<dataflow id="117" from="stage2_real_load" to="p_0" fromId="23" toId="25">
</dataflow>
<dataflow id="119" from="_ssdm_op_Write.ap_fifo.volatile.i33P0A" to="write_ln162" fromId="118" toId="26">
</dataflow>
<dataflow id="120" from="out_stream" to="write_ln162" fromId="40" toId="26">
</dataflow>
<dataflow id="121" from="p_0" to="write_ln162" fromId="25" toId="26">
</dataflow>
<dataflow id="122" from="icmp_ln157" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
