<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-581</identifier><datestamp>2011-12-15T09:56:57Z</datestamp><dc:title>Performance of channel engineered SDODEL MOSFET for mixed signal applications</dc:title><dc:creator>SARKAR, P</dc:creator><dc:creator>MALLIK, A</dc:creator><dc:creator>SARKAR, CK</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:subject>computer simulation</dc:subject><dc:subject>signal analysis</dc:subject><dc:subject>drain current</dc:subject><dc:subject>capacitance</dc:subject><dc:description>In this paper, with the help of simulations the concepts of source/drain (S/D) impurity profile engineering are proposed for reduction of the junction capacitance (Cj). It has been recently shown that it is possible to realize the benefits of PD- SOI technologies with the help of Source/Drain On Depletion Layer (SDODEL) MOSFETs, employing the bulk technologies. Here, for the first time, we investigated analog performance improvement with Single Halo SDODEL MOSFETs, as well as Double Halo SDODEL MOSFET and compared their performances with Double Halo MOSFETs (which will henceforth be referred as Control MOSFETs) with extensive process and device simulations. Our results show that, in Single Halo SDODEL MOSFET there is a significant improvement in the intrinsic device performance for analog applications (such as device gain, gm/IDetc.) for sub 100nm technologies.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2009-01-22T05:58:21Z</dc:date><dc:date>2011-11-28T07:15:59Z</dc:date><dc:date>2011-12-15T09:56:57Z</dc:date><dc:date>2009-01-22T05:58:21Z</dc:date><dc:date>2011-11-28T07:15:59Z</dc:date><dc:date>2011-12-15T09:56:57Z</dc:date><dc:date>2005</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the IEEE Conference on Electron Devices and Solid-State Circuits, Hong Kong, 19-21 December 2005, 687-690</dc:identifier><dc:identifier>0-7803-9339-2</dc:identifier><dc:identifier>10.1109/EDSSC.2005.1635368</dc:identifier><dc:identifier>http://hdl.handle.net/10054/581</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/581</dc:identifier><dc:language>en</dc:language></oai_dc:dc>