$date
	Thu Oct  6 10:29:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module three_tb $end
$var wire 1 ! f $end
$var reg 4 " S [3:0] $end
$var reg 16 # W [15:0] $end
$scope module ex $end
$var wire 4 $ S [3:0] $end
$var wire 16 % W [15:0] $end
$var wire 1 & l $end
$var wire 1 ' k $end
$var wire 1 ! f $end
$scope module M0 $end
$var wire 3 ( S [2:0] $end
$var wire 8 ) W [7:0] $end
$var reg 1 ' f $end
$upscope $end
$scope module M1 $end
$var wire 3 * S [2:0] $end
$var wire 8 + W [7:0] $end
$var reg 1 & f $end
$upscope $end
$scope module M2 $end
$var wire 1 , s $end
$var wire 1 ' w0 $end
$var wire 1 & w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
b110011 +
b0 *
b110011 )
b0 (
1'
1&
b11001100110011 %
b0 $
b11001100110011 #
b0 "
1!
$end
#20
b1 (
b1 *
b1 "
b1 $
#40
0!
0'
0&
b10 (
b10 *
b10 "
b10 $
#60
b11 (
b11 *
b11 "
b11 $
#80
1!
1'
1&
b100 (
b100 *
b100 "
b100 $
#100
b101 (
b101 *
b101 "
b101 $
#120
0!
0'
0&
b110 (
b110 *
b110 "
b110 $
#140
b111 (
b111 *
b111 "
b111 $
#160
1!
1'
1&
b0 (
b0 *
1,
b1000 "
b1000 $
#180
b1 (
b1 *
b1001 "
b1001 $
#200
0!
0'
0&
b10 (
b10 *
b1010 "
b1010 $
#220
b11 (
b11 *
b1011 "
b1011 $
#240
1!
1'
1&
b100 (
b100 *
b1100 "
b1100 $
#260
b101 (
b101 *
b1101 "
b1101 $
#280
0!
0'
0&
b110 (
b110 *
b1110 "
b1110 $
#300
b111 (
b111 *
b1111 "
b1111 $
#320
