// Seed: 269165287
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input id_4
);
  logic id_5 = 1;
  type_11 id_6 (id_2 + id_2);
  assign id_5 = 1;
endmodule
