-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bin_dense is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wt_mem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    wt_mem_0_V_ce0 : OUT STD_LOGIC;
    wt_mem_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wt_mem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    wt_mem_1_V_ce0 : OUT STD_LOGIC;
    wt_mem_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    kh_mem_V_ce0 : OUT STD_LOGIC;
    kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    dmem_0_0_V_ce0 : OUT STD_LOGIC;
    dmem_0_0_V_we0 : OUT STD_LOGIC;
    dmem_0_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_0_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    dmem_0_1_V_ce0 : OUT STD_LOGIC;
    dmem_0_1_V_we0 : OUT STD_LOGIC;
    dmem_0_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_0_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    dmem_1_0_V_ce0 : OUT STD_LOGIC;
    dmem_1_0_V_we0 : OUT STD_LOGIC;
    dmem_1_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_1_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    dmem_1_1_V_ce0 : OUT STD_LOGIC;
    dmem_1_1_V_we0 : OUT STD_LOGIC;
    dmem_1_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_1_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    layer_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
    d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
    d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
    o_index_V : IN STD_LOGIC_VECTOR (15 downto 0);
    n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
    n_outputs : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of bin_dense is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_C000 : STD_LOGIC_VECTOR (15 downto 0) := "1100000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_40 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_Val2_3_reg_506 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_reg_518 : STD_LOGIC_VECTOR (15 downto 0);
    signal d_o_idx_V_read_read_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_3640 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_fu_535_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_reg_3648 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_108_fu_539_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_108_reg_3653 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_tmp_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_reg_3658 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_549_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_s_reg_3663 : STD_LOGIC_VECTOR (21 downto 0);
    signal next_mul_fu_553_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal next_mul_reg_3668 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal o_V_fu_563_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal o_V_reg_3676 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_120_reg_3681 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dmem_0_0_V_addr_reg_3688 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_0_1_V_addr_reg_3693 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_1_0_V_addr_reg_3698 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_1_1_V_addr_reg_3703 : STD_LOGIC_VECTOR (9 downto 0);
    signal o_offset_V_fu_628_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal o_offset_V_reg_3711 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal o_word_V_4_fu_667_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal o_word_V_4_reg_3716 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_52_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_tmp_52_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_52_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_52_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_52_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_52_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_V_fu_724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal r_V_s_fu_737_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_s_reg_3762 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_123_reg_3767 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_reg_3772 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3777 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_reg_3782 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_reg_3787 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_reg_3792 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_reg_3797 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_reg_3802 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_reg_3807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_reg_3812 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_reg_3817 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_177_reg_3822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_reg_3827 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_reg_3832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_reg_3837 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_181_reg_3842 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_reg_3847 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_183_reg_3852 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_184_reg_3857 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_185_reg_3862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_186_reg_3867 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_reg_3877 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_reg_3882 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_190_reg_3887 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_reg_3892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_192_reg_3897 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_193_reg_3902 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_194_reg_3907 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_reg_3912 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_196_reg_3917 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_reg_3922 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_49_1_fu_1006_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_49_1_reg_3927 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_200_reg_3932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_201_reg_3937 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_202_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_reg_3947 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_204_reg_3952 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_reg_3957 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_reg_3962 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_reg_3967 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_reg_3972 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_252_reg_3977 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_reg_3982 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_reg_3987 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_reg_3992 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_259_reg_3997 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_260_reg_4002 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_261_reg_4007 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_262_reg_4012 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_263_reg_4017 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_264_reg_4022 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_265_reg_4027 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_266_reg_4032 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_267_reg_4037 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_reg_4042 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_269_reg_4047 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_270_reg_4052 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_271_reg_4057 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_272_reg_4062 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_273_reg_4067 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_274_reg_4072 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_275_reg_4077 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_276_reg_4082 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_277_reg_4087 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_4092 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_reg_4097 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_reg_4103 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_reg_4109 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_reg_4115 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_4121 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_4127 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_reg_4133 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_reg_4139 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_reg_4145 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_reg_4151 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_reg_4157 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_reg_4163 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_reg_4169 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_reg_4175 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_198_fu_1525_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_198_reg_4181 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_reg_4188 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_reg_4193 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_reg_4199 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_reg_4205 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_reg_4211 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_94_reg_4217 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_130_reg_4223 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_reg_4229 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_132_reg_4235 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_reg_4241 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_reg_4247 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_135_reg_4253 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_136_reg_4259 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_137_reg_4265 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_138_reg_4271 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_139_reg_4277 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_reg_4284 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_154_reg_4289 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_155_reg_4295 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_reg_4301 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_157_reg_4307 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_158_reg_4313 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_159_reg_4319 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_160_reg_4325 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_161_reg_4331 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_162_reg_4337 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_163_reg_4343 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_164_reg_4349 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_165_reg_4355 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_166_reg_4361 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_167_reg_4367 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_278_fu_1946_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_278_reg_4373 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_168_reg_4380 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_169_reg_4385 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_170_reg_4391 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_172_reg_4397 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_173_reg_4403 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_174_reg_4409 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_207_reg_4415 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_208_reg_4421 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_209_reg_4427 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_210_reg_4433 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_211_reg_4439 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_212_reg_4445 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_213_reg_4451 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_214_reg_4457 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_215_reg_4463 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_216_reg_4469 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_142_reg_4476 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_143_reg_4482 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_144_reg_4489 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_146_reg_4497 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_147_reg_4505 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_148_reg_4513 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_149_reg_4521 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_149_reg_4521 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_199_fu_2440_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_199_reg_4530 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_fu_2450_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_4536 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_80_reg_4536 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_219_reg_4541 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_220_reg_4547 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_221_reg_4554 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_223_reg_4562 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_224_reg_4570 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_225_reg_4578 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_226_reg_4586 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_226_reg_4586 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_279_fu_2786_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_279_reg_4595 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_102_fu_2796_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_102_reg_4601 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_102_reg_4601 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_89_reg_4606 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_90_reg_4611 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_115_reg_4616 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_116_reg_4621 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_93_fu_3148_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_93_reg_4626 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1703_s_fu_3174_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1703_s_reg_4631 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_V_1_fu_3232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal kh_off_V_1_fu_3253_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal kh_off_V_1_reg_4646 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal kh_word_V_2_reg_4651 : STD_LOGIC_VECTOR (63 downto 0);
    signal ki_V_2_fu_3271_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ki_V_2_reg_4657 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_3602_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_1_reg_4677 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_2_fu_3389_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_2_reg_4682 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal not_s_fu_3509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_reg_4687 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_demorgan_fu_3521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_demorgan_reg_4692 : STD_LOGIC_VECTOR (0 downto 0);
    signal best_out_V_2_fu_3565_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal prediction_V_2_fu_3595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal p_Val2_7_reg_458 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_reg_482 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_mul_reg_494 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_51_fu_593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_48_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_55_fu_718_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_87_fu_3248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_84_fu_3308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal o_word_V_3_fu_3578_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_9_fu_614_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal rhs_V_fu_569_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_fu_578_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_50_fu_583_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_43_fu_573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_113_fu_624_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_tmp1_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_637_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sel_tmp6_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_655_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal rhs_V_4_cast_fu_680_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_9_fu_690_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_fu_684_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_0856_s_fu_708_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal in_wrd_V_0_phi_fu_730_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_wrd_V_1_phi_fu_999_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_1_fu_1268_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal r_V_1_cast_fu_1366_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_V_6_fu_1370_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_44_1_fu_1689_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal r_V_44_1_cast_fu_1787_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_V_6_1_fu_1791_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_2_fu_2110_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal r_V_3_fu_2164_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal r_V_2_cast_fu_2160_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal r_V_3_cast_fu_2214_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal x_V_fu_2322_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_141_fu_2334_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_74_fu_2218_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_75_fu_2267_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_78_fu_2348_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_77_fu_2344_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_140_fu_2316_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_134_cast_fu_2354_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_79_fu_2360_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_96_cast_fu_2331_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_95_cast_fu_2328_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp41_fu_2444_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_45_1_fu_2456_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal r_V_46_1_fu_2510_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal r_V_45_1_cast_fu_2506_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal r_V_46_1_cast_fu_2560_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal x_V_1_fu_2668_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_218_fu_2680_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_97_fu_2564_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_98_fu_2613_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_100_fu_2694_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_99_fu_2690_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_217_fu_2662_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_168_1_cast_fu_2700_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_101_fu_2706_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_cast_fu_2677_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_117_cast_fu_2674_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp44_fu_2790_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_V_2_fu_2802_p16 : STD_LOGIC_VECTOR (59 downto 0);
    signal r_V_4_fu_2832_p14 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_150_fu_2855_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal x_V_2_cast_fu_2828_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal r_V_4_cast_fu_2859_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_81_fu_2863_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_82_fu_2885_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal x_V_3_fu_2913_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_152_fu_2925_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal x_V_3_cast_fu_2919_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_5_cast_fu_2935_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_151_fu_2907_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal x_V_4_fu_2939_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal x_V_2_1_fu_2965_p16 : STD_LOGIC_VECTOR (59 downto 0);
    signal r_V_47_1_fu_2995_p14 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_227_fu_3018_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal x_V_2_1_cast_fu_2991_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal r_V_47_1_cast_fu_3022_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_103_fu_3026_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_104_fu_3048_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal x_V_3_1_fu_3076_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_229_fu_3088_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal x_V_3_1_cast_fu_3082_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_48_1_cast_fu_3098_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_228_fu_3070_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal x_V_4_1_fu_3102_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_85_fu_3128_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_88_fu_3135_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_92_fu_3144_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_91_fu_3138_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_105_fu_3154_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_111_fu_3161_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_118_fu_3170_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_117_fu_3164_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_95_fu_3180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_cast_fu_3187_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_96_fu_3191_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_171_1_fu_3201_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_1_cast_fu_3208_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_172_1_fu_3212_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_139_cast_fu_3197_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_172_1_cast_fu_3218_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_119_fu_3222_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast_fu_3228_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_11_fu_3238_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal loc_V_8_fu_3261_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_7_fu_3257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_284_fu_3279_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_109_fu_3283_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_fu_3298_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal kh_off_V_fu_3313_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_230_fu_3352_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_231_fu_3361_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_232_fu_3370_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_112_fu_3377_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_112_cast_fu_3385_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_110_fu_3349_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_6_fu_3395_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_128_cast_fu_3431_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_121_fu_3435_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_86_fu_3317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_3327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_3449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_demorgan_fu_3461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_3343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_3467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_3473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_10_fu_3411_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_9_fu_3333_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp13_fu_3455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_fu_3323_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_11_fu_3421_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_fu_3487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_3479_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal newSel1_fu_3493_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal nc_V_4_fu_3501_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_114_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp47_fu_3515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bvh_d_index_fu_3526_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Repl2_s_fu_3529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_51_fu_3545_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal best_out_V_fu_3554_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal best_out_V_1_fu_3558_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_3532_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal o_word_V_2_fu_3572_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal prediction_V_fu_3541_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal prediction_V_1_fu_3588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component top_mul_mul_20s_1bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;



begin
    top_mul_mul_20s_1bkb_U1 : component top_mul_mul_20s_1bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 16,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_109_fu_3283_p3,
        din1 => ki_V_2_reg_4657,
        ce => ap_const_logic_1,
        dout => grp_fu_3602_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = tmp_52_fu_675_p2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = tmp_52_fu_675_p2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = tmp_52_fu_675_p2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
            end if;
        end if;
    end process;


    p_5_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = tmp_52_fu_675_p2)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
                p_5_reg_518 <= i_V_fu_724_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                p_5_reg_518 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_Val2_3_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_tmp_52_reg_3723)))) then 
                p_Val2_3_reg_506 <= sum_V_1_fu_3232_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                p_Val2_3_reg_506 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_Val2_7_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
                p_Val2_7_reg_458 <= best_out_V_2_fu_3565_p3;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                p_Val2_7_reg_458 <= ap_const_lv16_C000;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
                p_Val2_s_reg_470 <= prediction_V_2_fu_3595_p3;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                p_Val2_s_reg_470 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    p_s_reg_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
                p_s_reg_482 <= o_V_reg_3676;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                p_s_reg_482 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
                phi_mul_reg_494 <= next_mul_reg_3668;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                phi_mul_reg_494 <= ap_const_lv22_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_tmp_52_reg_3723 <= tmp_52_reg_3723;
                tmp_52_reg_3723 <= tmp_52_fu_675_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_const_boolean_1)) then
                ap_pipeline_reg_pp0_iter2_tmp_52_reg_3723 <= ap_pipeline_reg_pp0_iter1_tmp_52_reg_3723;
                ap_pipeline_reg_pp0_iter3_tmp_52_reg_3723 <= ap_pipeline_reg_pp0_iter2_tmp_52_reg_3723;
                ap_pipeline_reg_pp0_iter4_tmp_102_reg_4601 <= tmp_102_reg_4601;
                ap_pipeline_reg_pp0_iter4_tmp_149_reg_4521 <= tmp_149_reg_4521;
                ap_pipeline_reg_pp0_iter4_tmp_226_reg_4586 <= tmp_226_reg_4586;
                ap_pipeline_reg_pp0_iter4_tmp_52_reg_3723 <= ap_pipeline_reg_pp0_iter3_tmp_52_reg_3723;
                ap_pipeline_reg_pp0_iter4_tmp_80_reg_4536 <= tmp_80_reg_4536;
                ap_pipeline_reg_pp0_iter5_tmp_52_reg_3723 <= ap_pipeline_reg_pp0_iter4_tmp_52_reg_3723;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and (exitcond_fu_558_p2 = ap_const_lv1_0))) then
                dmem_0_0_V_addr_reg_3688 <= tmp_51_fu_593_p1(10 - 1 downto 0);
                dmem_0_1_V_addr_reg_3693 <= tmp_51_fu_593_p1(10 - 1 downto 0);
                dmem_1_0_V_addr_reg_3698 <= tmp_51_fu_593_p1(10 - 1 downto 0);
                dmem_1_1_V_addr_reg_3703 <= tmp_51_fu_593_p1(10 - 1 downto 0);
                tmp_120_reg_3681 <= tmp_43_fu_573_p2(6 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state12))) then
                kh_off_V_1_reg_4646 <= kh_off_V_1_fu_3253_p1;
                kh_word_V_2_reg_4651 <= kh_mem_V_q0;
                ki_V_2_reg_4657 <= ki_V_2_fu_3271_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                    lhs_V_reg_3648(15 downto 0) <= lhs_V_fu_535_p1(15 downto 0);
                sel_tmp_reg_3658 <= sel_tmp_fu_543_p2;
                tmp_108_reg_3653 <= tmp_108_fu_539_p1;
                tmp_reg_3640 <= tmp_fu_529_p2;
                    tmp_s_reg_3663(15 downto 0) <= tmp_s_fu_549_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then
                next_mul_reg_3668 <= next_mul_fu_553_p2;
                o_V_reg_3676 <= o_V_fu_563_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((tmp_reg_3640 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_state15))) then
                not_s_reg_4687 <= not_s_fu_3509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((tmp_reg_3640 = ap_const_lv1_0)))) then
                o_offset_V_reg_3711 <= o_offset_V_fu_628_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then
                o_word_V_4_reg_3716 <= o_word_V_4_fu_667_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state14))) then
                p_Val2_1_reg_4677 <= grp_fu_3602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state15))) then
                p_Val2_2_reg_4682 <= p_Val2_2_fu_3389_p2;
                sel_tmp25_demorgan_reg_4692 <= sel_tmp25_demorgan_fu_3521_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = tmp_52_reg_3723)))) then
                r_V_49_1_reg_3927 <= r_V_49_1_fu_1006_p2;
                r_V_s_reg_3762 <= r_V_s_fu_737_p2;
                tmp_123_reg_3767 <= r_V_s_fu_737_p2(63 downto 63);
                tmp_124_reg_3772 <= r_V_s_fu_737_p2(61 downto 61);
                tmp_125_reg_3777 <= r_V_s_fu_737_p2(59 downto 59);
                tmp_126_reg_3782 <= r_V_s_fu_737_p2(57 downto 57);
                tmp_127_reg_3787 <= r_V_s_fu_737_p2(55 downto 55);
                tmp_128_reg_3792 <= r_V_s_fu_737_p2(53 downto 53);
                tmp_129_reg_3797 <= r_V_s_fu_737_p2(51 downto 51);
                tmp_145_reg_3802 <= r_V_s_fu_737_p2(49 downto 49);
                tmp_171_reg_3807 <= r_V_s_fu_737_p2(47 downto 47);
                tmp_175_reg_3812 <= r_V_s_fu_737_p2(45 downto 45);
                tmp_176_reg_3817 <= r_V_s_fu_737_p2(43 downto 43);
                tmp_177_reg_3822 <= r_V_s_fu_737_p2(41 downto 41);
                tmp_178_reg_3827 <= r_V_s_fu_737_p2(39 downto 39);
                tmp_179_reg_3832 <= r_V_s_fu_737_p2(37 downto 37);
                tmp_180_reg_3837 <= r_V_s_fu_737_p2(35 downto 35);
                tmp_181_reg_3842 <= r_V_s_fu_737_p2(33 downto 33);
                tmp_182_reg_3847 <= r_V_s_fu_737_p2(31 downto 31);
                tmp_183_reg_3852 <= r_V_s_fu_737_p2(29 downto 29);
                tmp_184_reg_3857 <= r_V_s_fu_737_p2(27 downto 27);
                tmp_185_reg_3862 <= r_V_s_fu_737_p2(25 downto 25);
                tmp_186_reg_3867 <= r_V_s_fu_737_p2(23 downto 23);
                tmp_187_reg_3872 <= r_V_s_fu_737_p2(21 downto 21);
                tmp_188_reg_3877 <= r_V_s_fu_737_p2(19 downto 19);
                tmp_189_reg_3882 <= r_V_s_fu_737_p2(17 downto 17);
                tmp_190_reg_3887 <= r_V_s_fu_737_p2(15 downto 15);
                tmp_191_reg_3892 <= r_V_s_fu_737_p2(13 downto 13);
                tmp_192_reg_3897 <= r_V_s_fu_737_p2(11 downto 11);
                tmp_193_reg_3902 <= r_V_s_fu_737_p2(9 downto 9);
                tmp_194_reg_3907 <= r_V_s_fu_737_p2(7 downto 7);
                tmp_195_reg_3912 <= r_V_s_fu_737_p2(5 downto 5);
                tmp_196_reg_3917 <= r_V_s_fu_737_p2(3 downto 3);
                tmp_197_reg_3922 <= r_V_s_fu_737_p2(1 downto 1);
                tmp_200_reg_3932 <= r_V_49_1_fu_1006_p2(63 downto 63);
                tmp_201_reg_3937 <= r_V_49_1_fu_1006_p2(61 downto 61);
                tmp_202_reg_3942 <= r_V_49_1_fu_1006_p2(59 downto 59);
                tmp_203_reg_3947 <= r_V_49_1_fu_1006_p2(57 downto 57);
                tmp_204_reg_3952 <= r_V_49_1_fu_1006_p2(55 downto 55);
                tmp_205_reg_3957 <= r_V_49_1_fu_1006_p2(53 downto 53);
                tmp_206_reg_3962 <= r_V_49_1_fu_1006_p2(51 downto 51);
                tmp_222_reg_3967 <= r_V_49_1_fu_1006_p2(49 downto 49);
                tmp_248_reg_3972 <= r_V_49_1_fu_1006_p2(47 downto 47);
                tmp_252_reg_3977 <= r_V_49_1_fu_1006_p2(45 downto 45);
                tmp_256_reg_3982 <= r_V_49_1_fu_1006_p2(43 downto 43);
                tmp_257_reg_3987 <= r_V_49_1_fu_1006_p2(41 downto 41);
                tmp_258_reg_3992 <= r_V_49_1_fu_1006_p2(39 downto 39);
                tmp_259_reg_3997 <= r_V_49_1_fu_1006_p2(37 downto 37);
                tmp_260_reg_4002 <= r_V_49_1_fu_1006_p2(35 downto 35);
                tmp_261_reg_4007 <= r_V_49_1_fu_1006_p2(33 downto 33);
                tmp_262_reg_4012 <= r_V_49_1_fu_1006_p2(31 downto 31);
                tmp_263_reg_4017 <= r_V_49_1_fu_1006_p2(29 downto 29);
                tmp_264_reg_4022 <= r_V_49_1_fu_1006_p2(27 downto 27);
                tmp_265_reg_4027 <= r_V_49_1_fu_1006_p2(25 downto 25);
                tmp_266_reg_4032 <= r_V_49_1_fu_1006_p2(23 downto 23);
                tmp_267_reg_4037 <= r_V_49_1_fu_1006_p2(21 downto 21);
                tmp_268_reg_4042 <= r_V_49_1_fu_1006_p2(19 downto 19);
                tmp_269_reg_4047 <= r_V_49_1_fu_1006_p2(17 downto 17);
                tmp_270_reg_4052 <= r_V_49_1_fu_1006_p2(15 downto 15);
                tmp_271_reg_4057 <= r_V_49_1_fu_1006_p2(13 downto 13);
                tmp_272_reg_4062 <= r_V_49_1_fu_1006_p2(11 downto 11);
                tmp_273_reg_4067 <= r_V_49_1_fu_1006_p2(9 downto 9);
                tmp_274_reg_4072 <= r_V_49_1_fu_1006_p2(7 downto 7);
                tmp_275_reg_4077 <= r_V_49_1_fu_1006_p2(5 downto 5);
                tmp_276_reg_4082 <= r_V_49_1_fu_1006_p2(3 downto 3);
                tmp_277_reg_4087 <= r_V_49_1_fu_1006_p2(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_tmp_52_reg_3723))) then
                tmp_102_reg_4601 <= tmp_102_fu_2796_p2;
                tmp_142_reg_4476 <= tmp_134_cast_fu_2354_p2(59 downto 56);
                tmp_143_reg_4482 <= tmp_134_cast_fu_2354_p2(51 downto 48);
                tmp_144_reg_4489 <= tmp_134_cast_fu_2354_p2(43 downto 40);
                tmp_146_reg_4497 <= tmp_134_cast_fu_2354_p2(35 downto 32);
                tmp_147_reg_4505 <= tmp_134_cast_fu_2354_p2(27 downto 24);
                tmp_148_reg_4513 <= tmp_134_cast_fu_2354_p2(19 downto 16);
                tmp_149_reg_4521 <= tmp_134_cast_fu_2354_p2(11 downto 8);
                tmp_199_reg_4530 <= tmp_199_fu_2440_p1;
                tmp_219_reg_4541 <= tmp_168_1_cast_fu_2700_p2(59 downto 56);
                tmp_220_reg_4547 <= tmp_168_1_cast_fu_2700_p2(51 downto 48);
                tmp_221_reg_4554 <= tmp_168_1_cast_fu_2700_p2(43 downto 40);
                tmp_223_reg_4562 <= tmp_168_1_cast_fu_2700_p2(35 downto 32);
                tmp_224_reg_4570 <= tmp_168_1_cast_fu_2700_p2(27 downto 24);
                tmp_225_reg_4578 <= tmp_168_1_cast_fu_2700_p2(19 downto 16);
                tmp_226_reg_4586 <= tmp_168_1_cast_fu_2700_p2(11 downto 8);
                tmp_279_reg_4595 <= tmp_279_fu_2786_p1;
                tmp_80_reg_4536 <= tmp_80_fu_2450_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_tmp_52_reg_3723))) then
                tmp_115_reg_4616 <= tmp_228_fu_3070_p2(22 downto 16);
                tmp_116_reg_4621 <= x_V_4_1_fu_3102_p2(38 downto 32);
                tmp_89_reg_4606 <= tmp_151_fu_2907_p2(22 downto 16);
                tmp_90_reg_4611 <= x_V_4_fu_2939_p2(38 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_52_reg_3723))) then
                tmp_130_reg_4223 <= x_V_6_fu_1370_p2(39 downto 38);
                tmp_131_reg_4229 <= x_V_6_fu_1370_p2(35 downto 34);
                tmp_132_reg_4235 <= x_V_6_fu_1370_p2(31 downto 30);
                tmp_133_reg_4241 <= x_V_6_fu_1370_p2(27 downto 26);
                tmp_134_reg_4247 <= x_V_6_fu_1370_p2(23 downto 22);
                tmp_135_reg_4253 <= x_V_6_fu_1370_p2(19 downto 18);
                tmp_136_reg_4259 <= x_V_6_fu_1370_p2(15 downto 14);
                tmp_137_reg_4265 <= x_V_6_fu_1370_p2(11 downto 10);
                tmp_138_reg_4271 <= x_V_6_fu_1370_p2(7 downto 6);
                tmp_139_reg_4277 <= x_V_6_fu_1370_p2(3 downto 2);
                tmp_153_reg_4284 <= x_V_6_1_fu_1791_p2(61 downto 60);
                tmp_154_reg_4289 <= x_V_6_1_fu_1791_p2(57 downto 56);
                tmp_155_reg_4295 <= x_V_6_1_fu_1791_p2(53 downto 52);
                tmp_156_reg_4301 <= x_V_6_1_fu_1791_p2(49 downto 48);
                tmp_157_reg_4307 <= x_V_6_1_fu_1791_p2(45 downto 44);
                tmp_158_reg_4313 <= x_V_6_1_fu_1791_p2(41 downto 40);
                tmp_159_reg_4319 <= x_V_6_1_fu_1791_p2(37 downto 36);
                tmp_160_reg_4325 <= x_V_6_1_fu_1791_p2(33 downto 32);
                tmp_161_reg_4331 <= x_V_6_1_fu_1791_p2(29 downto 28);
                tmp_162_reg_4337 <= x_V_6_1_fu_1791_p2(25 downto 24);
                tmp_163_reg_4343 <= x_V_6_1_fu_1791_p2(21 downto 20);
                tmp_164_reg_4349 <= x_V_6_1_fu_1791_p2(17 downto 16);
                tmp_165_reg_4355 <= x_V_6_1_fu_1791_p2(13 downto 12);
                tmp_166_reg_4361 <= x_V_6_1_fu_1791_p2(9 downto 8);
                tmp_167_reg_4367 <= x_V_6_1_fu_1791_p2(5 downto 4);
                tmp_168_reg_4380 <= x_V_6_1_fu_1791_p2(63 downto 62);
                tmp_169_reg_4385 <= x_V_6_1_fu_1791_p2(59 downto 58);
                tmp_170_reg_4391 <= x_V_6_1_fu_1791_p2(55 downto 54);
                tmp_172_reg_4397 <= x_V_6_1_fu_1791_p2(51 downto 50);
                tmp_173_reg_4403 <= x_V_6_1_fu_1791_p2(47 downto 46);
                tmp_174_reg_4409 <= x_V_6_1_fu_1791_p2(43 downto 42);
                tmp_198_reg_4181 <= tmp_198_fu_1525_p1;
                tmp_207_reg_4415 <= x_V_6_1_fu_1791_p2(39 downto 38);
                tmp_208_reg_4421 <= x_V_6_1_fu_1791_p2(35 downto 34);
                tmp_209_reg_4427 <= x_V_6_1_fu_1791_p2(31 downto 30);
                tmp_210_reg_4433 <= x_V_6_1_fu_1791_p2(27 downto 26);
                tmp_211_reg_4439 <= x_V_6_1_fu_1791_p2(23 downto 22);
                tmp_212_reg_4445 <= x_V_6_1_fu_1791_p2(19 downto 18);
                tmp_213_reg_4451 <= x_V_6_1_fu_1791_p2(15 downto 14);
                tmp_214_reg_4457 <= x_V_6_1_fu_1791_p2(11 downto 10);
                tmp_215_reg_4463 <= x_V_6_1_fu_1791_p2(7 downto 6);
                tmp_216_reg_4469 <= x_V_6_1_fu_1791_p2(3 downto 2);
                tmp_278_reg_4373 <= tmp_278_fu_1946_p1;
                tmp_56_reg_4092 <= x_V_6_fu_1370_p2(61 downto 60);
                tmp_57_reg_4097 <= x_V_6_fu_1370_p2(57 downto 56);
                tmp_58_reg_4103 <= x_V_6_fu_1370_p2(53 downto 52);
                tmp_59_reg_4109 <= x_V_6_fu_1370_p2(49 downto 48);
                tmp_60_reg_4115 <= x_V_6_fu_1370_p2(45 downto 44);
                tmp_61_reg_4121 <= x_V_6_fu_1370_p2(41 downto 40);
                tmp_62_reg_4127 <= x_V_6_fu_1370_p2(37 downto 36);
                tmp_63_reg_4133 <= x_V_6_fu_1370_p2(33 downto 32);
                tmp_64_reg_4139 <= x_V_6_fu_1370_p2(29 downto 28);
                tmp_65_reg_4145 <= x_V_6_fu_1370_p2(25 downto 24);
                tmp_66_reg_4151 <= x_V_6_fu_1370_p2(21 downto 20);
                tmp_67_reg_4157 <= x_V_6_fu_1370_p2(17 downto 16);
                tmp_68_reg_4163 <= x_V_6_fu_1370_p2(13 downto 12);
                tmp_69_reg_4169 <= x_V_6_fu_1370_p2(9 downto 8);
                tmp_70_reg_4175 <= x_V_6_fu_1370_p2(5 downto 4);
                tmp_71_reg_4188 <= x_V_6_fu_1370_p2(63 downto 62);
                tmp_72_reg_4193 <= x_V_6_fu_1370_p2(59 downto 58);
                tmp_73_reg_4199 <= x_V_6_fu_1370_p2(55 downto 54);
                tmp_76_reg_4205 <= x_V_6_fu_1370_p2(51 downto 50);
                tmp_83_reg_4211 <= x_V_6_fu_1370_p2(47 downto 46);
                tmp_94_reg_4217 <= x_V_6_fu_1370_p2(43 downto 42);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_52_reg_3723))) then
                tmp_1703_s_reg_4631 <= tmp_1703_s_fu_3174_p2;
                tmp_93_reg_4626 <= tmp_93_fu_3148_p2;
            end if;
        end if;
    end process;
    lhs_V_reg_3648(16) <= '0';
    tmp_s_reg_3663(21 downto 16) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_fu_558_p2, tmp_52_fu_675_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not((exitcond_fu_558_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter5)))) and not(((ap_const_lv1_0 = tmp_52_fu_675_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_lv1_0 = tmp_52_fu_675_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state11 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state12 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_state13 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state14 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state15 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state16 <= ap_CS_fsm(9 downto 9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond_fu_558_p2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond_fu_558_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    best_out_V_1_fu_3558_p3 <= 
        p_Val2_7_reg_458 when (tmp_reg_3640(0) = '1') else 
        best_out_V_fu_3554_p1;
    best_out_V_2_fu_3565_p3 <= 
        best_out_V_1_fu_3558_p3 when (sel_tmp25_demorgan_reg_4692(0) = '1') else 
        p_Val2_7_reg_458;
        best_out_V_fu_3554_p1 <= std_logic_vector(resize(signed(p_Val2_s_51_fu_3545_p4),16));

    bvh_d_index_fu_3526_p1 <= std_logic_vector(resize(unsigned(o_offset_V_reg_3711),32));
    d_o_idx_V_read_read_fu_298_p2 <= d_o_idx_V;

    dmem_0_0_V_address0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, exitcond_fu_558_p2, dmem_0_0_V_addr_reg_3688, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, tmp_51_fu_593_p1, tmp_48_fu_609_p2, tmp_54_fu_700_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
            dmem_0_0_V_address0 <= dmem_0_0_V_addr_reg_3688;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            dmem_0_0_V_address0 <= tmp_54_fu_700_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and (d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0))) then 
            dmem_0_0_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (exitcond_fu_558_p2 = ap_const_lv1_0))) then 
            dmem_0_0_V_address0 <= tmp_51_fu_593_p1(10 - 1 downto 0);
        else 
            dmem_0_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_0_0_V_ce0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, exitcond_fu_558_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, tmp_48_fu_609_p2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2) and (exitcond_fu_558_p2 = ap_const_lv1_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_state16)) or ((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and (d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0)))) then 
            dmem_0_0_V_ce0 <= ap_const_logic_1;
        else 
            dmem_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_0_0_V_d0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, exitcond_fu_558_p2, ap_CS_fsm_state16, tmp_48_fu_609_p2, o_word_V_3_fu_3578_p3, p_Result_9_fu_614_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
            dmem_0_0_V_d0 <= o_word_V_3_fu_3578_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and (d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0))) then 
            dmem_0_0_V_d0 <= p_Result_9_fu_614_p3;
        else 
            dmem_0_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_0_0_V_we0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, tmp_120_reg_3681, exitcond_fu_558_p2, ap_CS_fsm_state16, tmp_48_fu_609_p2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and (d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0)) or ((ap_const_lv1_1 = ap_CS_fsm_state16) and (d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0) and (tmp_120_reg_3681 = ap_const_lv1_0)))) then 
            dmem_0_0_V_we0 <= ap_const_logic_1;
        else 
            dmem_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_0_1_V_address0_assign_proc : process(ap_CS_fsm_state2, dmem_0_1_V_addr_reg_3693, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, tmp_51_fu_593_p1, tmp_54_fu_700_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
            dmem_0_1_V_address0 <= dmem_0_1_V_addr_reg_3693;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            dmem_0_1_V_address0 <= tmp_54_fu_700_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            dmem_0_1_V_address0 <= tmp_51_fu_593_p1(10 - 1 downto 0);
        else 
            dmem_0_1_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_0_1_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_state16)))) then 
            dmem_0_1_V_ce0 <= ap_const_logic_1;
        else 
            dmem_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmem_0_1_V_d0 <= o_word_V_3_fu_3578_p3;

    dmem_0_1_V_we0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, tmp_120_reg_3681, ap_CS_fsm_state16)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state16) and (d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0) and not((tmp_120_reg_3681 = ap_const_lv1_0))))) then 
            dmem_0_1_V_we0 <= ap_const_logic_1;
        else 
            dmem_0_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_1_0_V_address0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, exitcond_fu_558_p2, dmem_1_0_V_addr_reg_3698, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, tmp_51_fu_593_p1, tmp_48_fu_609_p2, tmp_54_fu_700_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
            dmem_1_0_V_address0 <= dmem_1_0_V_addr_reg_3698;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            dmem_1_0_V_address0 <= tmp_54_fu_700_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and not((d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0)))) then 
            dmem_1_0_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (exitcond_fu_558_p2 = ap_const_lv1_0))) then 
            dmem_1_0_V_address0 <= tmp_51_fu_593_p1(10 - 1 downto 0);
        else 
            dmem_1_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_1_0_V_ce0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, exitcond_fu_558_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, tmp_48_fu_609_p2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2) and (exitcond_fu_558_p2 = ap_const_lv1_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_state16)) or ((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and not((d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0))))) then 
            dmem_1_0_V_ce0 <= ap_const_logic_1;
        else 
            dmem_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_1_0_V_d0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, exitcond_fu_558_p2, ap_CS_fsm_state16, tmp_48_fu_609_p2, o_word_V_3_fu_3578_p3, p_Result_9_fu_614_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
            dmem_1_0_V_d0 <= o_word_V_3_fu_3578_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and not((d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0)))) then 
            dmem_1_0_V_d0 <= p_Result_9_fu_614_p3;
        else 
            dmem_1_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_1_0_V_we0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, ap_CS_fsm_state2, tmp_120_reg_3681, exitcond_fu_558_p2, ap_CS_fsm_state16, tmp_48_fu_609_p2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2) and not((exitcond_fu_558_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_48_fu_609_p2)) and not((d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_state16) and not((d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0)) and (tmp_120_reg_3681 = ap_const_lv1_0)))) then 
            dmem_1_0_V_we0 <= ap_const_logic_1;
        else 
            dmem_1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_1_1_V_address0_assign_proc : process(ap_CS_fsm_state2, dmem_1_1_V_addr_reg_3703, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, tmp_51_fu_593_p1, tmp_54_fu_700_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state16))) then 
            dmem_1_1_V_address0 <= dmem_1_1_V_addr_reg_3703;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            dmem_1_1_V_address0 <= tmp_54_fu_700_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            dmem_1_1_V_address0 <= tmp_51_fu_593_p1(10 - 1 downto 0);
        else 
            dmem_1_1_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_1_1_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_state16)))) then 
            dmem_1_1_V_ce0 <= ap_const_logic_1;
        else 
            dmem_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmem_1_1_V_d0 <= o_word_V_3_fu_3578_p3;

    dmem_1_1_V_we0_assign_proc : process(d_o_idx_V_read_read_fu_298_p2, tmp_120_reg_3681, ap_CS_fsm_state16)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state16) and not((d_o_idx_V_read_read_fu_298_p2 = ap_const_lv1_0)) and not((tmp_120_reg_3681 = ap_const_lv1_0))))) then 
            dmem_1_1_V_we0 <= ap_const_logic_1;
        else 
            dmem_1_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_558_p2 <= "1" when (p_s_reg_482 = n_outputs) else "0";
    i_V_fu_724_p2 <= std_logic_vector(unsigned(ap_const_lv16_80) + unsigned(p_5_reg_518));
    in_wrd_V_0_phi_fu_730_p3 <= 
        dmem_1_0_V_q0 when (d_i_idx_V(0) = '1') else 
        dmem_0_0_V_q0;
    in_wrd_V_1_phi_fu_999_p3 <= 
        dmem_1_1_V_q0 when (d_i_idx_V(0) = '1') else 
        dmem_0_1_V_q0;

    kh_mem_V_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14, tmp_87_fu_3248_p1, tmp_84_fu_3308_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            kh_mem_V_address0 <= tmp_84_fu_3308_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            kh_mem_V_address0 <= tmp_87_fu_3248_p1(6 - 1 downto 0);
        else 
            kh_mem_V_address0 <= "XXXXXX";
        end if; 
    end process;


    kh_mem_V_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state11)) or ((ap_const_lv1_1 = ap_CS_fsm_state14)))) then 
            kh_mem_V_ce0 <= ap_const_logic_1;
        else 
            kh_mem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    kh_off_V_1_fu_3253_p1 <= p_s_reg_482(1 - 1 downto 0);
    kh_off_V_fu_3313_p1 <= p_s_reg_482(2 - 1 downto 0);
    ki_V_2_fu_3271_p3 <= 
        loc_V_8_fu_3261_p4 when (kh_off_V_1_fu_3253_p1(0) = '1') else 
        loc_V_7_fu_3257_p1;
    lhs_V_fu_535_p1 <= std_logic_vector(resize(unsigned(o_index_V),17));
    loc_V_10_fu_3411_p4 <= kh_mem_V_q0(47 downto 32);
    loc_V_11_fu_3421_p4 <= kh_mem_V_q0(63 downto 48);
    loc_V_7_fu_3257_p1 <= kh_mem_V_q0(16 - 1 downto 0);
    loc_V_8_fu_3261_p4 <= kh_mem_V_q0(47 downto 32);
    loc_V_9_fu_3333_p4 <= kh_mem_V_q0(31 downto 16);
    loc_V_fu_3323_p1 <= kh_mem_V_q0(16 - 1 downto 0);
    nc_V_4_fu_3501_p3 <= 
        newSel_fu_3479_p3 when (or_cond_fu_3487_p2(0) = '1') else 
        newSel1_fu_3493_p3;
    newSel1_fu_3493_p3 <= 
        loc_V_fu_3323_p1 when (tmp_86_fu_3317_p2(0) = '1') else 
        loc_V_11_fu_3421_p4;
    newSel_fu_3479_p3 <= 
        loc_V_10_fu_3411_p4 when (sel_tmp15_fu_3473_p2(0) = '1') else 
        loc_V_9_fu_3333_p4;
    next_mul_fu_553_p2 <= std_logic_vector(unsigned(phi_mul_reg_494) + unsigned(tmp_s_reg_3663));
    not_s_fu_3509_p2 <= "1" when (signed(p_Val2_3_reg_506) < signed(nc_V_4_fu_3501_p3)) else "0";
    o_V_fu_563_p2 <= std_logic_vector(unsigned(p_s_reg_482) + unsigned(ap_const_lv16_1));
    o_offset_V_fu_628_p2 <= std_logic_vector(unsigned(tmp_113_fu_624_p1) + unsigned(tmp_108_reg_3653));
    o_word_V_2_fu_3572_p3 <= 
        p_Result_s_fu_3532_p4 when (tmp_reg_3640(0) = '1') else 
        o_word_V_4_reg_3716;
    o_word_V_3_fu_3578_p3 <= 
        o_word_V_2_fu_3572_p3 when (sel_tmp25_demorgan_reg_4692(0) = '1') else 
        o_word_V_4_reg_3716;
    o_word_V_4_fu_667_p3 <= 
        dmem_1_1_V_q0 when (sel_tmp6_fu_663_p2(0) = '1') else 
        sel_tmp5_fu_655_p3;
    or_cond_fu_3487_p2 <= (sel_tmp15_fu_3473_p2 or sel_tmp13_fu_3455_p2);
    p_0856_s_fu_708_p4 <= r_V_7_fu_684_p2(21 downto 7);
    p_Repl2_s_fu_3529_p1 <= std_logic_vector(resize(unsigned(not_s_reg_4687),64));
    p_Result_9_fu_614_p3 <= (ap_const_lv56_0 & p_Val2_s_reg_470);
    
    p_Result_s_fu_3532_p4_proc : process(o_word_V_4_reg_3716, bvh_d_index_fu_3526_p1, p_Repl2_s_fu_3529_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        p_Result_s_fu_3532_p4 <= o_word_V_4_reg_3716;
        if to_integer(unsigned(bvh_d_index_fu_3526_p1)) >= o_word_V_4_reg_3716'low and to_integer(unsigned(bvh_d_index_fu_3526_p1)) <= o_word_V_4_reg_3716'high then
            result(0) := '0';
            for i in p_Repl2_s_fu_3529_p1'range loop
                result(0) := result(0) or p_Repl2_s_fu_3529_p1(i);
            end loop;
            p_Result_s_fu_3532_p4(to_integer(unsigned(bvh_d_index_fu_3526_p1))) <= result(0);
        end if;
    end process;

    p_Val2_2_fu_3389_p2 <= std_logic_vector(signed(tmp_112_cast_fu_3385_p1) + signed(tmp_110_fu_3349_p1));
    p_Val2_6_fu_3395_p4 <= p_Val2_2_fu_3389_p2(33 downto 14);
    p_Val2_s_51_fu_3545_p4 <= p_Val2_2_reg_4682(33 downto 20);
        p_cast_fu_3228_p1 <= std_logic_vector(resize(signed(tmp_119_fu_3222_p2),16));

    phitmp_1_cast_fu_3208_p1 <= std_logic_vector(resize(unsigned(tmp_171_1_fu_3201_p3),9));
    phitmp_cast_fu_3187_p1 <= std_logic_vector(resize(unsigned(tmp_95_fu_3180_p3),9));
    prediction_V_1_fu_3588_p3 <= 
        p_Val2_s_reg_470 when (tmp_reg_3640(0) = '1') else 
        prediction_V_fu_3541_p1;
    prediction_V_2_fu_3595_p3 <= 
        prediction_V_1_fu_3588_p3 when (sel_tmp25_demorgan_reg_4692(0) = '1') else 
        p_Val2_s_reg_470;
    prediction_V_fu_3541_p1 <= p_s_reg_482(8 - 1 downto 0);
    r_V_10_fu_3298_p4 <= p_s_reg_482(15 downto 2);
    r_V_11_fu_3238_p4 <= p_s_reg_482(15 downto 1);
    r_V_1_cast_fu_1366_p1 <= std_logic_vector(resize(unsigned(r_V_1_fu_1268_p64),64));
    r_V_1_fu_1268_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_123_reg_3767 & ap_const_lv1_0) & tmp_124_reg_3772) & ap_const_lv1_0) & tmp_125_reg_3777) & ap_const_lv1_0) & tmp_126_reg_3782) & ap_const_lv1_0) & tmp_127_reg_3787) & ap_const_lv1_0) & tmp_128_reg_3792) & ap_const_lv1_0) & tmp_129_reg_3797) & ap_const_lv1_0) & tmp_145_reg_3802) & ap_const_lv1_0) & tmp_171_reg_3807) & ap_const_lv1_0) & tmp_175_reg_3812) & ap_const_lv1_0) & tmp_176_reg_3817) & ap_const_lv1_0) & tmp_177_reg_3822) & ap_const_lv1_0) & tmp_178_reg_3827) & ap_const_lv1_0) & tmp_179_reg_3832) & ap_const_lv1_0) & tmp_180_reg_3837) & ap_const_lv1_0) & tmp_181_reg_3842) & ap_const_lv1_0) & tmp_182_reg_3847) & ap_const_lv1_0) & tmp_183_reg_3852) & ap_const_lv1_0) & tmp_184_reg_3857) & ap_const_lv1_0) & tmp_185_reg_3862) & ap_const_lv1_0) & tmp_186_reg_3867) & ap_const_lv1_0) & tmp_187_reg_3872) & ap_const_lv1_0) & tmp_188_reg_3877) & ap_const_lv1_0) & tmp_189_reg_3882) & ap_const_lv1_0) & tmp_190_reg_3887) & ap_const_lv1_0) & tmp_191_reg_3892) & ap_const_lv1_0) & tmp_192_reg_3897) & ap_const_lv1_0) & tmp_193_reg_3902) & ap_const_lv1_0) & tmp_194_reg_3907) & ap_const_lv1_0) & tmp_195_reg_3912) & ap_const_lv1_0) & tmp_196_reg_3917) & ap_const_lv1_0) & tmp_197_reg_3922);
    r_V_2_cast_fu_2160_p1 <= std_logic_vector(resize(unsigned(r_V_2_fu_2110_p32),63));
    r_V_2_fu_2110_p32 <= ((((((((((((((((((((((((((((((tmp_56_reg_4092 & ap_const_lv2_0) & tmp_57_reg_4097) & ap_const_lv2_0) & tmp_58_reg_4103) & ap_const_lv2_0) & tmp_59_reg_4109) & ap_const_lv2_0) & tmp_60_reg_4115) & ap_const_lv2_0) & tmp_61_reg_4121) & ap_const_lv2_0) & tmp_62_reg_4127) & ap_const_lv2_0) & tmp_63_reg_4133) & ap_const_lv2_0) & tmp_64_reg_4139) & ap_const_lv2_0) & tmp_65_reg_4145) & ap_const_lv2_0) & tmp_66_reg_4151) & ap_const_lv2_0) & tmp_67_reg_4157) & ap_const_lv2_0) & tmp_68_reg_4163) & ap_const_lv2_0) & tmp_69_reg_4169) & ap_const_lv2_0) & tmp_70_reg_4175) & ap_const_lv2_0) & tmp_198_reg_4181);
    r_V_3_cast_fu_2214_p1 <= std_logic_vector(resize(unsigned(r_V_3_fu_2164_p32),63));
    r_V_3_fu_2164_p32 <= ((((((((((((((((((((((((((((((tmp_71_reg_4188 & ap_const_lv2_0) & tmp_72_reg_4193) & ap_const_lv2_0) & tmp_73_reg_4199) & ap_const_lv2_0) & tmp_76_reg_4205) & ap_const_lv2_0) & tmp_83_reg_4211) & ap_const_lv2_0) & tmp_94_reg_4217) & ap_const_lv2_0) & tmp_130_reg_4223) & ap_const_lv2_0) & tmp_131_reg_4229) & ap_const_lv2_0) & tmp_132_reg_4235) & ap_const_lv2_0) & tmp_133_reg_4241) & ap_const_lv2_0) & tmp_134_reg_4247) & ap_const_lv2_0) & tmp_135_reg_4253) & ap_const_lv2_0) & tmp_136_reg_4259) & ap_const_lv2_0) & tmp_137_reg_4265) & ap_const_lv2_0) & tmp_138_reg_4271) & ap_const_lv2_0) & tmp_139_reg_4277);
    r_V_44_1_cast_fu_1787_p1 <= std_logic_vector(resize(unsigned(r_V_44_1_fu_1689_p64),64));
    r_V_44_1_fu_1689_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_200_reg_3932 & ap_const_lv1_0) & tmp_201_reg_3937) & ap_const_lv1_0) & tmp_202_reg_3942) & ap_const_lv1_0) & tmp_203_reg_3947) & ap_const_lv1_0) & tmp_204_reg_3952) & ap_const_lv1_0) & tmp_205_reg_3957) & ap_const_lv1_0) & tmp_206_reg_3962) & ap_const_lv1_0) & tmp_222_reg_3967) & ap_const_lv1_0) & tmp_248_reg_3972) & ap_const_lv1_0) & tmp_252_reg_3977) & ap_const_lv1_0) & tmp_256_reg_3982) & ap_const_lv1_0) & tmp_257_reg_3987) & ap_const_lv1_0) & tmp_258_reg_3992) & ap_const_lv1_0) & tmp_259_reg_3997) & ap_const_lv1_0) & tmp_260_reg_4002) & ap_const_lv1_0) & tmp_261_reg_4007) & ap_const_lv1_0) & tmp_262_reg_4012) & ap_const_lv1_0) & tmp_263_reg_4017) & ap_const_lv1_0) & tmp_264_reg_4022) & ap_const_lv1_0) & tmp_265_reg_4027) & ap_const_lv1_0) & tmp_266_reg_4032) & ap_const_lv1_0) & tmp_267_reg_4037) & ap_const_lv1_0) & tmp_268_reg_4042) & ap_const_lv1_0) & tmp_269_reg_4047) & ap_const_lv1_0) & tmp_270_reg_4052) & ap_const_lv1_0) & tmp_271_reg_4057) & ap_const_lv1_0) & tmp_272_reg_4062) & ap_const_lv1_0) & tmp_273_reg_4067) & ap_const_lv1_0) & tmp_274_reg_4072) & ap_const_lv1_0) & tmp_275_reg_4077) & ap_const_lv1_0) & tmp_276_reg_4082) & ap_const_lv1_0) & tmp_277_reg_4087);
    r_V_45_1_cast_fu_2506_p1 <= std_logic_vector(resize(unsigned(r_V_45_1_fu_2456_p32),63));
    r_V_45_1_fu_2456_p32 <= ((((((((((((((((((((((((((((((tmp_153_reg_4284 & ap_const_lv2_0) & tmp_154_reg_4289) & ap_const_lv2_0) & tmp_155_reg_4295) & ap_const_lv2_0) & tmp_156_reg_4301) & ap_const_lv2_0) & tmp_157_reg_4307) & ap_const_lv2_0) & tmp_158_reg_4313) & ap_const_lv2_0) & tmp_159_reg_4319) & ap_const_lv2_0) & tmp_160_reg_4325) & ap_const_lv2_0) & tmp_161_reg_4331) & ap_const_lv2_0) & tmp_162_reg_4337) & ap_const_lv2_0) & tmp_163_reg_4343) & ap_const_lv2_0) & tmp_164_reg_4349) & ap_const_lv2_0) & tmp_165_reg_4355) & ap_const_lv2_0) & tmp_166_reg_4361) & ap_const_lv2_0) & tmp_167_reg_4367) & ap_const_lv2_0) & tmp_278_reg_4373);
    r_V_46_1_cast_fu_2560_p1 <= std_logic_vector(resize(unsigned(r_V_46_1_fu_2510_p32),63));
    r_V_46_1_fu_2510_p32 <= ((((((((((((((((((((((((((((((tmp_168_reg_4380 & ap_const_lv2_0) & tmp_169_reg_4385) & ap_const_lv2_0) & tmp_170_reg_4391) & ap_const_lv2_0) & tmp_172_reg_4397) & ap_const_lv2_0) & tmp_173_reg_4403) & ap_const_lv2_0) & tmp_174_reg_4409) & ap_const_lv2_0) & tmp_207_reg_4415) & ap_const_lv2_0) & tmp_208_reg_4421) & ap_const_lv2_0) & tmp_209_reg_4427) & ap_const_lv2_0) & tmp_210_reg_4433) & ap_const_lv2_0) & tmp_211_reg_4439) & ap_const_lv2_0) & tmp_212_reg_4445) & ap_const_lv2_0) & tmp_213_reg_4451) & ap_const_lv2_0) & tmp_214_reg_4457) & ap_const_lv2_0) & tmp_215_reg_4463) & ap_const_lv2_0) & tmp_216_reg_4469);
    r_V_47_1_cast_fu_3022_p1 <= std_logic_vector(resize(unsigned(r_V_47_1_fu_2995_p14),61));
    r_V_47_1_fu_2995_p14 <= ((((((((((((tmp_219_reg_4541 & ap_const_lv4_0) & tmp_220_reg_4547) & ap_const_lv4_0) & tmp_221_reg_4554) & ap_const_lv4_0) & tmp_223_reg_4562) & ap_const_lv4_0) & tmp_224_reg_4570) & ap_const_lv4_0) & tmp_225_reg_4578) & ap_const_lv4_0) & tmp_226_reg_4586);
    r_V_48_1_cast_fu_3098_p1 <= std_logic_vector(resize(unsigned(tmp_229_fu_3088_p4),47));
    r_V_49_1_fu_1006_p2 <= (wt_mem_1_V_q0 xor in_wrd_V_1_phi_fu_999_p3);
    r_V_4_cast_fu_2859_p1 <= std_logic_vector(resize(unsigned(r_V_4_fu_2832_p14),61));
    r_V_4_fu_2832_p14 <= ((((((((((((tmp_142_reg_4476 & ap_const_lv4_0) & tmp_143_reg_4482) & ap_const_lv4_0) & tmp_144_reg_4489) & ap_const_lv4_0) & tmp_146_reg_4497) & ap_const_lv4_0) & tmp_147_reg_4505) & ap_const_lv4_0) & tmp_148_reg_4513) & ap_const_lv4_0) & tmp_149_reg_4521);
    r_V_5_cast_fu_2935_p1 <= std_logic_vector(resize(unsigned(tmp_152_fu_2925_p4),47));
    r_V_7_fu_684_p2 <= std_logic_vector(unsigned(rhs_V_4_cast_fu_680_p1) + unsigned(phi_mul_reg_494));
    r_V_9_fu_690_p4 <= p_5_reg_518(15 downto 7);
    r_V_fu_578_p2 <= std_logic_vector(unsigned(rhs_V_fu_569_p1) + unsigned(lhs_V_reg_3648));
    r_V_s_fu_737_p2 <= (wt_mem_0_V_q0 xor in_wrd_V_0_phi_fu_730_p3);
    rhs_V_4_cast_fu_680_p1 <= std_logic_vector(resize(unsigned(p_5_reg_518),22));
    rhs_V_fu_569_p1 <= std_logic_vector(resize(unsigned(p_s_reg_482),17));
    sel_tmp12_fu_3449_p2 <= (tmp_86_fu_3317_p2 xor ap_const_lv1_1);
    sel_tmp13_fu_3455_p2 <= (tmp_106_fu_3327_p2 and sel_tmp12_fu_3449_p2);
    sel_tmp14_fu_3467_p2 <= (sel_tmp17_demorgan_fu_3461_p2 xor ap_const_lv1_1);
    sel_tmp15_fu_3473_p2 <= (tmp_107_fu_3343_p2 and sel_tmp14_fu_3467_p2);
    sel_tmp17_demorgan_fu_3461_p2 <= (tmp_86_fu_3317_p2 or tmp_106_fu_3327_p2);
    sel_tmp1_fu_633_p2 <= (tmp_120_reg_3681 and sel_tmp_reg_3658);
    sel_tmp25_demorgan_fu_3521_p2 <= (tmp47_fu_3515_p2 or tmp_reg_3640);
    sel_tmp2_fu_637_p3 <= 
        dmem_0_1_V_q0 when (sel_tmp1_fu_633_p2(0) = '1') else 
        dmem_0_0_V_q0;
    sel_tmp3_fu_645_p2 <= (tmp_120_reg_3681 xor ap_const_lv1_1);
    sel_tmp4_fu_650_p2 <= (d_o_idx_V and sel_tmp3_fu_645_p2);
    sel_tmp5_fu_655_p3 <= 
        dmem_1_0_V_q0 when (sel_tmp4_fu_650_p2(0) = '1') else 
        sel_tmp2_fu_637_p3;
    sel_tmp6_fu_663_p2 <= (tmp_120_reg_3681 and d_o_idx_V);
    sel_tmp_fu_543_p2 <= (d_o_idx_V xor ap_const_lv1_1);
    sum_V_1_fu_3232_p2 <= std_logic_vector(signed(p_cast_fu_3228_p1) + signed(p_Val2_3_reg_506));
    tmp41_fu_2444_p2 <= std_logic_vector(unsigned(tmp_79_fu_2360_p4) + unsigned(tmp_96_cast_fu_2331_p1));
    tmp44_fu_2790_p2 <= std_logic_vector(unsigned(tmp_101_fu_2706_p4) + unsigned(tmp_118_cast_fu_2677_p1));
    tmp47_fu_3515_p2 <= (tmp_114_fu_3405_p2 or tmp_122_fu_3443_p2);
    tmp_100_fu_2694_p2 <= std_logic_vector(unsigned(tmp_97_fu_2564_p31) + unsigned(tmp_98_fu_2613_p31));
    tmp_101_fu_2706_p4 <= tmp_217_fu_2662_p2(7 downto 4);
    tmp_102_fu_2796_p2 <= std_logic_vector(unsigned(tmp_117_cast_fu_2674_p1) + unsigned(tmp44_fu_2790_p2));
    tmp_103_fu_3026_p13 <= (((((((((((ap_const_lv3_0 & tmp_220_reg_4547) & ap_const_lv4_0) & tmp_221_reg_4554) & ap_const_lv4_0) & tmp_223_reg_4562) & ap_const_lv4_0) & tmp_224_reg_4570) & ap_const_lv4_0) & tmp_225_reg_4578) & ap_const_lv4_0) & tmp_226_reg_4586);
    tmp_104_fu_3048_p13 <= (((((((((((ap_const_lv3_0 & tmp_221_reg_4554) & ap_const_lv4_0) & tmp_223_reg_4562) & ap_const_lv4_0) & tmp_224_reg_4570) & ap_const_lv4_0) & tmp_225_reg_4578) & ap_const_lv4_0) & tmp_226_reg_4586) & ap_const_lv4_0) & tmp_279_reg_4595);
    tmp_105_fu_3154_p3 <= (ap_const_lv3_0 & ap_pipeline_reg_pp0_iter4_tmp_226_reg_4586);
    tmp_106_fu_3327_p2 <= "1" when (kh_off_V_fu_3313_p1 = ap_const_lv2_1) else "0";
    tmp_107_fu_3343_p2 <= "1" when (kh_off_V_fu_3313_p1 = ap_const_lv2_2) else "0";
    tmp_108_fu_539_p1 <= o_index_V(6 - 1 downto 0);
    tmp_109_fu_3283_p3 <= (tmp_284_fu_3279_p1 & ap_const_lv10_0);
    tmp_110_fu_3349_p1 <= std_logic_vector(resize(unsigned(p_Val2_1_reg_4677),37));
    tmp_111_fu_3161_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter4_tmp_102_reg_4601),7));
        tmp_112_cast_fu_3385_p1 <= std_logic_vector(resize(signed(tmp_112_fu_3377_p3),37));

    tmp_112_fu_3377_p3 <= (tmp_232_fu_3370_p3 & ap_const_lv12_0);
    tmp_113_fu_624_p1 <= p_s_reg_482(6 - 1 downto 0);
    tmp_114_fu_3405_p2 <= "1" when (p_s_reg_482 = ap_const_lv16_0) else "0";
    tmp_117_cast_fu_2674_p1 <= std_logic_vector(resize(unsigned(tmp_216_reg_4469),4));
    tmp_117_fu_3164_p2 <= std_logic_vector(unsigned(tmp_105_fu_3154_p3) + unsigned(tmp_111_fu_3161_p1));
    tmp_118_cast_fu_2677_p1 <= std_logic_vector(resize(unsigned(tmp_278_reg_4373),4));
    tmp_118_fu_3170_p2 <= std_logic_vector(unsigned(tmp_115_reg_4616) + unsigned(tmp_116_reg_4621));
    tmp_119_fu_3222_p2 <= std_logic_vector(signed(tmp_139_cast_fu_3197_p1) + signed(tmp_172_1_cast_fu_3218_p1));
    tmp_121_fu_3435_p3 <= (p_Val2_7_reg_458 & ap_const_lv6_0);
    tmp_122_fu_3443_p2 <= "1" when (signed(tmp_128_cast_fu_3431_p1) > signed(tmp_121_fu_3435_p3)) else "0";
        tmp_128_cast_fu_3431_p1 <= std_logic_vector(resize(signed(p_Val2_6_fu_3395_p4),22));

    tmp_134_cast_fu_2354_p2 <= std_logic_vector(unsigned(tmp_78_fu_2348_p2) + unsigned(tmp_77_fu_2344_p1));
        tmp_139_cast_fu_3197_p1 <= std_logic_vector(resize(signed(tmp_96_fu_3191_p2),10));

    tmp_140_fu_2316_p2 <= std_logic_vector(unsigned(r_V_3_fu_2164_p32) + unsigned(r_V_2_fu_2110_p32));
    tmp_141_fu_2334_p4 <= x_V_fu_2322_p2(62 downto 4);
    tmp_150_fu_2855_p1 <= std_logic_vector(resize(unsigned(r_V_4_fu_2832_p14),60));
    tmp_151_fu_2907_p2 <= std_logic_vector(unsigned(tmp_150_fu_2855_p1) + unsigned(x_V_2_fu_2802_p16));
    tmp_152_fu_2925_p4 <= x_V_3_fu_2913_p2(60 downto 16);
    tmp_168_1_cast_fu_2700_p2 <= std_logic_vector(unsigned(tmp_100_fu_2694_p2) + unsigned(tmp_99_fu_2690_p1));
    tmp_1703_s_fu_3174_p2 <= std_logic_vector(unsigned(tmp_118_fu_3170_p2) + unsigned(tmp_117_fu_3164_p2));
    tmp_171_1_fu_3201_p3 <= (tmp_1703_s_reg_4631 & ap_const_lv1_0);
        tmp_172_1_cast_fu_3218_p1 <= std_logic_vector(resize(signed(tmp_172_1_fu_3212_p2),10));

    tmp_172_1_fu_3212_p2 <= std_logic_vector(unsigned(ap_const_lv9_40) - unsigned(phitmp_1_cast_fu_3208_p1));
    tmp_198_fu_1525_p1 <= x_V_6_fu_1370_p2(2 - 1 downto 0);
    tmp_199_fu_2440_p1 <= tmp_134_cast_fu_2354_p2(4 - 1 downto 0);
    tmp_217_fu_2662_p2 <= std_logic_vector(unsigned(r_V_46_1_fu_2510_p32) + unsigned(r_V_45_1_fu_2456_p32));
    tmp_218_fu_2680_p4 <= x_V_1_fu_2668_p2(62 downto 4);
    tmp_227_fu_3018_p1 <= std_logic_vector(resize(unsigned(r_V_47_1_fu_2995_p14),60));
    tmp_228_fu_3070_p2 <= std_logic_vector(unsigned(tmp_227_fu_3018_p1) + unsigned(x_V_2_1_fu_2965_p16));
    tmp_229_fu_3088_p4 <= x_V_3_1_fu_3076_p2(60 downto 16);
    tmp_230_fu_3352_p4 <= kh_word_V_2_reg_4651(63 downto 48);
    tmp_231_fu_3361_p4 <= kh_word_V_2_reg_4651(31 downto 16);
    tmp_232_fu_3370_p3 <= 
        tmp_230_fu_3352_p4 when (kh_off_V_1_reg_4646(0) = '1') else 
        tmp_231_fu_3361_p4;
    tmp_278_fu_1946_p1 <= x_V_6_1_fu_1791_p2(2 - 1 downto 0);
    tmp_279_fu_2786_p1 <= tmp_168_1_cast_fu_2700_p2(4 - 1 downto 0);
    tmp_284_fu_3279_p1 <= p_Val2_3_reg_506(10 - 1 downto 0);
    tmp_43_fu_573_p2 <= std_logic_vector(unsigned(o_index_V) + unsigned(p_s_reg_482));
    tmp_48_fu_609_p2 <= "1" when (layer_type_V = ap_const_lv2_3) else "0";
    tmp_50_fu_583_p4 <= r_V_fu_578_p2(16 downto 7);
    tmp_51_fu_593_p1 <= std_logic_vector(resize(unsigned(tmp_50_fu_583_p4),64));
    tmp_52_fu_675_p2 <= "1" when (unsigned(p_5_reg_518) < unsigned(n_inputs)) else "0";
    tmp_54_fu_700_p1 <= std_logic_vector(resize(unsigned(r_V_9_fu_690_p4),64));
    tmp_55_fu_718_p1 <= std_logic_vector(resize(unsigned(p_0856_s_fu_708_p4),64));
    tmp_74_fu_2218_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_72_reg_4193) & ap_const_lv2_0) & tmp_73_reg_4199) & ap_const_lv2_0) & tmp_76_reg_4205) & ap_const_lv2_0) & tmp_83_reg_4211) & ap_const_lv2_0) & tmp_94_reg_4217) & ap_const_lv2_0) & tmp_130_reg_4223) & ap_const_lv2_0) & tmp_131_reg_4229) & ap_const_lv2_0) & tmp_132_reg_4235) & ap_const_lv2_0) & tmp_133_reg_4241) & ap_const_lv2_0) & tmp_134_reg_4247) & ap_const_lv2_0) & tmp_135_reg_4253) & ap_const_lv2_0) & tmp_136_reg_4259) & ap_const_lv2_0) & tmp_137_reg_4265) & ap_const_lv2_0) & tmp_138_reg_4271) & ap_const_lv2_0) & tmp_139_reg_4277);
    tmp_75_fu_2267_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_57_reg_4097) & ap_const_lv2_0) & tmp_58_reg_4103) & ap_const_lv2_0) & tmp_59_reg_4109) & ap_const_lv2_0) & tmp_60_reg_4115) & ap_const_lv2_0) & tmp_61_reg_4121) & ap_const_lv2_0) & tmp_62_reg_4127) & ap_const_lv2_0) & tmp_63_reg_4133) & ap_const_lv2_0) & tmp_64_reg_4139) & ap_const_lv2_0) & tmp_65_reg_4145) & ap_const_lv2_0) & tmp_66_reg_4151) & ap_const_lv2_0) & tmp_67_reg_4157) & ap_const_lv2_0) & tmp_68_reg_4163) & ap_const_lv2_0) & tmp_69_reg_4169) & ap_const_lv2_0) & tmp_70_reg_4175) & ap_const_lv2_0) & tmp_198_reg_4181);
    tmp_77_fu_2344_p1 <= std_logic_vector(resize(unsigned(tmp_141_fu_2334_p4),60));
    tmp_78_fu_2348_p2 <= std_logic_vector(unsigned(tmp_74_fu_2218_p31) + unsigned(tmp_75_fu_2267_p31));
    tmp_79_fu_2360_p4 <= tmp_140_fu_2316_p2(7 downto 4);
    tmp_80_fu_2450_p2 <= std_logic_vector(unsigned(tmp_95_cast_fu_2328_p1) + unsigned(tmp41_fu_2444_p2));
    tmp_81_fu_2863_p13 <= (((((((((((ap_const_lv3_0 & tmp_143_reg_4482) & ap_const_lv4_0) & tmp_144_reg_4489) & ap_const_lv4_0) & tmp_146_reg_4497) & ap_const_lv4_0) & tmp_147_reg_4505) & ap_const_lv4_0) & tmp_148_reg_4513) & ap_const_lv4_0) & tmp_149_reg_4521);
    tmp_82_fu_2885_p13 <= (((((((((((ap_const_lv3_0 & tmp_144_reg_4489) & ap_const_lv4_0) & tmp_146_reg_4497) & ap_const_lv4_0) & tmp_147_reg_4505) & ap_const_lv4_0) & tmp_148_reg_4513) & ap_const_lv4_0) & tmp_149_reg_4521) & ap_const_lv4_0) & tmp_199_reg_4530);
    tmp_84_fu_3308_p1 <= std_logic_vector(resize(unsigned(r_V_10_fu_3298_p4),64));
    tmp_85_fu_3128_p3 <= (ap_const_lv3_0 & ap_pipeline_reg_pp0_iter4_tmp_149_reg_4521);
    tmp_86_fu_3317_p2 <= "1" when (kh_off_V_fu_3313_p1 = ap_const_lv2_0) else "0";
    tmp_87_fu_3248_p1 <= std_logic_vector(resize(unsigned(r_V_11_fu_3238_p4),64));
    tmp_88_fu_3135_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter4_tmp_80_reg_4536),7));
    tmp_91_fu_3138_p2 <= std_logic_vector(unsigned(tmp_85_fu_3128_p3) + unsigned(tmp_88_fu_3135_p1));
    tmp_92_fu_3144_p2 <= std_logic_vector(unsigned(tmp_89_reg_4606) + unsigned(tmp_90_reg_4611));
    tmp_93_fu_3148_p2 <= std_logic_vector(unsigned(tmp_92_fu_3144_p2) + unsigned(tmp_91_fu_3138_p2));
    tmp_95_cast_fu_2328_p1 <= std_logic_vector(resize(unsigned(tmp_139_reg_4277),4));
    tmp_95_fu_3180_p3 <= (tmp_93_reg_4626 & ap_const_lv1_0);
    tmp_96_cast_fu_2331_p1 <= std_logic_vector(resize(unsigned(tmp_198_reg_4181),4));
    tmp_96_fu_3191_p2 <= std_logic_vector(unsigned(ap_const_lv9_40) - unsigned(phitmp_cast_fu_3187_p1));
    tmp_97_fu_2564_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_169_reg_4385) & ap_const_lv2_0) & tmp_170_reg_4391) & ap_const_lv2_0) & tmp_172_reg_4397) & ap_const_lv2_0) & tmp_173_reg_4403) & ap_const_lv2_0) & tmp_174_reg_4409) & ap_const_lv2_0) & tmp_207_reg_4415) & ap_const_lv2_0) & tmp_208_reg_4421) & ap_const_lv2_0) & tmp_209_reg_4427) & ap_const_lv2_0) & tmp_210_reg_4433) & ap_const_lv2_0) & tmp_211_reg_4439) & ap_const_lv2_0) & tmp_212_reg_4445) & ap_const_lv2_0) & tmp_213_reg_4451) & ap_const_lv2_0) & tmp_214_reg_4457) & ap_const_lv2_0) & tmp_215_reg_4463) & ap_const_lv2_0) & tmp_216_reg_4469);
    tmp_98_fu_2613_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_154_reg_4289) & ap_const_lv2_0) & tmp_155_reg_4295) & ap_const_lv2_0) & tmp_156_reg_4301) & ap_const_lv2_0) & tmp_157_reg_4307) & ap_const_lv2_0) & tmp_158_reg_4313) & ap_const_lv2_0) & tmp_159_reg_4319) & ap_const_lv2_0) & tmp_160_reg_4325) & ap_const_lv2_0) & tmp_161_reg_4331) & ap_const_lv2_0) & tmp_162_reg_4337) & ap_const_lv2_0) & tmp_163_reg_4343) & ap_const_lv2_0) & tmp_164_reg_4349) & ap_const_lv2_0) & tmp_165_reg_4355) & ap_const_lv2_0) & tmp_166_reg_4361) & ap_const_lv2_0) & tmp_167_reg_4367) & ap_const_lv2_0) & tmp_278_reg_4373);
    tmp_99_fu_2690_p1 <= std_logic_vector(resize(unsigned(tmp_218_fu_2680_p4),60));
    tmp_fu_529_p2 <= "1" when (layer_type_V = ap_const_lv2_2) else "0";
    tmp_s_fu_549_p1 <= std_logic_vector(resize(unsigned(n_inputs),22));
    wt_mem_0_V_address0 <= tmp_55_fu_718_p1(12 - 1 downto 0);

    wt_mem_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            wt_mem_0_V_ce0 <= ap_const_logic_1;
        else 
            wt_mem_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wt_mem_1_V_address0 <= tmp_55_fu_718_p1(12 - 1 downto 0);

    wt_mem_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            wt_mem_1_V_ce0 <= ap_const_logic_1;
        else 
            wt_mem_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_V_1_fu_2668_p2 <= std_logic_vector(unsigned(r_V_45_1_cast_fu_2506_p1) + unsigned(r_V_46_1_cast_fu_2560_p1));
    x_V_2_1_cast_fu_2991_p1 <= std_logic_vector(resize(unsigned(x_V_2_1_fu_2965_p16),61));
    x_V_2_1_fu_2965_p16 <= ((((((((((((((tmp_219_reg_4541 & ap_const_lv4_0) & tmp_220_reg_4547) & ap_const_lv4_0) & tmp_221_reg_4554) & ap_const_lv4_0) & tmp_223_reg_4562) & ap_const_lv4_0) & tmp_224_reg_4570) & ap_const_lv4_0) & tmp_225_reg_4578) & ap_const_lv4_0) & tmp_226_reg_4586) & ap_const_lv4_0) & tmp_279_reg_4595);
    x_V_2_cast_fu_2828_p1 <= std_logic_vector(resize(unsigned(x_V_2_fu_2802_p16),61));
    x_V_2_fu_2802_p16 <= ((((((((((((((tmp_142_reg_4476 & ap_const_lv4_0) & tmp_143_reg_4482) & ap_const_lv4_0) & tmp_144_reg_4489) & ap_const_lv4_0) & tmp_146_reg_4497) & ap_const_lv4_0) & tmp_147_reg_4505) & ap_const_lv4_0) & tmp_148_reg_4513) & ap_const_lv4_0) & tmp_149_reg_4521) & ap_const_lv4_0) & tmp_199_reg_4530);
    x_V_3_1_cast_fu_3082_p2 <= std_logic_vector(unsigned(tmp_103_fu_3026_p13) + unsigned(tmp_104_fu_3048_p13));
    x_V_3_1_fu_3076_p2 <= std_logic_vector(unsigned(x_V_2_1_cast_fu_2991_p1) + unsigned(r_V_47_1_cast_fu_3022_p1));
    x_V_3_cast_fu_2919_p2 <= std_logic_vector(unsigned(tmp_81_fu_2863_p13) + unsigned(tmp_82_fu_2885_p13));
    x_V_3_fu_2913_p2 <= std_logic_vector(unsigned(x_V_2_cast_fu_2828_p1) + unsigned(r_V_4_cast_fu_2859_p1));
    x_V_4_1_fu_3102_p2 <= std_logic_vector(unsigned(x_V_3_1_cast_fu_3082_p2) + unsigned(r_V_48_1_cast_fu_3098_p1));
    x_V_4_fu_2939_p2 <= std_logic_vector(unsigned(x_V_3_cast_fu_2919_p2) + unsigned(r_V_5_cast_fu_2935_p1));
    x_V_6_1_fu_1791_p2 <= std_logic_vector(unsigned(r_V_49_1_reg_3927) - unsigned(r_V_44_1_cast_fu_1787_p1));
    x_V_6_fu_1370_p2 <= std_logic_vector(unsigned(r_V_s_reg_3762) - unsigned(r_V_1_cast_fu_1366_p1));
    x_V_fu_2322_p2 <= std_logic_vector(unsigned(r_V_2_cast_fu_2160_p1) + unsigned(r_V_3_cast_fu_2214_p1));
end behav;
