-- VHDL for IBM SMS ALD page 39.10.03.1
-- Title: MEMORY CLOCK STROBE FEAT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/21/2020 8:24:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_39_10_03_1_MEMORY_CLOCK_STROBE_FEAT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_X_RD_CND_CLK:	 in STD_LOGIC;
		M6_V:	 in STD_LOGIC;
		MS_COMPUTER_RESET_2:	 in STD_LOGIC;
		PY_SENSE_STROBE_1:	 out STD_LOGIC;
		PY_SENSE_STROBE_2:	 out STD_LOGIC);
end ALD_39_10_03_1_MEMORY_CLOCK_STROBE_FEAT_ACC;

architecture behavioral of ALD_39_10_03_1_MEMORY_CLOCK_STROBE_FEAT_ACC is 

	signal OUT_5C_L: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_4D_A: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_2D_A: STD_LOGIC;
	signal OUT_1D_P: STD_LOGIC;
	signal OUT_4F_F: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_3G_R: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_5H_A: STD_LOGIC;
	signal OUT_5H_Q: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;
	signal OUT_3H_A: STD_LOGIC;
	signal OUT_2H_A: STD_LOGIC;

begin

	OUT_5C_L <= NOT(MY_X_RD_CND_CLK );
	OUT_5D_D <= NOT OUT_5C_L;

	ShiftRegister_4D: entity ShiftRegister
	    generic map( DELAY => 310, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		FIFO_IN => OUT_5D_D,	-- Pin L
		FIFO_OUT => OUT_4D_A );

	OUT_3D_R <= NOT OUT_4D_A;

	InvShiftRegister_2D: entity InvShiftRegister
	    generic map( DELAY => 10, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		FIFO_IN => OUT_3D_R,	-- Pin L
		FIFO_OUT => OUT_2D_A );

	OUT_1D_P <= NOT OUT_2D_A;
	OUT_4F_F <= NOT(OUT_5H_A );
	OUT_3F_D <= NOT OUT_4F_F;
	OUT_3G_R <= NOT(OUT_5H_A );
	OUT_2G_E <= NOT OUT_3G_R;

	SMS_DEM_5H: entity SMS_DEM
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET => OUT_1D_P,	-- Pin G
		ACRESET => OUT_2H_A,	-- Pin B
		DCRESET => MS_COMPUTER_RESET_2,	-- Pin R
		GATEON => '1',	-- Pin P
		GATEOFF => '1',	-- Pin C
		OUTON => OUT_5H_A,
		OUTOFF => OUT_5H_Q,
		DCSET => OPEN,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_4H_D <= NOT OUT_5H_Q;

	InvShiftRegister_3H: entity InvShiftRegister
	    generic map( DELAY => 425, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		FIFO_IN => OUT_4H_D,	-- Pin L
		FIFO_OUT => OUT_3H_A );

	OUT_2H_A <= NOT OUT_3H_A;

	PY_SENSE_STROBE_1 <= OUT_3F_D;
	PY_SENSE_STROBE_2 <= OUT_2G_E;


end;
