EDA Netlist Writer report for Master_31Lv_FPGA
Wed Mar 20 16:31:58 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Wed Mar 20 16:31:58 2019 ;
; Revision Name             ; Master_31Lv_FPGA                      ;
; Top-level Entity Name     ; Master_31Lv_FPGA                      ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate netlist for functional simulation only                                                   ; Off                    ;
; Time scale                                                                                        ; 1 ps                   ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA_8l_1000mv_100c_slow.vho      ;
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA_8l_1000mv_-40c_slow.vho      ;
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA_min_1000mv_-40c_fast.vho     ;
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA.vho                          ;
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA_8l_1000mv_100c_vhd_slow.sdo  ;
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA_8l_1000mv_-40c_vhd_slow.sdo  ;
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA_min_1000mv_-40c_vhd_fast.sdo ;
; C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/Master_31Lv_FPGA_vhd.sdo                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Mar 20 16:31:39 2019
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Master_31Lv_FPGA -c Master_31Lv_FPGA
Info (204019): Generated file Master_31Lv_FPGA_8l_1000mv_100c_slow.vho in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Master_31Lv_FPGA_8l_1000mv_-40c_slow.vho in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Master_31Lv_FPGA_min_1000mv_-40c_fast.vho in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Master_31Lv_FPGA.vho in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Master_31Lv_FPGA_8l_1000mv_100c_vhd_slow.sdo in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Master_31Lv_FPGA_8l_1000mv_-40c_vhd_slow.sdo in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Master_31Lv_FPGA_min_1000mv_-40c_vhd_fast.sdo in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Master_31Lv_FPGA_vhd.sdo in folder "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Wed Mar 20 16:31:59 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:20


