,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/osresearch/spispy.git,2019-06-02 19:41:06+00:00,An open source SPI flash emulator and monitor,40,osresearch/spispy,189887655,Verilog,spispy,1816,333,2024-04-10 10:25:04+00:00,[],None
1,https://github.com/viduraakalanka/HDL-Bits-Solutions.git,2019-06-07 06:35:59+00:00,This is a repository containing solutions to the problem statements given in HDL Bits website.,82,viduraakalanka/HDL-Bits-Solutions,190698744,Verilog,HDL-Bits-Solutions,49,290,2024-04-10 01:53:51+00:00,"['verilog', 'hdl']",https://api.github.com/licenses/unlicense
2,https://github.com/WangXuan95/FPGA-ftdi245fifo.git,2019-06-05 15:29:56+00:00,FPGA-based USB fast data transmission using FT232H/FT600 chip. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。,67,WangXuan95/FPGA-ftdi245fifo,190420958,Verilog,FPGA-ftdi245fifo,256,214,2024-04-04 13:54:27+00:00,"['usb', 'ft232h', 'ft600', 'ft601', 'fpga', 'systemverilog', 'ipcore', 'verilog', 'rtl']",https://api.github.com/licenses/gpl-3.0
3,https://github.com/jasonlin316/RISC-V-CPU.git,2019-05-12 07:14:07+00:00,A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.,22,jasonlin316/RISC-V-CPU,186223687,Verilog,RISC-V-CPU,21179,89,2024-04-09 15:41:58+00:00,"['risc-v', 'riscv32', 'gate-level', 'place-and-route', 'vector', 'processor', 'chip', 'tape-out', 'verilog']",None
4,https://github.com/aptx1231/BUAA_CO.git,2019-05-25 15:29:03+00:00,2017级北航计算机学院计算机组成原理课程设计(MIPS CPU),16,aptx1231/BUAA_CO,188582743,Verilog,BUAA_CO,26318,86,2024-03-21 12:22:31+00:00,"['buaa', 'buaa-co', 'mips', 'computer-organization-lab', 'verilog-hdl']",None
5,https://github.com/WangXuan95/FPGA-SDcard-Reader-SPI.git,2019-06-09 07:09:16+00:00,"An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FAT32格式的SD卡中读取文件。",17,WangXuan95/FPGA-SDcard-Reader-SPI,190975324,Verilog,FPGA-SDcard-Reader-SPI,3236,69,2024-03-13 11:52:46+00:00,"['fpga', 'rtl', 'sdcard', 'sd-card', 'file-system', 'sdv2', 'sdhcv2', 'verilog', 'systemverilog']",https://api.github.com/licenses/gpl-3.0
6,https://github.com/manish-kj/PACoGen.git,2019-05-29 05:50:48+00:00,PACoGen: Posit Arithmetic Core Generator,14,manish-kj/PACoGen,189158787,Verilog,PACoGen,30808,57,2024-03-15 02:45:56+00:00,"['posit', 'unum', 'posit-arithmetic-generator', 'posit-hdl-generator', 'flotaing-point-arithmetic', 'posit-arithmetic', 'posit-adder', 'poposit-multiplier', 'posit-divider', 'posit-fp-converter', 'fp-posit-converter']",https://api.github.com/licenses/bsd-3-clause
7,https://github.com/davidthings/spokefpga.git,2019-06-07 14:20:28+00:00,FPGA Tools and Library,2,davidthings/spokefpga,190755935,Verilog,spokefpga,57506,45,2023-10-12 13:04:13+00:00,"['fpga', 'verilog', 'library', 'pipeline', 'spokefpga', 'reusable']",https://api.github.com/licenses/apache-2.0
8,https://github.com/zainryan/INSIDER-System.git,2019-06-02 21:26:10+00:00,An FPGA-based full-stack in-storage computing system. ,10,zainryan/INSIDER-System,189896803,Verilog,INSIDER-System,5904,37,2023-10-01 17:32:59+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/LeiWang1999/DigitalAlarmClock.git,2019-05-12 08:45:41+00:00,njtech digital design. a fpga digital alarm system with Nexys A7 100T,13,LeiWang1999/DigitalAlarmClock,186231353,Verilog,DigitalAlarmClock,22230,34,2024-03-20 11:04:05+00:00,"['alarm', 'vga', 'fpga']",None
10,https://github.com/saunak1994/CyNAPSEv11.git,2019-06-01 09:58:39+00:00,The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL,12,saunak1994/CyNAPSEv11,189717047,Verilog,CyNAPSEv11,563,27,2024-04-06 20:48:14+00:00,[],None
11,https://github.com/maxs-well/ad7606-driver-verilog.git,2019-05-22 02:11:57+00:00,AD7606 driver verilog,8,maxs-well/ad7606-driver-verilog,187945580,Verilog,ad7606-driver-verilog,4071,27,2024-04-09 03:08:50+00:00,"['ad7606', 'adi', 'adc', 'verilog', 'verilog-hdl', 'driver']",https://api.github.com/licenses/gpl-2.0
12,https://github.com/emeb/up5k_vga.git,2019-06-09 23:58:34+00:00,A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA,8,emeb/up5k_vga,191067740,Verilog,up5k_vga,1207,26,2024-04-11 06:38:41+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/ChrisPVille/mig_example.git,2019-05-15 03:43:16+00:00,Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer,6,ChrisPVille/mig_example,186744288,Verilog,mig_example,9210,21,2024-01-28 16:33:32+00:00,[],None
14,https://github.com/sprout-uci/vrased.git,2019-05-06 23:49:17+00:00,,2,sprout-uci/vrased,185287750,Verilog,vrased,22419,16,2023-12-21 10:43:13+00:00,[],https://api.github.com/licenses/gpl-3.0
15,https://github.com/bluespec/Accel_AES.git,2019-05-28 13:09:35+00:00,,6,bluespec/Accel_AES,189030613,Verilog,Accel_AES,113,16,2023-12-13 08:34:36+00:00,[],https://api.github.com/licenses/apache-2.0
16,https://github.com/raiyyanfaisal09/RTL_NAND_Flash_controller.git,2019-06-03 12:39:19+00:00,,8,raiyyanfaisal09/RTL_NAND_Flash_controller,190002604,Verilog,RTL_NAND_Flash_controller,2768,14,2024-04-11 03:58:55+00:00,[],None
17,https://github.com/shiva-t/Elliptical-Curve-Cryptography-FPGA.git,2019-05-14 10:18:06+00:00,Implementation of ECC on FPGA-Zynq7000 SoC,2,shiva-t/Elliptical-Curve-Cryptography-FPGA,186598355,Verilog,Elliptical-Curve-Cryptography-FPGA,7,14,2024-03-22 01:04:04+00:00,[],None
18,https://github.com/abhishek-kakkar/100DayFPGA.git,2019-06-05 12:20:38+00:00,Scratchpad repository for the 100-day FPGA challenge,2,abhishek-kakkar/100DayFPGA,190389231,Verilog,100DayFPGA,20230,13,2023-03-06 00:29:10+00:00,[],None
19,https://github.com/FaresMehanna/JPEG-1992-lossless-encoder-core.git,2019-05-29 05:51:55+00:00,,1,FaresMehanna/JPEG-1992-lossless-encoder-core,189158922,Verilog,JPEG-1992-lossless-encoder-core,16170,12,2024-04-01 11:44:55+00:00,[],https://api.github.com/licenses/gpl-3.0
20,https://github.com/amin-norollah/RTHS.git,2019-05-13 19:37:29+00:00,"Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm",3,amin-norollah/RTHS,186483816,Verilog,RTHS,3156,11,2023-12-26 13:02:04+00:00,"['verilog', 'hardware-acceleration', 'fpga', 'sorting-algorithms', 'sorting-network', 'high-performance']",https://api.github.com/licenses/gpl-3.0
21,https://github.com/LHesperus/Radar-Signal-Generation-and-Processing-Experiment.git,2019-05-14 07:48:18+00:00,UESTC-雷达信号产生与处理的设计与验证,8,LHesperus/Radar-Signal-Generation-and-Processing-Experiment,186571634,Verilog,Radar-Signal-Generation-and-Processing-Experiment,57251,11,2024-03-20 16:52:26+00:00,[],None
22,https://github.com/litex-hub/pythondata-cpu-rocket.git,2019-05-24 08:34:37+00:00,Python module containing verilog files for rocket cpu (for use with LiteX).,7,litex-hub/pythondata-cpu-rocket,188384736,Verilog,pythondata-cpu-rocket,137374,11,2023-10-06 12:56:58+00:00,[],
23,https://github.com/niexun/LSTM.git,2019-05-24 18:40:43+00:00,LSTM neural network (verilog),5,niexun/LSTM,188471135,Verilog,LSTM,11,11,2024-03-04 16:31:30+00:00,[],None
24,https://github.com/Vulgarities/31Ins-one-cycle-MipsCPU.git,2019-05-28 08:58:36+00:00,31条指令单周期MIPS cpu,3,Vulgarities/31Ins-one-cycle-MipsCPU,188992413,Verilog,31Ins-one-cycle-MipsCPU,23,10,2024-03-06 02:33:17+00:00,[],None
25,https://github.com/Lydaidai/The-car-base-on-FPGA.git,2019-06-02 13:19:19+00:00,"开发环境是Windows 10, Quartus。硬件开发语言是Verilog。  利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。  控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。  加速度传感器还可以检测人体是否摔倒，从而让小车自动寻径（设想是走到人身边，但是比较难实现，所以是沿着设定好的路径循迹）。 同时有超声波避障功能。  还有一些密码锁，music的小tricks就自己摸索吧",2,Lydaidai/The-car-base-on-FPGA,189848855,Verilog,The-car-base-on-FPGA,359,10,2024-03-26 18:39:24+00:00,[],None
26,https://github.com/mamadaliev/sequent.git,2019-05-26 05:27:29+00:00,Sequential entries of a long number with offset for the FPGA microarchitecture on system verilog,1,mamadaliev/sequent,188643792,Verilog,sequent,8,10,2023-05-28 12:28:43+00:00,"['fpga', 'system-verilog', 'microarchitecture']",https://api.github.com/licenses/mit
27,https://github.com/upscale-project/generic-sqed-demo.git,2019-05-22 15:41:16+00:00,,3,upscale-project/generic-sqed-demo,188068190,Verilog,generic-sqed-demo,1080,10,2024-03-14 04:53:27+00:00,[],https://api.github.com/licenses/bsd-3-clause
28,https://github.com/wlf1998/CA.git,2019-05-17 16:23:11+00:00,计算机体系结构课程,2,wlf1998/CA,187248261,Verilog,CA,89247,10,2024-03-14 01:45:05+00:00,[],None
29,https://github.com/yedk/arm_cortex_m0_xillinx.git,2019-05-23 11:24:45+00:00,基于arm cortex-m0内核的xillinx fpga sopc工程项目,3,yedk/arm_cortex_m0_xillinx,188220196,Verilog,arm_cortex_m0_xillinx,14399,10,2024-02-23 16:18:27+00:00,[],None
30,https://github.com/benitoss/CycloneV_UnAmiga.git,2019-06-04 03:26:38+00:00,Cyclone V FPGA board for UnAmiga project,2,benitoss/CycloneV_UnAmiga,190122289,Verilog,CycloneV_UnAmiga,4289,9,2023-12-13 13:56:47+00:00,[],None
31,https://github.com/joycenerd/DNN-accelerator-on-zynq.git,2019-05-31 09:32:09+00:00,Digital Design Lab Spring 2019 Final Project,1,joycenerd/DNN-accelerator-on-zynq,189567834,Verilog,DNN-accelerator-on-zynq,48249,9,2024-03-26 03:46:13+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/Mionger/MIPS-CPU.git,2019-05-16 12:29:24+00:00,Project of hardware course group in Tongji University ,2,Mionger/MIPS-CPU,187023686,Verilog,MIPS-CPU,823,9,2024-04-02 02:33:23+00:00,[],None
33,https://github.com/ramanmangla/Digital-Audio-Equalizer.git,2019-05-11 14:22:09+00:00,Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.,1,ramanmangla/Digital-Audio-Equalizer,186142232,Verilog,Digital-Audio-Equalizer,2260,9,2024-04-01 14:56:01+00:00,[],None
34,https://github.com/KULeuven-COSIC/COSO-TRNG.git,2019-05-22 13:03:16+00:00,Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.,4,KULeuven-COSIC/COSO-TRNG,188039952,Verilog,COSO-TRNG,79,9,2024-02-27 00:41:27+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/jboone/robotron-fpga-verilog.git,2019-06-05 01:03:57+00:00,Classic 1980s arcade video game implemented in an FPGA using Verilog,2,jboone/robotron-fpga-verilog,190302203,Verilog,robotron-fpga-verilog,314,8,2022-05-25 06:38:21+00:00,[],None
36,https://github.com/uwidea/UW-IDEA_AnalogTestCases.git,2019-05-24 21:57:06+00:00,Circuit Release for Analog Test Cases from UW IDEA project,2,uwidea/UW-IDEA_AnalogTestCases,188492004,Verilog,UW-IDEA_AnalogTestCases,10817,8,2023-07-19 09:06:17+00:00,[],https://api.github.com/licenses/apache-2.0
37,https://github.com/lamdangpham/ASIC--An_ASIC-Based_Architecture_of_Fast_Fourier_Transform.git,2019-05-24 21:58:29+00:00,,1,lamdangpham/ASIC--An_ASIC-Based_Architecture_of_Fast_Fourier_Transform,188492123,Verilog,ASIC--An_ASIC-Based_Architecture_of_Fast_Fourier_Transform,1155,8,2023-07-10 03:53:49+00:00,[],None
38,https://github.com/pablogs9/RocketFPGA.git,2019-06-06 11:06:08+00:00,iCE40UP5k audio board,1,pablogs9/RocketFPGA,190567232,Verilog,RocketFPGA,40642,7,2022-10-13 16:41:26+00:00,[],None
39,https://github.com/PulseRain/Reindeer_Trion.git,2019-05-19 08:10:31+00:00,PulseRain Reindeer RISC-V Soft CPU for Efinix Trion T20 BGA256 Development Kit,4,PulseRain/Reindeer_Trion,187450452,Verilog,Reindeer_Trion,2494,7,2024-03-11 14:58:50+00:00,[],
40,https://github.com/tendran/-FPGA-PLD-.git,2019-05-27 07:43:51+00:00,基于FPGA设计的一个PID控制系统，完成对物体检测和运动控制；直流电机和步进电机驱动模块是可选的。,5,tendran/-FPGA-PLD-,188795755,Verilog,-FPGA-PLD-,411,7,2024-03-15 07:53:22+00:00,[],https://api.github.com/licenses/lgpl-3.0
41,https://github.com/shuiqinggang/EI332.git,2019-06-05 07:43:49+00:00,SJTU EI332 实验部分的完整代码和实验报告,5,shuiqinggang/EI332,190349310,Verilog,EI332,16767,7,2023-10-21 22:50:38+00:00,[],None
42,https://github.com/jgraulle/licheeTang.git,2019-06-09 18:00:46+00:00,Some exemples with anlogic lichee tang FPGA and with Tang Dynasty IDE,1,jgraulle/licheeTang,191038665,Verilog,licheeTang,26,7,2023-09-05 15:32:18+00:00,[],None
43,https://github.com/sakura0423/CPU_layout.git,2019-06-04 15:02:48+00:00,The lab of COD in USTC ,1,sakura0423/CPU_layout,190224111,Verilog,CPU_layout,7816,7,2024-03-01 06:48:22+00:00,"['pipeline', 'cpu']",None
44,https://github.com/thomasdenney/statick-and-stannel.git,2019-05-17 10:46:21+00:00,A concurrent concatenative programming language and a parallel embedded processor,1,thomasdenney/statick-and-stannel,187199324,Verilog,statick-and-stannel,854,7,2023-10-29 18:15:27+00:00,"['rust', 'verilog', 'concatenative-language', 'concatenative-programming-language']",https://api.github.com/licenses/mit
45,https://github.com/aap/whirlwind.git,2019-05-07 11:21:02+00:00,A minimal Wirlwind I emulator,0,aap/whirlwind,185386477,Verilog,whirlwind,22,6,2024-04-03 04:12:31+00:00,"['whirlwind', 'computer-history', 'retrocomputing', 'verilog', 'simulation', 'emulation']",https://api.github.com/licenses/mit
46,https://github.com/TheRainstorm/LongXinCup.git,2019-06-01 08:41:59+00:00,A MIPS CPU softcore using verilog,0,TheRainstorm/LongXinCup,189710232,Verilog,LongXinCup,21723,6,2023-11-09 06:47:50+00:00,[],None
47,https://github.com/pa-tiq/vending_machine.git,2019-05-17 19:32:09+00:00,,3,pa-tiq/vending_machine,187271153,Verilog,vending_machine,9304,6,2024-03-23 07:08:20+00:00,"['fpga', 'de10-lite', 'de10nano', 'de10-nano', 'quartus-prime', 'quartus', 'quartus-18-1', 'verilog', 'verilog-project']",None
48,https://github.com/lamdangpham/ASIC--An_ASIC-Based_AHB-Bus_Interface.git,2019-05-25 10:03:27+00:00,,0,lamdangpham/ASIC--An_ASIC-Based_AHB-Bus_Interface,188550013,Verilog,ASIC--An_ASIC-Based_AHB-Bus_Interface,6460,5,2022-01-25 02:14:29+00:00,[],None
49,https://github.com/rahuls321/Hardware-Security.git,2019-05-09 07:12:39+00:00,Related papers,1,rahuls321/Hardware-Security,185746053,Verilog,Hardware-Security,174,5,2024-04-04 10:49:16+00:00,[],None
50,https://github.com/d953i/axi4_master.git,2019-05-14 17:57:58+00:00,Custom axi4 master,6,d953i/axi4_master,186673751,Verilog,axi4_master,2071,5,2023-08-18 19:50:13+00:00,[],None
51,https://github.com/AnshulGoyal454001/Verilog.git,2019-05-27 07:53:42+00:00,"This repository contains verilog code of MUX, DEMUX, Adder, Subtractor, Encoder, Decoder, FlipFlops, Registers and counters",1,AnshulGoyal454001/Verilog,188797352,Verilog,Verilog,4,5,2022-06-02 08:35:30+00:00,[],None
52,https://github.com/rabieifk/Synthesis-and-TCL-Scripting.git,2019-06-04 13:32:00+00:00,Exploring Synopsys(R) synthesis tools,2,rabieifk/Synthesis-and-TCL-Scripting,190207784,Verilog,Synthesis-and-TCL-Scripting,45,5,2023-09-20 04:44:45+00:00,"['synopsys', 'cad', 'mips']",None
53,https://github.com/ffxx283/WM8731_Audio.git,2019-05-18 02:37:55+00:00,FPGA Control WM8731 Audio codec,0,ffxx283/WM8731_Audio,187305597,Verilog,WM8731_Audio,368,5,2024-03-21 03:31:40+00:00,[],None
54,https://github.com/LiaoYuxuan/matlab-imageprocess.git,2019-05-24 03:04:32+00:00,,3,LiaoYuxuan/matlab-imageprocess,188343353,Verilog,matlab-imageprocess,152058,5,2022-10-20 15:15:32+00:00,[],None
55,https://github.com/arghavan-kpm/HDL-Neuron.git,2019-06-01 13:45:34+00:00,Hardware implementation of a basic Neuron in NN,1,arghavan-kpm/HDL-Neuron,189737788,Verilog,HDL-Neuron,4,5,2023-07-25 16:26:02+00:00,"['neural-network', 'neuron', 'hdl', 'verilog']",None
56,https://github.com/tu-darmstadt-informatik/Technische-Grundlagen-der-Informatik.git,2019-05-22 11:24:27+00:00,Technische Grundlagen der Informatik (TGDI) - TU Darmstadt,0,tu-darmstadt-informatik/Technische-Grundlagen-der-Informatik,188024377,Verilog,Technische-Grundlagen-der-Informatik,23084,4,2020-12-29 01:06:36+00:00,"['informatik', 'tu-darmstadt', 'tgdi', 'grundlagen']",https://api.github.com/licenses/unlicense
57,https://github.com/ekiwi/transactional-verification-with-protocols.git,2019-05-14 04:44:09+00:00,Contains a prototype implementation of a transactional verification algorithm that uses protocols to connect functional model and implementation.,0,ekiwi/transactional-verification-with-protocols,186546153,Verilog,transactional-verification-with-protocols,46120,4,2023-11-23 08:14:16+00:00,[],https://api.github.com/licenses/bsd-2-clause
58,https://github.com/1801BM1/xmde0.git,2019-06-07 07:53:14+00:00,Fixture modules for various CPU to connect with DE0/DE1/DE2 Terassic boards,2,1801BM1/xmde0,190707485,Verilog,xmde0,1235,4,2024-01-12 13:10:44+00:00,[],
59,https://github.com/ForeverFancy/BwFPGATerminal.git,2019-05-31 14:48:47+00:00,A Terminal designed for the final lab of COD using FPGA,1,ForeverFancy/BwFPGATerminal,189610780,Verilog,BwFPGATerminal,150,4,2023-05-12 12:10:44+00:00,"['fpga', 'uart', 'cpu', 'vga']",None
60,https://github.com/henrychang81/DSP.git,2019-05-17 04:11:32+00:00,NCHU 2017 VLSI & DSP course (黃穎聰),2,henrychang81/DSP,187144939,Verilog,DSP,130,4,2022-06-28 08:22:11+00:00,[],None
61,https://github.com/srilakshmi-thota/Square-root-of-a-number-using-cordic.git,2019-05-13 07:03:13+00:00,Verilog code to find square root of a number using CORDIC algorithm,0,srilakshmi-thota/Square-root-of-a-number-using-cordic,186363682,Verilog,Square-root-of-a-number-using-cordic,6,4,2024-03-09 12:27:43+00:00,[],None
62,https://github.com/xushangning/ei332.git,2019-05-19 10:47:30+00:00,Collection of labs for EI332 of SJTU,0,xushangning/ei332,187464337,Verilog,ei332,1398,4,2023-01-28 18:04:26+00:00,[],https://api.github.com/licenses/gpl-3.0
63,https://github.com/IreneJohnc/LOCO-I-lossless-Image-HW-Encoder-Verilog.git,2019-05-28 11:17:23+00:00,LOCO-I lossless image compression by hardware ,0,IreneJohnc/LOCO-I-lossless-Image-HW-Encoder-Verilog,189013641,Verilog,LOCO-I-lossless-Image-HW-Encoder-Verilog,628,4,2023-12-21 12:34:01+00:00,[],https://api.github.com/licenses/gpl-3.0
64,https://github.com/carlzhang4/sing_jump_rap_basketball.git,2019-05-09 13:42:30+00:00,,1,carlzhang4/sing_jump_rap_basketball,185806900,Verilog,sing_jump_rap_basketball,45704,4,2021-05-13 13:29:53+00:00,[],None
65,https://github.com/nikolay966/i486DX.git,2019-05-27 08:43:20+00:00,Verilog intel 80486DX,1,nikolay966/i486DX,188805712,Verilog,i486DX,660,4,2023-10-19 09:24:47+00:00,[],None
66,https://github.com/secworks/xtea.git,2019-05-24 12:52:35+00:00,Verilog implementation of the xtea block cipher,2,secworks/xtea,188421373,Verilog,xtea,50,4,2023-03-12 19:10:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
67,https://github.com/LHesperus/Design-of-The-Best-Signal-Receivers-.git,2019-05-07 07:55:51+00:00,UESTC-信号最佳接收检测的设计与实现,3,LHesperus/Design-of-The-Best-Signal-Receivers-,185351076,Verilog,Design-of-The-Best-Signal-Receivers-,87175,4,2024-02-15 14:05:04+00:00,[],None
68,https://github.com/wwxn/Read-AD9226-using-Verilog.git,2019-06-07 09:40:47+00:00,,3,wwxn/Read-AD9226-using-Verilog,190720304,Verilog,Read-AD9226-using-Verilog,71,4,2024-01-14 01:39:50+00:00,[],None
69,https://github.com/debug-zhang/mips-cpu.git,2019-05-25 15:06:48+00:00,This is a MIPS32 CPU implemented in Verilog.,0,debug-zhang/mips-cpu,188580251,Verilog,mips-cpu,20924,4,2021-03-15 12:38:22+00:00,"['mips', 'cpu', 'buaa']",https://api.github.com/licenses/apache-2.0
70,https://github.com/nikolay966/i486DX2.git,2019-05-27 08:53:52+00:00,Verilog,1,nikolay966/i486DX2,188807505,Verilog,i486DX2,711,3,2022-10-28 11:24:16+00:00,[],None
71,https://github.com/mattvenn/axi-lite-formal.git,2019-05-18 21:53:25+00:00,,0,mattvenn/axi-lite-formal,187408755,Verilog,axi-lite-formal,26,3,2024-01-16 17:42:09+00:00,[],None
72,https://github.com/driveraweb/DE10-ADC-Configuration.git,2019-05-08 16:26:05+00:00,This repository has the HDL and a guide for configuring the on-board ADC IP of DE-series FPGAs.,1,driveraweb/DE10-ADC-Configuration,185642462,Verilog,DE10-ADC-Configuration,358,3,2024-04-08 01:52:41+00:00,[],None
73,https://github.com/im-tomu/fomu-factory-test.git,2019-05-26 12:49:12+00:00,"Factory test firmware, software, and raspberry pi image for Fomu",1,im-tomu/fomu-factory-test,188682258,Verilog,fomu-factory-test,2837,3,2022-01-30 00:05:44+00:00,[],
74,https://github.com/lamdangpham/ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test.git,2019-05-25 10:34:41+00:00,,4,lamdangpham/ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test,188553005,Verilog,ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test,7991,3,2023-05-30 19:19:58+00:00,[],None
75,https://github.com/Manoj-97/16bit-RISC-Processor-Design.git,2019-05-13 20:35:51+00:00,"The Goal of this project is to design an 16-bit RISC Processor which is capable of handling programs like the Fibonacci number calculator. The Designed processor is then implemented in a Spartan-6 FPGA. The input from the switches (in binary) will be used to find the nth Fibonacci Number, which is displayed in the 7-segments/LED's.",1,Manoj-97/16bit-RISC-Processor-Design,186491764,Verilog,16bit-RISC-Processor-Design,26,3,2023-01-23 17:21:03+00:00,"['verilog', 'fpga', 'processor']",https://api.github.com/licenses/gpl-3.0
76,https://github.com/israelalan/Functional-Verification.git,2019-06-07 06:47:04+00:00,Verification of 128-bit AES Pipelined Cipher block using UVM methodology,1,israelalan/Functional-Verification,190699859,Verilog,Functional-Verification,27,3,2024-01-22 11:18:11+00:00,[],None
77,https://github.com/SoroushMehraban/LogicLabFinalProject.git,2019-06-09 15:49:45+00:00,,0,SoroushMehraban/LogicLabFinalProject,191025571,Verilog,LogicLabFinalProject,97,3,2022-03-19 13:41:19+00:00,[],None
78,https://github.com/briansune/elec5140-comp-arch-rv32.git,2019-05-10 18:54:47+00:00,,0,briansune/elec5140-comp-arch-rv32,186039694,Verilog,elec5140-comp-arch-rv32,64870,3,2023-08-08 10:00:42+00:00,[],None
79,https://github.com/zyad19975/PPI-Intel-8255A.git,2019-05-14 21:53:17+00:00,This a implementation of Intel 8255A a programmable peripheral interface using Verilog,0,zyad19975/PPI-Intel-8255A,186705924,Verilog,PPI-Intel-8255A,9,3,2022-06-08 20:25:27+00:00,[],None
80,https://github.com/johnMamish/yavne.git,2019-05-11 16:10:04+00:00,Yet Another Verilog Nes Emulator,0,johnMamish/yavne,186154445,Verilog,yavne,187,3,2023-04-29 20:55:30+00:00,[],None
81,https://github.com/bonjourdrs/FPGA-HDMI.git,2019-05-24 02:36:06+00:00,,2,bonjourdrs/FPGA-HDMI,188339774,Verilog,FPGA-HDMI,36147,3,2022-03-04 04:20:56+00:00,[],None
82,https://github.com/tmhieu99/Mips-Processor.git,2019-05-12 06:12:36+00:00,Single Clock Cycle MIPS Processor,1,tmhieu99/Mips-Processor,186218734,Verilog,Mips-Processor,84,3,2022-04-28 19:10:15+00:00,[],None
83,https://github.com/leo201313/ALU_MCU_DESIGN.git,2019-05-19 04:14:23+00:00,This is the repository for  the course design of digital design.,1,leo201313/ALU_MCU_DESIGN,187432830,Verilog,ALU_MCU_DESIGN,46854,2,2019-07-10 12:36:47+00:00,[],None
84,https://github.com/Vulgarities/54Ins-one-cycle-MipsCPU.git,2019-05-28 09:17:31+00:00,54条指令单周期MIPS cpu,0,Vulgarities/54Ins-one-cycle-MipsCPU,188995599,Verilog,54Ins-one-cycle-MipsCPU,21,2,2021-12-08 10:42:37+00:00,[],None
85,https://github.com/eecheng87/pipeline-riscv-cpu.git,2019-05-29 08:39:17+00:00,use verilog to implement riscv pipeline cpu,0,eecheng87/pipeline-riscv-cpu,189185164,Verilog,pipeline-riscv-cpu,18,2,2023-10-03 13:52:26+00:00,[],None
86,https://github.com/jlipponen/zynq-dma-cyclic.git,2019-06-02 10:42:03+00:00,Test system to evaluate DMA transfer performance from FPGA to user space with Zynq-7000 family SoC by Xilinx,0,jlipponen/zynq-dma-cyclic,189834092,Verilog,zynq-dma-cyclic,5,2,2020-01-08 02:30:07+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/AidenFlynn/machine_engine.git,2019-06-03 11:33:03+00:00,This project represents the work of car engine keyslot trough FPGA.,0,AidenFlynn/machine_engine,189992891,Verilog,machine_engine,3,2,2019-06-03 15:15:19+00:00,[],https://api.github.com/licenses/mit
88,https://github.com/VigneshIyer24/HammingCode_Verilog.git,2019-06-04 22:11:04+00:00,,0,VigneshIyer24/HammingCode_Verilog,190286332,Verilog,HammingCode_Verilog,1132,2,2024-01-23 17:31:52+00:00,[],None
89,https://github.com/RichmondJohnson/Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator.git,2019-06-05 15:24:05+00:00,A hardware accelerator and a supporting software stack validate the contents displayed on digital screens using a custom pipelined hardware,0,RichmondJohnson/Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator,190420002,Verilog,Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator,352,2,2022-03-06 16:53:43+00:00,[],None
90,https://github.com/abdelrahmanhosny/FlowRunnerAESExample.git,2019-05-23 22:22:59+00:00,Running OpenROAD cloud flow on AES design,1,abdelrahmanhosny/FlowRunnerAESExample,188314493,Verilog,FlowRunnerAESExample,77,2,2020-05-12 13:56:54+00:00,"['openroad', 'brown-university', 'eda', 'cloud', 'automation']",https://api.github.com/licenses/bsd-2-clause
91,https://github.com/JeckSmit/pic16f628.git,2019-05-20 10:02:59+00:00,verilog project of pic16f628 microprocessor,1,JeckSmit/pic16f628,187615571,Verilog,pic16f628,985,2,2023-12-29 08:15:53+00:00,[],None
92,https://github.com/yuhei1horibe/AXI_Bus_Sim.git,2019-05-26 05:57:19+00:00,System verilog simulation for AXI module.,0,yuhei1horibe/AXI_Bus_Sim,188645879,Verilog,AXI_Bus_Sim,431,2,2023-12-02 06:42:13+00:00,[],None
93,https://github.com/b-o-r-m-a-l-e-y/DDS-Synthesizer.git,2019-05-29 16:29:43+00:00,Simple and short DDS Synthesizer written in Verilog. Phase and frequency can be changed.,1,b-o-r-m-a-l-e-y/DDS-Synthesizer,189261714,Verilog,DDS-Synthesizer,34,2,2023-10-26 11:36:18+00:00,[],None
94,https://github.com/wentian2018/IC_backend_of_risc8.git,2019-05-09 04:39:31+00:00,flow of the risc8 backend,2,wentian2018/IC_backend_of_risc8,185727214,Verilog,IC_backend_of_risc8,244362,2,2022-01-08 10:20:11+00:00,[],https://api.github.com/licenses/gpl-3.0
95,https://github.com/raindroid/GoldMiner-Verilog.git,2019-05-13 15:08:34+00:00,Gold Miner game built with Verilog,0,raindroid/GoldMiner-Verilog,186443491,Verilog,GoldMiner-Verilog,25319,2,2019-05-13 15:28:08+00:00,[],https://api.github.com/licenses/mit
96,https://github.com/club113/FT245R.git,2019-05-07 01:59:34+00:00,FT245RLdriver  FPGA XC6SLX9,0,club113/FT245R,185301938,Verilog,FT245R,14,2,2023-08-21 05:04:35+00:00,[],None
97,https://github.com/xLinWei/vlog_eday.git,2019-05-12 10:33:28+00:00,verilog everyday,0,xLinWei/vlog_eday,186241180,Verilog,vlog_eday,316,2,2020-08-09 13:43:52+00:00,[],None
98,https://github.com/hossamfadeel/SineWaveVerilog.git,2019-05-15 06:24:21+00:00,Generate of two different frequencies Sine waves with same number of samples,1,hossamfadeel/SineWaveVerilog,186762360,Verilog,SineWaveVerilog,9,2,2024-02-26 01:35:13+00:00,[],None
99,https://github.com/karataymarufemre/verySimpleCPU.git,2019-06-02 09:02:44+00:00,Very simple CPU design using verilog for Introduction to Digital Systems project,0,karataymarufemre/verySimpleCPU,189825544,Verilog,verySimpleCPU,1565,2,2022-11-28 08:34:02+00:00,[],https://api.github.com/licenses/mit
100,https://github.com/sultansidhu/InputLogger-Linux.git,2019-05-07 01:50:20+00:00,"A C++ implementation of an input logger, accesses the low-level raw data sent by input devices (keyboard and mouse) and records it in a log file. ",0,sultansidhu/InputLogger-Linux,185300551,Verilog,InputLogger-Linux,14098,2,2021-10-08 13:48:19+00:00,[],None
101,https://github.com/nicklesimba/FPGA-Mario.git,2019-05-17 16:52:02+00:00,Simple Super Mario Bros. clone created in System Verilog,2,nicklesimba/FPGA-Mario,187251972,Verilog,FPGA-Mario,43562,2,2019-08-22 19:51:12+00:00,[],None
102,https://github.com/bornhorst/Nexys-4-DDR-using-OV7670-Camera.git,2019-06-06 17:57:44+00:00,,0,bornhorst/Nexys-4-DDR-using-OV7670-Camera,190626301,Verilog,Nexys-4-DDR-using-OV7670-Camera,38,2,2022-06-07 14:28:49+00:00,[],None
103,https://github.com/RomeoMe5/A-Cute-CAR_Bluetooth.git,2019-05-13 12:29:25+00:00,Управление двуколесным роботом из набора A-Cute Car с помощью Bluetooth,2,RomeoMe5/A-Cute-CAR_Bluetooth,186415481,Verilog,A-Cute-CAR_Bluetooth,14194,2,2021-05-16 22:13:06+00:00,"['uart', 'bluetooth', 'de0-nano', 'gpio', 'miem', 'hse', 'a-cute-car', 'terasic', 'fpga', 'bluetooth-hc-06', 'pwm']",None
104,https://github.com/rfahimur26/Comp_lock_adpll.git,2019-05-11 20:46:42+00:00,Computationally locked PLL : verilog codes,2,rfahimur26/Comp_lock_adpll,186179846,Verilog,Comp_lock_adpll,12847,2,2021-04-21 13:03:40+00:00,[],None
105,https://github.com/chtrc/lcddriver.git,2019-05-28 15:33:40+00:00,,0,chtrc/lcddriver,189056317,Verilog,lcddriver,1097,2,2019-11-06 14:28:14+00:00,[],None
106,https://github.com/whutddk/PRM-RA-ACC.git,2019-05-22 07:49:10+00:00,real repo of accelerator,1,whutddk/PRM-RA-ACC,187989550,Verilog,PRM-RA-ACC,10,2,2024-02-29 01:46:33+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/bernardocarvalho/kc705-pcie-dma-gen2.git,2019-05-21 13:45:01+00:00,kc705-pcie-dma-gen2,3,bernardocarvalho/kc705-pcie-dma-gen2,187845978,Verilog,kc705-pcie-dma-gen2,85,2,2023-01-11 11:37:19+00:00,[],None
108,https://github.com/ashleyjr/ice51.git,2019-06-02 15:21:02+00:00,8051,2,ashleyjr/ice51,189862472,Verilog,ice51,156,2,2023-12-14 20:53:34+00:00,[],None
109,https://github.com/EdNutting/PMOD.git,2019-05-30 19:08:10+00:00,Verilog for interfacing to PMOD modules on a Zedboard FPGA,0,EdNutting/PMOD,189468210,Verilog,PMOD,68,2,2024-02-11 04:58:13+00:00,[],https://api.github.com/licenses/mit
110,https://github.com/Xiangyangjun/riscv_xiang.git,2019-05-22 08:40:08+00:00,,0,Xiangyangjun/riscv_xiang,187998190,Verilog,riscv_xiang,26,2,2021-04-02 08:01:03+00:00,[],None
111,https://github.com/shuai132/FPGA_DEMO_FOR_STEP.git,2019-05-29 19:07:27+00:00,FPGA简单例子 PWM 数码管等,1,shuai132/FPGA_DEMO_FOR_STEP,189283394,Verilog,FPGA_DEMO_FOR_STEP,13,2,2023-03-26 14:55:45+00:00,[],None
112,https://github.com/apurvanandan1997/spartan6_mst_fifo32_1.1_20170919.git,2019-06-04 13:19:58+00:00,"Example FT601Q controller for Spartan 6 FPGA, Courtesy: www.ftdichip.com",1,apurvanandan1997/spartan6_mst_fifo32_1.1_20170919,190205573,Verilog,spartan6_mst_fifo32_1.1_20170919,1069,2,2024-03-06 18:11:32+00:00,[],None
113,https://github.com/cahity/CENG232-HW4-Part2-Tester.git,2019-05-13 15:21:50+00:00,,2,cahity/CENG232-HW4-Part2-Tester,186445923,Verilog,CENG232-HW4-Part2-Tester,9,2,2019-05-16 15:37:16+00:00,[],https://api.github.com/licenses/mit
114,https://github.com/dpimley/quadrature_verilog.git,2019-05-16 03:58:25+00:00,Digital circuit to emulate quadrature signals using verilog,1,dpimley/quadrature_verilog,186948102,Verilog,quadrature_verilog,2,2,2021-12-23 22:20:21+00:00,[],None
115,https://github.com/JackZhijing/DCT_8Point_FPGA.git,2019-05-30 13:06:48+00:00,"We compared the FSM controled implementation with Pipelined Structure, about x8 performance achieved",0,JackZhijing/DCT_8Point_FPGA,189415563,Verilog,DCT_8Point_FPGA,48,2,2023-10-16 09:47:17+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/ahmetdenizyilmaz/FlappyBird-Machine-learning-FPGA.git,2019-06-01 16:33:53+00:00,Self playing Flappy Bird game with machine learning on FPGA with genetic algoritm .,0,ahmetdenizyilmaz/FlappyBird-Machine-learning-FPGA,189755179,Verilog,FlappyBird-Machine-learning-FPGA,27372,2,2022-04-16 21:37:07+00:00,"['vhdl-examples', 'vhdl', 'vhdl-code', 'fpga', 'flappybird', 'machinelearning']",https://api.github.com/licenses/gpl-3.0
117,https://github.com/harris-mohamed/FPGA-Camera.git,2019-05-17 20:47:32+00:00,A ready to use driver for the 1.3MP camera that accompanies the DE2-115 Development Board.,0,harris-mohamed/FPGA-Camera,187279663,Verilog,FPGA-Camera,47017,2,2022-11-13 03:42:54+00:00,[],None
118,https://github.com/mcleod-ideafix/vga_text_driver.git,2019-06-10 20:33:00+00:00,"A simple 80x25 VGA text controller, modelled to behave as a RAM for the rest of the logic.",0,mcleod-ideafix/vga_text_driver,191241380,Verilog,vga_text_driver,159,2,2020-11-08 23:43:16+00:00,[],https://api.github.com/licenses/gpl-3.0
119,https://github.com/ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-.git,2019-05-06 23:45:17+00:00,"USRT represents Universal Synchronous Reciever Transmitter where the Reciever and Transmitter run synchronously, that is with the same frequency without any delay. When the 8 bit data is loaded to the Transmitter the NINTO interrupt goes high indicating that the Transmitter is busy loading the data and transmitting it serially through the SO output. The data transmitted through SO gets into the Reciever through SI input serially. When the serial loading occures in the Reciever, the Reciever Interrupt NINTI goes high. Once the serial feeding of data is complete NINTI goes low. Similarly, once the Transmitter finishes sending all the data to the Reciever, NINTO goes low. To know the starting of a data bit the SO line goes from 1 to 0 (High to Low).",0,ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-,185287421,Verilog,Universal-Synchronous-Receiver-Transmitter-USRT-,82,2,2023-10-28 04:34:23+00:00,[],None
120,https://github.com/Rapidnack/CsrpServer.git,2019-05-13 22:42:48+00:00,Cheap Software Radio Peripheral Server,0,Rapidnack/CsrpServer,186505763,Verilog,CsrpServer,2863,2,2022-06-08 12:12:12+00:00,[],None
121,https://github.com/jocelynzym/Junior.git,2019-05-08 02:34:09+00:00,大三课程实验,0,jocelynzym/Junior,185513869,Verilog,Junior,197701,2,2023-09-22 07:46:35+00:00,[],https://api.github.com/licenses/gpl-3.0
122,https://github.com/PeterBDavenport/NarwhalCV.git,2019-05-20 20:00:29+00:00,SystemVerilog computer vision/ image processing library.,0,PeterBDavenport/NarwhalCV,187705377,Verilog,NarwhalCV,8331,2,2020-09-20 21:45:03+00:00,[],https://api.github.com/licenses/gpl-3.0
123,https://github.com/Indigo6/Computer-Architecture_Lab4.git,2019-05-31 02:45:20+00:00,,3,Indigo6/Computer-Architecture_Lab4,189515945,Verilog,Computer-Architecture_Lab4,425,2,2020-05-22 08:54:47+00:00,[],None
124,https://github.com/Greathoney/Verilog_TermProject.git,2019-05-22 03:21:38+00:00,베릴로그 텀 프로젝트: 추상전략게임인 tic tac toe를 구현합니다.,2,Greathoney/Verilog_TermProject,187955472,Verilog,Verilog_TermProject,3897,2,2019-12-03 10:58:10+00:00,"['digital-logic-design', 'verilog']",None
125,https://github.com/RAYHAN01/EECS470_Proj3.git,2019-06-10 06:02:20+00:00,,1,RAYHAN01/EECS470_Proj3,191106538,Verilog,EECS470_Proj3,197,2,2022-09-30 22:15:26+00:00,[],None
126,https://github.com/timvideos/HDMI2USB-firmware-prebuilt-broken.git,2019-05-21 01:22:28+00:00,,0,timvideos/HDMI2USB-firmware-prebuilt-broken,187738360,Verilog,HDMI2USB-firmware-prebuilt-broken,1834819,2,2019-05-31 03:11:48+00:00,[],
127,https://github.com/beenfhb/risc-v-soc.git,2019-05-31 10:17:02+00:00,,0,beenfhb/risc-v-soc,189574350,Verilog,risc-v-soc,58546,2,2020-10-06 02:50:49+00:00,[],https://api.github.com/licenses/apache-2.0
128,https://github.com/cw1997/electronic-keyboard-on-FPGA.git,2019-05-20 15:53:23+00:00,this is a VerilogHDL project for building an electronic-keyboard.,0,cw1997/electronic-keyboard-on-FPGA,187671543,Verilog,electronic-keyboard-on-FPGA,9,2,2022-03-20 08:39:55+00:00,[],https://api.github.com/licenses/apache-2.0
129,https://github.com/github-fds/confmc.examples.git,2019-05-15 17:40:19+00:00,CON-FMC Examples for Version 2019.05,2,github-fds/confmc.examples,186875470,Verilog,confmc.examples,10785,2,2021-09-24 20:37:15+00:00,[],None
130,https://github.com/matteorisso/Workshop_Innovative_Systems.git,2019-05-14 08:59:16+00:00,,0,matteorisso/Workshop_Innovative_Systems,186584630,Verilog,Workshop_Innovative_Systems,518671,1,2023-06-22 09:48:12+00:00,['projects'],None
131,https://github.com/tb-44/verilog-code.git,2019-05-18 16:08:00+00:00,,0,tb-44/verilog-code,187378490,Verilog,verilog-code,15,1,2023-04-14 23:46:38+00:00,[],None
132,https://github.com/tushparte/8bit-RISC.git,2019-05-26 07:55:42+00:00,A 8-bit RISC based microprocessor designed in VHDL,0,tushparte/8bit-RISC,188655304,Verilog,8bit-RISC,9,1,2023-03-30 09:51:56+00:00,[],None
133,https://github.com/yg9120/Nexys3.git,2019-06-06 04:11:59+00:00,Verilog code that could run on Nexys3 (Spartan-6),1,yg9120/Nexys3,190512414,Verilog,Nexys3,64,1,2019-10-02 03:15:02+00:00,"['picoblaze', 'picoblaze-assembly', 'fpga', 'spartan6', 'xilinx-fpga']",None
134,https://github.com/jeanjonatas/tictactoe-fpga.git,2019-05-06 22:58:57+00:00,It's an sample example of Tic Tac Toe using FPGA ,0,jeanjonatas/tictactoe-fpga,185283244,Verilog,tictactoe-fpga,7393,1,2019-07-15 23:54:56+00:00,[],None
135,https://github.com/wangk2017/krv_c.git,2019-05-07 09:46:02+00:00,A configurable version of krv RISC-V processor,0,wangk2017/krv_c,185372549,Verilog,krv_c,737,1,2020-09-09 02:25:58+00:00,[],None
136,https://github.com/vastlyvague/TR-MIPS32-SIMD.git,2019-05-18 20:29:08+00:00,A basic microprocessor without interlocked Pipeline stages that is capable of using vector based instructions.,1,vastlyvague/TR-MIPS32-SIMD,187402383,Verilog,TR-MIPS32-SIMD,2411,1,2022-07-08 10:16:07+00:00,[],None
137,https://github.com/github-fds/examples.fmc.gbe.rj45.git,2019-05-18 07:58:21+00:00,Examples for FMC-GbE-RJ45,1,github-fds/examples.fmc.gbe.rj45,187330640,Verilog,examples.fmc.gbe.rj45,71354,1,2022-02-17 22:01:15+00:00,[],None
138,https://github.com/Elrori/sdi-gtp-wrapper-test0.git,2019-05-22 02:41:20+00:00,Cannot be used alone！,2,Elrori/sdi-gtp-wrapper-test0,187949863,Verilog,sdi-gtp-wrapper-test0,13,1,2022-04-05 01:39:18+00:00,[],None
139,https://github.com/AbhinavRsharma/Eclub-FPGA-Assignment.git,2019-05-23 12:10:13+00:00,Summer project 19 ---- Eclub IITK,1,AbhinavRsharma/Eclub-FPGA-Assignment,188227047,Verilog,Eclub-FPGA-Assignment,108,1,2020-01-05 18:24:54+00:00,[],None
140,https://github.com/BenTsai7/MIPS-single-cycle-CPU.git,2019-05-23 04:02:04+00:00,Computer Organization and Design project at Sun Yat-sen University,0,BenTsai7/MIPS-single-cycle-CPU,188159136,Verilog,MIPS-single-cycle-CPU,85,1,2023-02-08 20:20:44+00:00,[],None
141,https://github.com/Jordi-Jaspers/ALTERA_SOCO_PROJECT.git,2019-05-14 12:16:58+00:00,POV - LED GLOBE made with an DE0-Nano FPGA. Verilog coding,0,Jordi-Jaspers/ALTERA_SOCO_PROJECT,186615556,Verilog,ALTERA_SOCO_PROJECT,35225,1,2019-07-15 20:38:07+00:00,[],https://api.github.com/licenses/mit
142,https://github.com/MParygin/v.xapp495_out.git,2019-05-22 14:29:48+00:00,XAPP495 proof concept TMDS out 1920 * 1080 * 60 Hz,0,MParygin/v.xapp495_out,188055565,Verilog,v.xapp495_out,12,1,2023-10-04 03:58:41+00:00,[],None
143,https://github.com/Vulgarities/PinBall-VGAbased.git,2019-05-28 14:03:06+00:00,基于VGA显示的弹球小游戏,0,Vulgarities/PinBall-VGAbased,189039973,Verilog,PinBall-VGAbased,5,1,2021-12-08 10:42:40+00:00,[],None
144,https://github.com/eyny/lookup-multiplier.git,2019-05-08 18:19:12+00:00,The design of an 8-by-8 bit multiplier for ALUs which utilizes lookup tables,0,eyny/lookup-multiplier,185658197,Verilog,lookup-multiplier,350,1,2022-07-04 04:58:23+00:00,[],https://api.github.com/licenses/cc0-1.0
145,https://github.com/sunboyy/pong-snmp.git,2019-05-17 06:18:46+00:00,,0,sunboyy/pong-snmp,187157917,Verilog,pong-snmp,128,1,2019-12-18 14:45:43+00:00,[],None
146,https://github.com/Schemeer/EI332.git,2019-06-05 16:07:23+00:00,Source code for three experiments of course EI332 in SJTU.,0,Schemeer/EI332,190426879,Verilog,EI332,84250,1,2023-05-12 01:56:49+00:00,[],https://api.github.com/licenses/gpl-3.0
147,https://github.com/B05901022/5-Stage-pipline_RISCV-CPU.git,2019-05-24 07:39:46+00:00,,0,B05901022/5-Stage-pipline_RISCV-CPU,188376099,Verilog,5-Stage-pipline_RISCV-CPU,4697,1,2021-09-12 03:20:36+00:00,[],None
148,https://github.com/bespoke-silicon-group/raw_benchmark_suite.git,2019-06-01 04:01:50+00:00,The Raw Benchmark Suite (FCCM 1997),0,bespoke-silicon-group/raw_benchmark_suite,189688401,Verilog,raw_benchmark_suite,3885,1,2022-04-04 18:48:56+00:00,[],None
149,https://github.com/shieshi/DES_ENCRYPTION_VERILOG.git,2019-05-10 11:25:47+00:00,verilog code for DESvencryption project,0,shieshi/DES_ENCRYPTION_VERILOG,185976406,Verilog,DES_ENCRYPTION_VERILOG,20,1,2019-10-15 07:47:31+00:00,[],None
150,https://github.com/ylwang68/practice.git,2019-05-21 01:52:46+00:00,练习git,0,ylwang68/practice,187742297,Verilog,practice,88,1,2019-10-06 04:40:40+00:00,[],None
151,https://github.com/yuhei1horibe/clock-divider.git,2019-05-12 05:04:57+00:00,It divides the clock into 1 / (2 * (1 + div_cnt)).,0,yuhei1horibe/clock-divider,186213867,Verilog,clock-divider,1,1,2022-04-30 00:26:57+00:00,[],None
152,https://github.com/manasir66/verilog.git,2019-05-14 06:37:30+00:00,Radix4 8 bit Multiplier using 16bit CLA Adder,0,manasir66/verilog,186560199,Verilog,verilog,5,1,2022-04-06 07:35:07+00:00,[],None
153,https://github.com/nganinho/Basys3---sht10_fpga.git,2019-05-06 02:55:52+00:00,SHT10 communication with Basys3,1,nganinho/Basys3---sht10_fpga,185113374,Verilog,Basys3---sht10_fpga,51,1,2021-01-05 15:40:16+00:00,[],None
154,https://github.com/zsylov/vr_debounce.git,2019-05-07 12:43:15+00:00,虚拟仿真按键消抖,0,zsylov/vr_debounce,185399880,Verilog,vr_debounce,5921,1,2019-08-17 12:57:54+00:00,[],None
155,https://github.com/Siddhartha123/Hack-computer.git,2019-05-15 04:18:00+00:00,,0,Siddhartha123/Hack-computer,186748134,Verilog,Hack-computer,34,1,2020-04-05 06:54:17+00:00,[],None
156,https://github.com/nikolay966/ae18.git,2019-05-27 10:29:27+00:00,VHDL,1,nikolay966/ae18,188822654,Verilog,ae18,34,1,2020-07-10 22:53:21+00:00,[],None
157,https://github.com/cse140l-sp19/lab4_starter.git,2019-05-21 05:31:18+00:00,lab4 starter material,1,cse140l-sp19/lab4_starter,187767990,Verilog,lab4_starter,23,1,2019-05-24 16:17:43+00:00,[],None
158,https://github.com/KID0/verilog_learning.git,2019-06-09 07:44:51+00:00,learn verilog for STA and syn,0,KID0/verilog_learning,190978250,Verilog,verilog_learning,12,1,2019-07-18 02:18:54+00:00,[],None
159,https://github.com/Verdvana/FAMS.git,2019-06-06 07:57:28+00:00,消防员辅助监测系统,1,Verdvana/FAMS,190539844,Verilog,FAMS,134100,1,2022-01-25 13:09:55+00:00,[],None
160,https://github.com/pedestrianlove/CODE.git,2019-06-04 11:00:50+00:00,,0,pedestrianlove/CODE,190184312,Verilog,CODE,15446,1,2021-04-22 13:15:47+00:00,[],None
161,https://github.com/xy-shen/Pipeline_CPU.git,2019-05-30 12:55:05+00:00,,0,xy-shen/Pipeline_CPU,189413767,Verilog,Pipeline_CPU,12,1,2022-02-17 01:54:21+00:00,[],None
162,https://github.com/donggua127/control_board.git,2019-05-27 08:48:52+00:00,,1,donggua127/control_board,188806661,Verilog,control_board,9542,1,2021-01-06 06:41:09+00:00,[],None
163,https://github.com/tanvir9476/32bitMIPS.git,2019-05-06 17:18:28+00:00,"Design from concept to layout including the testbench to verify the operation of simplified version of a Microprocessor without Interlocked Pipeline Stages (MIPS) processor and create the gate level structure followed by physical design that covers floorplanning, power mesh, clock tree synthesis, nanorouting, post-routing timing optimization and design rule check (DRC).",0,tanvir9476/32bitMIPS,185240317,Verilog,32bitMIPS,4,1,2021-12-15 17:21:04+00:00,[],None
164,https://github.com/ZSci/AES-on-verilog.git,2019-05-07 00:59:38+00:00,An implementation of a simplified form of advanced encryption standard (AES) on verilog HDL,0,ZSci/AES-on-verilog,185294113,Verilog,AES-on-verilog,8,1,2019-05-07 01:04:11+00:00,[],None
165,https://github.com/blueGorae/Lab7.git,2019-05-10 06:28:35+00:00,Computer Architecture Assignment 7,0,blueGorae/Lab7,185931293,Verilog,Lab7,1528,1,2021-08-13 06:11:45+00:00,[],None
166,https://github.com/jospicant/FPGA_PulseIn.git,2019-05-17 22:23:12+00:00,"Medir la duración de un pulso de entrada usando ""Módulos de Verilog"" para el ""IceStudio""",1,jospicant/FPGA_PulseIn,187288198,Verilog,FPGA_PulseIn,15441,1,2019-06-02 21:51:06+00:00,[],None
167,https://github.com/RAYHAN01/EECS470_Proj4.git,2019-06-10 06:21:16+00:00,,2,RAYHAN01/EECS470_Proj4,191109097,Verilog,EECS470_Proj4,4813,1,2024-04-05 08:16:06+00:00,[],None
168,https://github.com/Hades2001/i8080toRGB-AnlogIC-.git,2019-05-13 08:16:07+00:00,,0,Hades2001/i8080toRGB-AnlogIC-,186375603,Verilog,i8080toRGB-AnlogIC-,9529,1,2021-07-10 07:52:03+00:00,[],None
169,https://github.com/MoinakG2/KRSSG_FPGA.git,2019-05-13 03:20:30+00:00,Codebase for the Spartan 6 FPGA based Numato Labs Development board that is being used to control our current generation of soccer-playing robots,0,MoinakG2/KRSSG_FPGA,186338189,Verilog,KRSSG_FPGA,23,1,2021-04-29 12:22:20+00:00,[],None
170,https://github.com/Munay-K/MIPS-Processor.git,2019-05-20 20:59:51+00:00,Implementation of a processor with the MIPS architecture on the HDL Verilog.,0,Munay-K/MIPS-Processor,187712539,Verilog,MIPS-Processor,669,1,2019-08-28 04:57:55+00:00,[],https://api.github.com/licenses/gpl-3.0
171,https://github.com/lvyangdi/GA.git,2019-05-29 03:49:39+00:00,Using Genetic Algorithm to generate successor vectors for Trojan detection for Side-channel analysis,0,lvyangdi/GA,189146675,Verilog,GA,311,1,2023-04-19 02:25:37+00:00,[],None
172,https://github.com/pcornier/vga.git,2019-06-07 13:10:10+00:00,A VGA driver in Verilog,0,pcornier/vga,190745388,Verilog,vga,5,1,2019-12-11 13:54:17+00:00,[],None
173,https://github.com/lifanyuan/delta-sigma.git,2019-05-09 00:36:31+00:00,,1,lifanyuan/delta-sigma,185698734,Verilog,delta-sigma,1688,1,2019-07-11 12:30:38+00:00,[],None
174,https://github.com/beenfhb/face_detect_open..git,2019-05-15 15:59:33+00:00,,0,beenfhb/face_detect_open.,186859992,Verilog,face_detect_open.,6713,1,2021-05-11 12:50:37+00:00,[],None
175,https://github.com/tamerbali/EV3-TRACK3R-Robot.git,2019-06-04 21:59:49+00:00,A Robot follows specific colored objects that are coded in its memory.,0,tamerbali/EV3-TRACK3R-Robot,190285240,Verilog,EV3-TRACK3R-Robot,148,1,2020-03-27 03:17:47+00:00,[],None
176,https://github.com/alighazal/Traffic-light-simulator.git,2019-06-08 21:37:31+00:00,Traffic light simulator in Verilog,0,alighazal/Traffic-light-simulator,190937503,Verilog,Traffic-light-simulator,5,1,2023-03-07 03:04:02+00:00,[],None
177,https://github.com/BenTsai7/MIPS-multi-cycle-CPU.git,2019-05-23 05:20:42+00:00,Computer Organization and Design project at Sun Yat-sen University,0,BenTsai7/MIPS-multi-cycle-CPU,188166386,Verilog,MIPS-multi-cycle-CPU,146,1,2023-02-08 20:20:49+00:00,[],None
178,https://github.com/MarziehAhmadiNa/FPGA-project.git,2019-05-23 14:10:15+00:00,Design and build an ADC and display Fourier transform of input analog signals.,1,MarziehAhmadiNa/FPGA-project,188246969,Verilog,FPGA-project,16,1,2021-01-22 11:09:38+00:00,[],None
179,https://github.com/NhanNgocThien/mips-com.git,2019-05-22 02:39:00+00:00,,0,NhanNgocThien/mips-com,187949487,Verilog,mips-com,68315,1,2022-04-28 19:11:43+00:00,[],None
180,https://github.com/sedoy-jango-2/SMK_G-Sensor_ACP.git,2019-05-13 15:39:59+00:00,"Quartus project with G-Sensor, PWM signal generation for SMK(Servo Motor Kit) and Potenciometr for DE10-Lite",0,sedoy-jango-2/SMK_G-Sensor_ACP,186449143,Verilog,SMK_G-Sensor_ACP,24,1,2020-08-31 10:24:48+00:00,[],None
181,https://github.com/hotwolf/RVC.git,2019-05-20 20:29:19+00:00,Reusable Verilog Components,0,hotwolf/RVC,187708913,Verilog,RVC,266,1,2019-08-04 22:01:08+00:00,"['hdl', 'verilog', 'library', 'general', 'purpose']",None
182,https://github.com/DoyyaO/Z180.git,2019-05-12 14:32:11+00:00,,0,DoyyaO/Z180,186265640,Verilog,Z180,25,1,2022-04-17 12:47:35+00:00,[],None
183,https://github.com/MParygin/v.specialistm.git,2019-06-08 05:08:37+00:00,"Verilog emulation ""Specialist M"" computer (USSR)",0,MParygin/v.specialistm,190847783,Verilog,v.specialistm,3144,1,2023-07-13 20:51:21+00:00,[],None
184,https://github.com/evilactually/mojo-v3-hello-world.git,2019-06-02 17:05:58+00:00,"Code for ""hello world"" from alchitry",1,evilactually/mojo-v3-hello-world,189873467,Verilog,mojo-v3-hello-world,17,1,2021-01-05 11:35:24+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/dakirk/RISC-V-Processor.git,2019-05-22 04:30:27+00:00,Simple single-stage RISC-V processor which can run simple programs with a limited instruction set.,0,dakirk/RISC-V-Processor,187963015,Verilog,RISC-V-Processor,21,1,2024-03-06 18:19:42+00:00,[],None
186,https://github.com/Deepansh1992/TenGEthernetMac.git,2019-06-04 00:02:06+00:00,A UVM based verification environment for 10gEthernetMac. The RTL is an open source Mac taken from the opencores.com,0,Deepansh1992/TenGEthernetMac,190098893,Verilog,TenGEthernetMac,84,1,2023-04-07 21:42:26+00:00,[],None
187,https://github.com/victoresque/genie.git,2019-06-05 05:04:51+00:00,"GEneral-purpose NN Inference Engine (GENIE, DSPVLSI 2019 Final Project) @ National Taiwan University",0,victoresque/genie,190329062,Verilog,genie,3478,1,2023-09-02 13:39:58+00:00,[],None
188,https://github.com/nikolay966/Intel-80486DX2.git,2019-05-27 10:12:36+00:00,Verilog,1,nikolay966/Intel-80486DX2,188820290,Verilog,Intel-80486DX2,660,1,2022-09-18 12:29:00+00:00,[],None
189,https://github.com/blueGorae/Lab8.git,2019-05-23 01:10:34+00:00,Computer Architecture Lab8,0,blueGorae/Lab8,188137063,Verilog,Lab8,2273,1,2021-08-13 06:11:44+00:00,[],None
190,https://github.com/raiyyanfaisal09/UART_IPCORE_Verification.git,2019-06-03 11:57:10+00:00,Final Commit,1,raiyyanfaisal09/UART_IPCORE_Verification,189996236,Verilog,UART_IPCORE_Verification,62,1,2022-11-11 12:12:43+00:00,[],None
191,https://github.com/r888800009/verilog-practice.git,2019-06-07 15:32:56+00:00,,0,r888800009/verilog-practice,190767774,Verilog,verilog-practice,1,1,2020-12-04 04:49:02+00:00,[],None
192,https://github.com/ugurkanates/CSE-433-Embedded-Systems.git,2019-06-05 17:30:23+00:00,CSE 433 Embedded Systems for GTU Computer Engineering Course by Dr Alp Arslan BAYRAKCI of GTU,1,ugurkanates/CSE-433-Embedded-Systems,190439225,Verilog,CSE-433-Embedded-Systems,5801,1,2020-12-27 03:56:22+00:00,[],None
193,https://github.com/sdanthinne/FPGAVisualizer.git,2019-06-04 22:06:46+00:00,A BASYS3-compatible analog visualizer to a VGA output.,0,sdanthinne/FPGAVisualizer,190285925,Verilog,FPGAVisualizer,6709,1,2022-10-21 09:32:45+00:00,[],None
194,https://github.com/Hades2001/Anlogic_Tang_Examples.git,2019-05-07 05:39:02+00:00,Anlogic Tang board examples,1,Hades2001/Anlogic_Tang_Examples,185328023,Verilog,Anlogic_Tang_Examples,13867,1,2021-03-28 01:06:35+00:00,[],None
195,https://github.com/euidong/MipsCPU.git,2019-05-13 09:57:11+00:00,2019 KHU 컴퓨터 구조(Verilog),0,euidong/MipsCPU,186393343,Verilog,MipsCPU,253,1,2019-10-29 13:15:06+00:00,[],None
196,https://github.com/nikolay966/Intel-80486DX.git,2019-05-27 10:22:17+00:00,Verilog,1,nikolay966/Intel-80486DX,188821668,Verilog,Intel-80486DX,710,1,2022-09-18 12:29:02+00:00,[],None
197,https://github.com/scarv/xcrypto-rtl.git,2019-05-29 20:41:46+00:00,XCrypto: a cryptographic ISE for RISC-V,0,scarv/xcrypto-rtl,189295005,Verilog,xcrypto-rtl,220,1,2023-01-28 15:48:04+00:00,"['verilog', 'formal-verification', 'yosys']",None
198,https://github.com/rtzeromega/TicketSeller.git,2019-05-18 11:03:13+00:00,北邮数电实验，FPGA实现地铁售票,0,rtzeromega/TicketSeller,187347523,Verilog,TicketSeller,38769,1,2023-12-02 14:59:11+00:00,[],None
199,https://github.com/forestLoop/Learning-EI332.git,2019-06-03 05:34:31+00:00,My FPGA designs in Course EI332 (Computer Organization).,0,forestLoop/Learning-EI332,189940829,Verilog,Learning-EI332,2709,1,2021-03-30 15:08:50+00:00,"['sjtu', 'fpga', 'verilog']",https://api.github.com/licenses/mit
200,https://github.com/nganinho/sobel.git,2019-05-16 10:45:17+00:00,edge detection ,1,nganinho/sobel,187008266,Verilog,sobel,63,1,2020-03-13 06:42:08+00:00,[],None
201,https://github.com/noahsalk/AES-Encryption.git,2019-05-09 03:52:33+00:00,"A hardware and software handshake where the AES encryption algorithm is carried out on a NIOS II serial processor, written to memory mapped SDRAM, decrypted using an FPGA, and the result is written back to SDRAM. In the end, the user's input is repeated back after going through an encryption in software and decryption in hardware. Written for UIUC's ECE 385 course.",0,noahsalk/AES-Encryption,185722695,Verilog,AES-Encryption,78,1,2021-11-08 23:00:20+00:00,[],None
202,https://github.com/danmunhoz/40GBE.git,2019-05-06 18:47:12+00:00,A 40GBE optical network tester,2,danmunhoz/40GBE,185253090,Verilog,40GBE,16197,1,2021-04-10 16:08:20+00:00,[],None
203,https://github.com/Nydia-Goodwin/FPGA-beeper-music.git,2019-05-20 03:48:26+00:00,"Assignments of FPGA experiment in School of automation science and electrical engineering, BUAA",0,Nydia-Goodwin/FPGA-beeper-music,187563955,Verilog,FPGA-beeper-music,20,1,2020-10-19 11:06:06+00:00,[],None
204,https://github.com/zahramo/Cache.git,2019-06-06 20:30:04+00:00,,0,zahramo/Cache,190645660,Verilog,Cache,9,1,2021-09-14 20:03:31+00:00,[],None
205,https://github.com/YutLan/Verilog_quartus.git,2019-06-03 11:48:54+00:00,,0,YutLan/Verilog_quartus,189995067,Verilog,Verilog_quartus,30880,1,2019-06-04 11:05:38+00:00,[],None
206,https://github.com/iPankajrai/Verilog-Lab.git,2019-06-02 14:54:57+00:00,verilog codes performed in LAB,0,iPankajrai/Verilog-Lab,189859459,Verilog,Verilog-Lab,19,1,2021-12-23 20:06:43+00:00,[],None
207,https://github.com/beenfhb/soc.git,2019-05-06 15:14:24+00:00,,1,beenfhb/soc,185221172,Verilog,soc,58360,1,2020-08-12 16:50:48+00:00,[],https://api.github.com/licenses/apache-2.0
208,https://github.com/jameswang1016/Graduation_Project.git,2019-05-19 12:16:50+00:00,毕业设计,1,jameswang1016/Graduation_Project,187472520,Verilog,Graduation_Project,263250,1,2019-08-15 08:21:41+00:00,[],None
209,https://github.com/qiaopengju/computer_architecture.git,2019-06-05 05:10:14+00:00,解决数据冒险/控制冒险的五级流水线CPU,2,qiaopengju/computer_architecture,190329595,Verilog,computer_architecture,103,1,2021-09-26 08:45:38+00:00,[],None
210,https://github.com/tronium/verilog_cordic.git,2019-06-02 16:56:12+00:00,Verilog CORDIC implementation for calculating sine/cosine values,0,tronium/verilog_cordic,189872549,Verilog,verilog_cordic,2,1,2021-05-13 21:46:49+00:00,[],None
211,https://github.com/himingway/Complex-Digital-Circuits.git,2019-05-07 12:32:46+00:00,Complex Digital Circuits Verilog Code,0,himingway/Complex-Digital-Circuits,185398148,Verilog,Complex-Digital-Circuits,15,1,2021-05-13 22:38:09+00:00,[],https://api.github.com/licenses/mit
212,https://github.com/tchad/floating_point_adder.git,2019-05-13 07:15:13+00:00,,0,tchad/floating_point_adder,186365525,Verilog,floating_point_adder,25,1,2020-10-07 15:30:54+00:00,[],None
213,https://github.com/somuk1234/Reaction_Timer.git,2019-05-10 08:06:30+00:00,"This is a reaction timer, which basically measure the reaction time of a person using FPGA (Basys3 board)  completely written in verilog",0,somuk1234/Reaction_Timer,185946467,Verilog,Reaction_Timer,8,1,2019-05-16 02:49:03+00:00,[],None
214,https://github.com/JiaminL/Pipeline-MIPS-CPU.git,2019-05-30 10:54:44+00:00,Pipeline MIPS-CPU,0,JiaminL/Pipeline-MIPS-CPU,189397497,Verilog,Pipeline-MIPS-CPU,16,1,2019-06-06 09:27:00+00:00,[],None
215,https://github.com/avashist003/Memory_Arbiter_Verilog.git,2019-05-20 15:30:06+00:00,Request/Grant based Memory Bus Arbiter designed as FSM using Verilog.,1,avashist003/Memory_Arbiter_Verilog,187667824,Verilog,Memory_Arbiter_Verilog,19,1,2022-02-09 16:30:48+00:00,[],None
216,https://github.com/dillonhuff/vivado_synth.git,2019-05-24 04:54:09+00:00,Simple vivado synthesis script as reminder,0,dillonhuff/vivado_synth,188354442,Verilog,vivado_synth,0,1,2023-06-17 11:27:27+00:00,[],None
217,https://github.com/JunyeonL/MIPS_CPU.git,2019-05-10 04:16:46+00:00,Implement 5-Stage pipelined MIPS CPU architecture,0,JunyeonL/MIPS_CPU,185917640,Verilog,MIPS_CPU,127,1,2019-05-15 03:12:05+00:00,[],None
218,https://github.com/bmartini/stream-filter.git,2019-05-08 15:00:53+00:00,Streaming Convolutional Filter,1,bmartini/stream-filter,185628295,Verilog,stream-filter,28,1,2023-08-18 14:38:11+00:00,[],https://api.github.com/licenses/mit
219,https://github.com/JeckSmit/pic16f628A.git,2019-05-20 09:49:30+00:00,verilog project of PIC16f628A microprocessor,0,JeckSmit/pic16f628A,187613357,Verilog,pic16f628A,982,1,2023-12-29 08:18:17+00:00,[],None
220,https://github.com/JeckSmit/verilog-cpu-pic16C84.git,2019-05-07 12:21:35+00:00,verilog project of PIC16C84 microprocessor,1,JeckSmit/verilog-cpu-pic16C84,185396236,Verilog,verilog-cpu-pic16C84,830,1,2023-12-29 08:21:45+00:00,[],None
221,https://github.com/Jayashree29/Verilog.git,2019-06-02 14:26:37+00:00,"This repository consists of the basic hardware designs done using Verilog. It consists of an up counter, digital clock, comparator, decade counter, even parity generator, finite state machine, half adder, jhonson counter, JK flipflop, multi mode shifter and a ring counter.",0,Jayashree29/Verilog,189856271,Verilog,Verilog,4,1,2024-04-01 10:27:07+00:00,[],None
222,https://github.com/asmak1051/Verilog-Processor.git,2019-05-07 00:29:01+00:00,,0,asmak1051/Verilog-Processor,185291101,Verilog,Verilog-Processor,13,0,2019-06-01 22:04:41+00:00,[],None
223,https://github.com/DimitriosPt/128x16-RAM.git,2019-05-10 11:09:14+00:00,A 128x16bit RAM chip designed in verilog,0,DimitriosPt/128x16-RAM,185974260,Verilog,128x16-RAM,6,0,2019-05-10 11:10:03+00:00,[],None
224,https://github.com/kr7roshan/Slot-Machine.git,2019-05-08 14:59:58+00:00,"Uses Verilog, DE1-SoC board and a VGA Monitor. ",0,kr7roshan/Slot-Machine,185628118,Verilog,Slot-Machine,61,0,2019-05-08 16:31:39+00:00,[],None
225,https://github.com/lukeographer/magstripe.git,2019-05-14 01:35:11+00:00,Verilog Magstripe emulator to be used with Basys3 FPGA,0,lukeographer/magstripe,186522520,Verilog,magstripe,6,0,2019-05-14 01:36:53+00:00,[],None
226,https://github.com/farzinlize/debounce.git,2019-05-13 05:01:01+00:00,crazy custom debounce circuit,0,farzinlize/debounce,186348253,Verilog,debounce,4,0,2019-05-13 07:01:06+00:00,[],None
227,https://github.com/Rambus200/FPGA-Stopwatch.git,2019-05-13 16:58:19+00:00,FPGA Stopwatch prototype using Nexys4 DRR board,0,Rambus200/FPGA-Stopwatch,186461803,Verilog,FPGA-Stopwatch,10,0,2019-05-13 17:02:15+00:00,[],None
228,https://github.com/SimonNgj/DE2-FPGA.git,2019-05-15 12:19:28+00:00,programming FPGA,1,SimonNgj/DE2-FPGA,186820307,Verilog,DE2-FPGA,735,0,2021-02-21 23:58:12+00:00,['pendulum'],None
229,https://github.com/gururajbhupal/Ent_SSD.git,2019-05-15 07:33:37+00:00,,1,gururajbhupal/Ent_SSD,186773523,Verilog,Ent_SSD,111701,0,2019-05-17 22:42:32+00:00,[],None
230,https://github.com/moisotico/Proyecto-Digitales-II.git,2019-05-13 03:19:59+00:00,Diseño de la interfaz PCIe,1,moisotico/Proyecto-Digitales-II,186338122,Verilog,Proyecto-Digitales-II,1368,0,2019-06-12 22:00:20+00:00,[],None
231,https://github.com/JeckSmit/MOS65C02-microprocessor-.git,2019-05-13 11:56:34+00:00,verilog project of MOS65C02 microprocessor,0,JeckSmit/MOS65C02-microprocessor-,186410502,Verilog,MOS65C02-microprocessor-,516,0,2019-05-13 12:00:37+00:00,[],None
232,https://github.com/jorenvandeweyer/hwsw_project.git,2019-05-13 07:37:36+00:00,,0,jorenvandeweyer/hwsw_project,186369048,Verilog,hwsw_project,24,0,2019-06-17 11:45:26+00:00,[],None
233,https://github.com/brweidner/riscv_stb.git,2019-05-07 01:56:31+00:00,ECE 411 UIUC Final MP,0,brweidner/riscv_stb,185301529,Verilog,riscv_stb,84,0,2020-03-28 03:43:47+00:00,[],https://api.github.com/licenses/gpl-3.0
234,https://github.com/ghminaei/MIPS-Pipeline.git,2019-05-12 16:23:23+00:00,a pipeline implementation of MIPS processor,0,ghminaei/MIPS-Pipeline,186277659,Verilog,MIPS-Pipeline,50,0,2020-01-03 09:15:17+00:00,[],None
235,https://github.com/tparsa/MIPS-Single-Cycle.git,2019-05-12 17:18:57+00:00,MIPS Single Cycle Implementation,0,tparsa/MIPS-Single-Cycle,186283172,Verilog,MIPS-Single-Cycle,4,0,2019-05-12 17:25:29+00:00,[],None
236,https://github.com/ChenRuHsieh/CS-412500-Digital-System-Design.git,2019-05-22 18:16:21+00:00,,0,ChenRuHsieh/CS-412500-Digital-System-Design,188091283,Verilog,CS-412500-Digital-System-Design,33209,0,2019-05-22 18:16:44+00:00,[],None
237,https://github.com/ChenRuHsieh/EE-223002-Logic-Design-Laboratory.git,2019-05-22 18:01:55+00:00,,0,ChenRuHsieh/EE-223002-Logic-Design-Laboratory,188089257,Verilog,EE-223002-Logic-Design-Laboratory,18186,0,2019-05-22 18:08:43+00:00,[],None
238,https://github.com/7smd7/MIPS-Single-Cycle.git,2019-05-16 13:16:27+00:00,,0,7smd7/MIPS-Single-Cycle,187031539,Verilog,MIPS-Single-Cycle,3552,0,2019-06-11 21:47:14+00:00,[],None
239,https://github.com/JairoDaniel/SoCMinimoParaRelojDespertador.git,2019-05-17 07:47:20+00:00,"Diseño a nivel de sistema (System Level Design) mediante el modelado de estructura e implementación de un sistema en chip (SoC), que servirá como unidad de procesamiento de un sistema embebido simple tipo reloj despertador con alarma programable.",0,JairoDaniel/SoCMinimoParaRelojDespertador,187171241,Verilog,SoCMinimoParaRelojDespertador,24604,0,2019-05-17 08:34:56+00:00,[],None
240,https://github.com/amr1997sam/AES-SMALL.git,2019-05-26 14:05:29+00:00,,0,amr1997sam/AES-SMALL,188690585,Verilog,AES-SMALL,17,0,2019-05-26 14:06:18+00:00,[],None
241,https://github.com/alitoufighi/architecture-lab-exam.git,2019-05-22 05:52:28+00:00,Architecture Lab Exam,0,alitoufighi/architecture-lab-exam,187971552,Verilog,architecture-lab-exam,46,0,2019-07-28 08:11:51+00:00,[],None
242,https://github.com/target-encoder/Vending-Machine-verilog-code.git,2019-05-21 22:16:41+00:00,Vending Machine Verilog Code ,2,target-encoder/Vending-Machine-verilog-code,187921244,Verilog,Vending-Machine-verilog-code,247,0,2019-05-21 22:17:50+00:00,[],None
243,https://github.com/Old-Fritz/Schema.git,2019-05-24 12:11:15+00:00,Лабораторная по функциональной схемотехнике,0,Old-Fritz/Schema,188415883,Verilog,Schema,1186,0,2019-06-08 08:00:39+00:00,[],None
244,https://github.com/mlovatonv/mips-datapath.git,2019-05-27 22:04:32+00:00,,0,mlovatonv/mips-datapath,188914305,Verilog,mips-datapath,305,0,2019-07-05 20:46:28+00:00,[],None
245,https://github.com/hessamhz/FPGA.git,2019-06-06 07:00:17+00:00,some of my FPGA code and modules,0,hessamhz/FPGA,190531434,Verilog,FPGA,8,0,2023-02-24 17:27:30+00:00,[],None
246,https://github.com/JihadElhofy/SBqM.git,2019-06-04 13:36:25+00:00,,0,JihadElhofy/SBqM,190208622,Verilog,SBqM,2,0,2019-06-04 13:37:22+00:00,[],None
247,https://github.com/mihhus/display.git,2019-06-07 06:08:31+00:00,COJT's file,0,mihhus/display,190696207,Verilog,display,54,0,2019-07-17 06:01:29+00:00,[],None
248,https://github.com/a-Ahmed13/Mips-Single-Cycle-Processor.git,2019-06-10 06:26:50+00:00,,0,a-Ahmed13/Mips-Single-Cycle-Processor,191109952,Verilog,Mips-Single-Cycle-Processor,3,0,2019-10-23 23:06:59+00:00,[],None
249,https://github.com/ferdiakdogan/arithmetic-logic-processor.git,2019-06-09 23:33:55+00:00,,0,ferdiakdogan/arithmetic-logic-processor,191066114,Verilog,arithmetic-logic-processor,6,0,2019-06-09 23:34:29+00:00,[],None
250,https://github.com/william6849/8bit_processor.git,2019-05-06 15:12:36+00:00,,0,william6849/8bit_processor,185220879,Verilog,8bit_processor,3,0,2019-05-06 15:16:23+00:00,[],None
251,https://github.com/ImjustWritingCode/Logical-Design-Lab-2-ALU.git,2019-05-06 13:27:50+00:00,ALU implementation in Verilog,0,ImjustWritingCode/Logical-Design-Lab-2-ALU,185202275,Verilog,Logical-Design-Lab-2-ALU,1389,0,2019-05-06 13:28:54+00:00,[],None
252,https://github.com/dreambbqchild/HDMITest.git,2019-05-07 03:24:50+00:00,Paints a Green Screen with DE10-Nano.,0,dreambbqchild/HDMITest,185313719,Verilog,HDMITest,39,0,2019-08-21 13:16:40+00:00,[],None
253,https://github.com/DarkWayC0de/EdC_Pr2.git,2019-05-07 15:38:37+00:00,"Asignatura Estructura de Computadores, 2º Curso, 1º Semestre - Práctica 2",0,DarkWayC0de/EdC_Pr2,185431677,Verilog,EdC_Pr2,2,0,2020-04-21 12:46:01+00:00,[],None
254,https://github.com/Luffky/MIPS_CPU_55.git,2019-05-07 09:13:46+00:00,,0,Luffky/MIPS_CPU_55,185366052,Verilog,MIPS_CPU_55,21,0,2019-05-07 09:15:11+00:00,[],None
255,https://github.com/bit-logic-computer-design-2019/simple-cpu.git,2019-05-07 12:11:56+00:00,final task,0,bit-logic-computer-design-2019/simple-cpu,185394621,Verilog,simple-cpu,1433,0,2019-06-03 08:06:50+00:00,[],None
256,https://github.com/VladTM23/OC.git,2019-05-10 11:20:07+00:00,,0,VladTM23/OC,185975680,Verilog,OC,2,0,2019-05-10 11:39:29+00:00,[],None
257,https://github.com/Alwaysenchanted/camouflaged_logc_locking.git,2019-06-06 11:17:13+00:00,,0,Alwaysenchanted/camouflaged_logc_locking,190568524,Verilog,camouflaged_logc_locking,897,0,2019-08-12 05:32:53+00:00,[],None
258,https://github.com/amank94007/processorX.git,2019-06-07 11:38:15+00:00,CDAC architecture of the processor,1,amank94007/processorX,190733925,Verilog,processorX,11593,0,2021-04-18 11:26:36+00:00,[],None
259,https://github.com/Leo-i/rtl_moution_sensor.git,2019-06-07 16:52:16+00:00,,0,Leo-i/rtl_moution_sensor,190778981,Verilog,rtl_moution_sensor,4,0,2019-06-07 16:55:58+00:00,[],None
260,https://github.com/KevinCerqueira/MI-CD-hexadecimal-matriz-led-7x5.git,2019-06-10 00:06:45+00:00,Problema 01 do MI de Circuitos Digitais - Hexadecimal numa Matriz de LEDs 7x5 (FPGA),0,KevinCerqueira/MI-CD-hexadecimal-matriz-led-7x5,191068304,Verilog,MI-CD-hexadecimal-matriz-led-7x5,108,0,2019-06-10 00:36:39+00:00,[],None
261,https://github.com/mmohammadi9812/DataMemCache.git,2019-06-09 10:59:36+00:00,,0,mmohammadi9812/DataMemCache,190995598,Verilog,DataMemCache,6,0,2023-01-28 15:42:27+00:00,[],None
262,https://github.com/rockcaensor/laser_lap_timer.git,2019-05-11 20:08:07+00:00,,0,rockcaensor/laser_lap_timer,186176939,Verilog,laser_lap_timer,6426,0,2019-05-25 12:45:59+00:00,[],None
263,https://github.com/juw013/test.git,2019-05-19 02:10:13+00:00,,0,juw013/test,187423987,Verilog,test,486,0,2019-05-19 02:22:56+00:00,[],None
264,https://github.com/hangtenz/Verilog-Project.git,2019-05-18 14:25:15+00:00,,1,hangtenz/Verilog-Project,187367325,Verilog,Verilog-Project,1271,0,2019-05-20 15:07:20+00:00,[],None
265,https://github.com/ahsanv101/RISC-V-Processor.git,2019-05-19 19:43:34+00:00,,0,ahsanv101/RISC-V-Processor,187520615,Verilog,RISC-V-Processor,4,0,2019-05-19 20:04:20+00:00,[],None
266,https://github.com/HUOJIAXI/HUOJIAXIPROJET.git,2019-05-21 13:16:03+00:00,,0,HUOJIAXI/HUOJIAXIPROJET,187840870,Verilog,HUOJIAXIPROJET,36,0,2020-05-06 16:44:20+00:00,[],None
267,https://github.com/imanolfernandez/microcontroller.git,2019-05-23 16:27:59+00:00,,0,imanolfernandez/microcontroller,188270170,Verilog,microcontroller,316,0,2019-07-28 05:45:12+00:00,[],https://api.github.com/licenses/gpl-3.0
268,https://github.com/sedoy-jango-2/SMK.git,2019-05-25 12:45:19+00:00,,0,sedoy-jango-2/SMK,188565259,Verilog,SMK,7024,0,2019-05-25 12:48:44+00:00,[],None
269,https://github.com/iamjerrchen/ece411_single_cycle_processor.git,2019-05-25 22:27:00+00:00,RISC-V single cycle processor created in the Computer Organization and Design class ECE 411 at University of Illinois at Urbana-Champaign,0,iamjerrchen/ece411_single_cycle_processor,188617794,Verilog,ece411_single_cycle_processor,28808,0,2020-06-14 02:47:39+00:00,[],None
270,https://github.com/amr1997sam/AES-FAST.git,2019-05-26 14:01:19+00:00,,0,amr1997sam/AES-FAST,188690129,Verilog,AES-FAST,13,0,2019-05-26 14:02:31+00:00,[],None
271,https://github.com/excellent311/booth.git,2019-06-05 11:18:53+00:00,,0,excellent311/booth,190381127,Verilog,booth,81,0,2019-06-05 11:22:57+00:00,[],None
272,https://github.com/tunaateskoc/VerySimpleCPU.git,2019-05-15 19:08:17+00:00,,0,tunaateskoc/VerySimpleCPU,186887403,Verilog,VerySimpleCPU,2,0,2019-05-15 19:22:00+00:00,[],None
273,https://github.com/kjh107704/Embedded-Systems.git,2019-05-14 17:23:47+00:00,[19' Spring Semester] Embedded System,0,kjh107704/Embedded-Systems,186668597,Verilog,Embedded-Systems,1839,0,2019-06-11 02:40:13+00:00,[],None
274,https://github.com/ErnestTeluk/stoper.git,2019-06-01 09:35:45+00:00,Stoper stworzony do zaliczenia przedmiotu na studiach ,0,ErnestTeluk/stoper,189714993,Verilog,stoper,5,0,2019-06-01 09:41:54+00:00,[],https://api.github.com/licenses/mit
275,https://github.com/Matthew-Haonan/myCPU.git,2019-05-30 14:15:56+00:00,"I am working on writing a CPU with 5-stage pipeline using verilog HDL, and the instruction set architecture(ISA) is MIPS.",0,Matthew-Haonan/myCPU,189426294,Verilog,myCPU,10,0,2019-05-30 14:19:28+00:00,[],None
276,https://github.com/MrXWTe/FPGA-Learning.git,2019-05-17 06:58:54+00:00,记录FPGA的学习过程,0,MrXWTe/FPGA-Learning,187163597,Verilog,FPGA-Learning,16,0,2019-06-04 04:48:10+00:00,[],None
277,https://github.com/Sorrygg/Hardware-Design-and-Lab.git,2019-05-27 07:41:23+00:00,HW design using verilog on Xilinx vivado.,0,Sorrygg/Hardware-Design-and-Lab,188795398,Verilog,Hardware-Design-and-Lab,1646,0,2019-05-27 07:45:27+00:00,[],None
278,https://github.com/pawel-antoniuk/zad12.git,2019-05-30 07:25:27+00:00,,0,pawel-antoniuk/zad12,189366572,Verilog,zad12,21,0,2019-06-02 20:09:00+00:00,[],None
279,https://github.com/arnabnath96/verilog.git,2019-05-31 17:10:40+00:00,,0,arnabnath96/verilog,189631030,Verilog,verilog,1147,0,2019-05-31 18:05:08+00:00,[],None
280,https://github.com/ShechemKS/DownSampling_Processor.git,2019-06-03 14:15:56+00:00,Verilog HDL of a downsampling processor,3,ShechemKS/DownSampling_Processor,190019478,Verilog,DownSampling_Processor,72606,0,2021-12-11 19:24:04+00:00,[],None
281,https://github.com/raiyyanfaisal09/Alpha_Arch_pipeline_RTL_design.git,2019-06-03 12:25:13+00:00,,0,raiyyanfaisal09/Alpha_Arch_pipeline_RTL_design,190000268,Verilog,Alpha_Arch_pipeline_RTL_design,910,0,2019-06-03 12:27:04+00:00,[],None
282,https://github.com/ohares0/Processor---SeanOHARE.git,2019-05-10 21:32:35+00:00,Comp Arc,0,ohares0/Processor---SeanOHARE,186056895,Verilog,Processor---SeanOHARE,33,0,2019-05-10 21:36:58+00:00,[],None
283,https://github.com/hwanglance/leglite.git,2019-05-08 07:32:03+00:00,"Documentation and Verilog source code for running a microprocessor simulation on a Digilent Basys 3 Artix-7 FPGA Trainer Board.  The architecture for the microprocessor is called LEGLite, which is a simplification of another architecture called LEGv8.  For background, LEGv8 is a simplification of ARMv8.",0,hwanglance/leglite,185555487,Verilog,leglite,7881,0,2019-05-08 09:19:33+00:00,[],None
284,https://github.com/Cra2yPierr0t/fpga4cpu.git,2019-05-13 14:19:36+00:00,make mips subset cpu,0,Cra2yPierr0t/fpga4cpu,186434486,Verilog,fpga4cpu,187,0,2020-05-07 16:10:07+00:00,[],None
285,https://github.com/borisgarcia/Organizacion_de_Computadoras.git,2019-05-27 23:56:06+00:00,,0,borisgarcia/Organizacion_de_Computadoras,188922950,Verilog,Organizacion_de_Computadoras,44,0,2019-05-27 23:58:29+00:00,[],None
286,https://github.com/taoky/COD-archived.git,2019-06-07 14:49:00+00:00,Some COD lab code,0,taoky/COD-archived,190760585,Verilog,COD-archived,57,0,2023-01-28 18:08:48+00:00,[],None
287,https://github.com/ferdiakdogan/single-cycle-cpu.git,2019-06-09 23:37:35+00:00,,0,ferdiakdogan/single-cycle-cpu,191066361,Verilog,single-cycle-cpu,7,0,2019-06-09 23:38:13+00:00,[],None
288,https://github.com/ankurjjw21/CAD-for-VLSI-Laboratory.git,2019-05-25 12:59:37+00:00,,0,ankurjjw21/CAD-for-VLSI-Laboratory,188566727,Verilog,CAD-for-VLSI-Laboratory,15,0,2019-05-25 18:15:33+00:00,[],None
289,https://github.com/KitaKyon/FPGA.git,2019-05-31 03:07:18+00:00,,0,KitaKyon/FPGA,189518812,Verilog,FPGA,11,0,2019-05-31 03:08:18+00:00,[],None
290,https://github.com/nataliabm17/Digitales2.git,2019-05-15 22:15:10+00:00,,0,nataliabm17/Digitales2,186910037,Verilog,Digitales2,1689,0,2019-06-09 23:02:36+00:00,[],None
291,https://github.com/Abrahamlga/MIPS_single_cycle.git,2019-05-16 00:18:29+00:00,Practica2 MIPS single-cycle,0,Abrahamlga/MIPS_single_cycle,186920566,Verilog,MIPS_single_cycle,33,0,2019-05-16 00:24:06+00:00,[],None
292,https://github.com/evan32/ee180_lab3.git,2019-05-16 00:26:59+00:00,,0,evan32/ee180_lab3,186921388,Verilog,ee180_lab3,6278,0,2019-05-20 03:45:34+00:00,[],None
293,https://github.com/QingqingX/GhostSZ_Intel.git,2019-05-21 02:11:33+00:00,Arria10 version,0,QingqingX/GhostSZ_Intel,187744905,Verilog,GhostSZ_Intel,35,0,2019-05-21 02:39:06+00:00,[],None
294,https://github.com/hufanglei875535215/RTL_Code.git,2019-05-14 10:53:54+00:00,论文中的RTL_Code,0,hufanglei875535215/RTL_Code,186603367,Verilog,RTL_Code,10819,0,2019-05-14 11:16:50+00:00,[],None
295,https://github.com/Manoj-97/Washing-Machine-Controller.git,2019-05-14 18:05:23+00:00,A simple controller that operates a Washing Machine based on a Timer. The design is implemented in an FPGA,0,Manoj-97/Washing-Machine-Controller,186674816,Verilog,Washing-Machine-Controller,17,0,2019-05-14 18:26:17+00:00,"['verilog', 'fpga', 'controller']",https://api.github.com/licenses/gpl-3.0
296,https://github.com/shirrning/-FIFO.git,2019-05-19 12:31:27+00:00,,0,shirrning/-FIFO,187474070,Verilog,-FIFO,3245,0,2019-08-11 01:42:37+00:00,[],None
297,https://github.com/vastlyvague/16-bit-Emulated-PicoBlaze.git,2019-05-18 20:47:00+00:00,An emulated 16-bit version of the PicoBlaze utilizing an UART program with the Nexys 4 Artix-7 FPGA,1,vastlyvague/16-bit-Emulated-PicoBlaze,187403854,Verilog,16-bit-Emulated-PicoBlaze,3001,0,2019-05-18 20:59:09+00:00,[],None
298,https://github.com/aarasyid/Camera.git,2019-05-21 19:39:26+00:00,,0,aarasyid/Camera,187902262,Verilog,Camera,21328,0,2019-05-21 19:44:01+00:00,[],None
299,https://github.com/rdacomp/cncfpga2.git,2019-05-21 08:42:57+00:00,,0,rdacomp/cncfpga2,187797362,Verilog,cncfpga2,8719,0,2019-05-21 08:43:24+00:00,[],None
300,https://github.com/qinguangjun/Thales-RISC-V.git,2019-05-06 23:38:37+00:00,,0,qinguangjun/Thales-RISC-V,185286830,Verilog,Thales-RISC-V,1321,0,2019-05-06 23:38:59+00:00,[],https://api.github.com/licenses/bsd-3-clause
301,https://github.com/jiangshibiao/Tetris.git,2019-06-10 12:28:13+00:00,Project for Digital Logic Design class & verilog,0,jiangshibiao/Tetris,191163844,Verilog,Tetris,503,0,2019-09-27 08:08:41+00:00,[],None
302,https://github.com/huang-zhentao/FPGA_Learn.git,2019-05-17 13:27:48+00:00,FPGA入门案例,0,huang-zhentao/FPGA_Learn,187221101,Verilog,FPGA_Learn,4028,0,2019-05-18 08:26:20+00:00,[],None
303,https://github.com/micompany4/CS-147-Computer-Architecture.git,2019-05-23 18:43:08+00:00,Work from CS 147. Computer Architecture ,0,micompany4/CS-147-Computer-Architecture,188288470,Verilog,CS-147-Computer-Architecture,2313,0,2024-01-25 23:42:55+00:00,[],None
304,https://github.com/vigneshrad/MESI_ISC_VERIF.git,2019-05-14 03:17:54+00:00,EE382M-11 Final Project,0,vigneshrad/MESI_ISC_VERIF,186536489,Verilog,MESI_ISC_VERIF,7281,0,2019-05-14 04:50:31+00:00,[],None
305,https://github.com/alnvnjr/BranchPredictor.git,2019-05-27 20:11:27+00:00,"1-bit, 2-bit, and 4-bit Branch Predictor",0,alnvnjr/BranchPredictor,188903470,Verilog,BranchPredictor,3,0,2019-05-29 01:56:12+00:00,[],None
306,https://github.com/yomandawg/DigitalClock.git,2019-05-31 08:00:50+00:00,FPGA HDL implementation project,0,yomandawg/DigitalClock,189553589,Verilog,DigitalClock,15,0,2019-05-31 17:28:54+00:00,[],None
307,https://github.com/MajidPouramini/CA4.git,2019-05-31 10:00:53+00:00,MIPS Pipeline,0,MajidPouramini/CA4,189572139,Verilog,CA4,8,0,2020-03-05 19:18:52+00:00,[],None
308,https://github.com/salierif/SparkRoad-bootloader.git,2019-05-30 10:29:15+00:00,,0,salierif/SparkRoad-bootloader,189394071,Verilog,SparkRoad-bootloader,4810,0,2019-05-30 11:59:29+00:00,[],https://api.github.com/licenses/mit
309,https://github.com/JAMijares/TIMS_Sensor.git,2019-06-05 05:16:01+00:00,This repo hosts the source code for a TIMS_Sensor developed in an FPGA using Quartus Lite,0,JAMijares/TIMS_Sensor,190330143,Verilog,TIMS_Sensor,8335,0,2019-06-05 05:18:14+00:00,[],None
310,https://github.com/sriramos/Pattern-Matching---Verilog.git,2019-05-08 20:14:25+00:00,,0,sriramos/Pattern-Matching---Verilog,185673285,Verilog,Pattern-Matching---Verilog,11920,0,2019-05-09 04:39:09+00:00,[],None
311,https://github.com/liuluren/local_bus.git,2019-05-07 03:51:23+00:00,,0,liuluren/local_bus,185317073,Verilog,local_bus,2,0,2019-05-07 03:52:29+00:00,[],None
312,https://github.com/shahbazkhan22/TrafficLightSimulation.git,2019-05-16 20:00:53+00:00,Verilog code for traffic light simulation,0,shahbazkhan22/TrafficLightSimulation,187093422,Verilog,TrafficLightSimulation,63,0,2019-05-16 20:07:33+00:00,[],None
313,https://github.com/papasn7/Comp_Arch_Processor.git,2019-05-10 21:23:32+00:00,,0,papasn7/Comp_Arch_Processor,186056000,Verilog,Comp_Arch_Processor,34,0,2019-05-10 21:28:20+00:00,[],None
314,https://github.com/nuaasunyang/fpga_dds.git,2019-05-13 11:04:18+00:00,fpga_dds,1,nuaasunyang/fpga_dds,186403066,Verilog,fpga_dds,194,0,2020-06-13 02:54:40+00:00,[],None
315,https://github.com/hanjjm/Vending-Machine.git,2019-05-13 14:17:08+00:00,,0,hanjjm/Vending-Machine,186434089,Verilog,Vending-Machine,1,0,2019-05-13 14:17:59+00:00,[],None
316,https://github.com/samihar/WATT_Basys3FPGA.git,2019-05-15 07:56:46+00:00,"DISCLAIMER: This is a template version of the code for the Basys3 Abacus, with deleted sections for educational purposes. Original source of the project/code can be found here: https://reference.digilentinc.com/learn/programmable-logic/tutorials/basys-3-abacus/start",0,samihar/WATT_Basys3FPGA,186777796,Verilog,WATT_Basys3FPGA,12,0,2019-05-16 20:47:09+00:00,[],None
317,https://github.com/yuxian0908/ca_PJ1.git,2019-05-07 15:40:30+00:00,,0,yuxian0908/ca_PJ1,185432007,Verilog,ca_PJ1,3054,0,2020-02-25 04:24:45+00:00,[],None
318,https://github.com/GabrielElkadiki/stopwatch-lite.git,2019-05-17 20:10:27+00:00,Basic two digit up/down stopwatch designed for Arty A7 and seven segment display PMOD,0,GabrielElkadiki/stopwatch-lite,187275715,Verilog,stopwatch-lite,741,0,2019-06-04 06:32:33+00:00,[],None
319,https://github.com/andixlm/eltech_diploma.git,2019-06-07 19:01:19+00:00,,0,andixlm/eltech_diploma,190795005,Verilog,eltech_diploma,9,0,2023-01-28 13:05:58+00:00,[],None
320,https://github.com/Ailsa98/ec3.git,2019-06-10 22:14:29+00:00,,0,Ailsa98/ec3,191253001,Verilog,ec3,44,0,2019-06-10 23:25:16+00:00,[],None
321,https://github.com/emirkaragoz/Computer-Organization.git,2019-06-10 18:33:23+00:00,All Homeworks for CSE331 (2018-2019),0,emirkaragoz/Computer-Organization,191224848,Verilog,Computer-Organization,3305,0,2019-06-10 19:02:48+00:00,[],None
322,https://github.com/Ncareless/IC.git,2019-05-18 16:09:31+00:00,,0,Ncareless/IC,187378638,Verilog,IC,5516,0,2019-08-09 13:03:32+00:00,[],None
323,https://github.com/jinhaijun8106/iverilog.git,2019-05-20 23:52:10+00:00,iverilog,0,jinhaijun8106/iverilog,187729155,Verilog,iverilog,276,0,2019-05-21 00:47:40+00:00,[],None
324,https://github.com/hungwei123/CO_lab4.git,2019-05-24 17:59:32+00:00,,0,hungwei123/CO_lab4,188466252,Verilog,CO_lab4,1290,0,2019-06-15 01:54:07+00:00,[],None
325,https://github.com/ForgetfulJoy/Controller.git,2019-05-23 10:25:35+00:00,,0,ForgetfulJoy/Controller,188212096,Verilog,Controller,8,0,2019-05-23 10:44:21+00:00,[],None
326,https://github.com/jimjn/Portfolio.git,2019-05-22 20:06:53+00:00,,0,jimjn/Portfolio,188106242,Verilog,Portfolio,922,0,2019-05-22 20:44:03+00:00,[],None
327,https://github.com/kai860115/NTU-CA2019.git,2019-05-23 10:29:20+00:00,,0,kai860115/NTU-CA2019,188212660,Verilog,NTU-CA2019,3049,0,2019-05-23 10:44:05+00:00,[],None
328,https://github.com/mahmof4/3dq5-project.git,2019-05-25 11:49:13+00:00,,0,mahmof4/3dq5-project,188559913,Verilog,3dq5-project,873,0,2019-05-25 12:01:12+00:00,[],None
329,https://github.com/NanaGlutamate/SerialModules-VerilogHDL.git,2019-05-25 17:44:42+00:00,course design of digital circuits,0,NanaGlutamate/SerialModules-VerilogHDL,188595972,Verilog,SerialModules-VerilogHDL,21,0,2019-06-01 09:45:50+00:00,[],https://api.github.com/licenses/gpl-3.0
330,https://github.com/tsarb0mba/COSE221-01-Digital-Design.git,2019-05-11 11:36:31+00:00,,0,tsarb0mba/COSE221-01-Digital-Design,186125282,Verilog,COSE221-01-Digital-Design,19,0,2019-05-11 12:00:01+00:00,[],None
331,https://github.com/rush2sami/verilog_lab.git,2019-05-12 08:38:27+00:00,ECAD VLSI Lap programs (Verilog Lab Programs),0,rush2sami/verilog_lab,186230697,Verilog,verilog_lab,1015,0,2020-11-02 12:41:39+00:00,[],None
332,https://github.com/nirushka/UART.git,2019-05-10 13:56:20+00:00,Verilog implementation,0,nirushka/UART,185997337,Verilog,UART,485,0,2019-05-10 14:06:32+00:00,[],None
333,https://github.com/ciroy13/HDL_BITS.git,2019-05-08 07:42:02+00:00,,0,ciroy13/HDL_BITS,185557117,Verilog,HDL_BITS,0,0,2019-05-08 12:58:39+00:00,[],None
334,https://github.com/AndrewCampos/Processador-AOC.git,2019-05-07 03:34:47+00:00,Processador RISC multiciclo de 32 bits baseado na arquitetura MIPS,0,AndrewCampos/Processador-AOC,185315022,Verilog,Processador-AOC,276668,0,2022-01-20 03:22:10+00:00,[],None
335,https://github.com/Elxe/five_stage_pipelining_CPU.git,2019-05-09 15:20:32+00:00,work of computer architecture class in UCAS,1,Elxe/five_stage_pipelining_CPU,185824253,Verilog,five_stage_pipelining_CPU,846,0,2019-05-09 15:30:47+00:00,[],https://api.github.com/licenses/mit
336,https://github.com/dnuch/mips_SoC.git,2019-05-09 20:23:10+00:00,,0,dnuch/mips_SoC,185866277,Verilog,mips_SoC,26,0,2019-05-10 22:43:15+00:00,[],None
337,https://github.com/dkhl65/Cadence.git,2019-05-13 20:20:36+00:00,,0,dkhl65/Cadence,186489696,Verilog,Cadence,6728,0,2019-05-13 20:32:31+00:00,[],None
338,https://github.com/PiotrMekal/generator_parzystosci_verilog.git,2019-05-14 08:47:10+00:00,,0,PiotrMekal/generator_parzystosci_verilog,186582396,Verilog,generator_parzystosci_verilog,289,0,2019-05-14 08:55:50+00:00,[],None
339,https://github.com/kashish2909/Embedded_TrafficLights.git,2019-05-15 05:00:11+00:00,,0,kashish2909/Embedded_TrafficLights,186752022,Verilog,Embedded_TrafficLights,4,0,2019-06-14 06:16:08+00:00,[],None
340,https://github.com/quantum-microarchitecture/Sigma.git,2019-06-06 07:31:22+00:00,,1,quantum-microarchitecture/Sigma,190535935,Verilog,Sigma,12533,0,2020-10-27 12:30:25+00:00,[],None
341,https://github.com/lisazevedo/Decodificador-de-7-segmentos.git,2019-06-05 21:55:09+00:00,Decodificador de 7 segmentos em verilog,0,lisazevedo/Decodificador-de-7-segmentos,190473887,Verilog,Decodificador-de-7-segmentos,12,0,2022-08-25 21:13:06+00:00,[],None
342,https://github.com/wwxn/phase_shifting.git,2019-06-07 09:48:23+00:00,,0,wwxn/phase_shifting,190721202,Verilog,phase_shifting,127,0,2019-06-07 13:11:02+00:00,[],None
343,https://github.com/s0t00524/Computer-Logic-Design.git,2019-05-30 05:09:41+00:00,This is a temporary repository for utility to design processor. ,0,s0t00524/Computer-Logic-Design,189349177,Verilog,Computer-Logic-Design,63,0,2019-07-18 04:29:55+00:00,[],None
344,https://github.com/jonrayibarra/VGA-Piece-Animation-Prototype.git,2019-05-23 22:21:25+00:00,Coded a moving piece project using FPGA and Verilog.,1,jonrayibarra/VGA-Piece-Animation-Prototype,188314348,Verilog,VGA-Piece-Animation-Prototype,4,0,2019-06-22 23:38:44+00:00,[],None
345,https://github.com/MarziehAhmadiNa/Computer-architecture-lab.git,2019-05-23 14:26:22+00:00,Designing a simple MIPS,0,MarziehAhmadiNa/Computer-architecture-lab,188249808,Verilog,Computer-architecture-lab,16,0,2019-05-23 15:09:09+00:00,[],None
346,https://github.com/AmirMansurian/picoblaze.git,2019-05-31 04:53:59+00:00,design of processor by picoblaze,2,AmirMansurian/picoblaze,189529764,Verilog,picoblaze,8961,0,2019-06-07 20:58:47+00:00,[],None
347,https://github.com/absn2/Unidade_Central_de_Processamento.git,2019-05-27 19:48:55+00:00,,1,absn2/Unidade_Central_de_Processamento,188900970,Verilog,Unidade_Central_de_Processamento,1931,0,2019-07-30 21:11:10+00:00,[],None
348,https://github.com/rockcaensor/lcd_1602.git,2019-06-06 14:21:22+00:00,,0,rockcaensor/lcd_1602,190594498,Verilog,lcd_1602,391,0,2019-06-06 14:29:23+00:00,[],None
349,https://github.com/cctvjack/Asyn_pipeline.git,2019-05-18 07:17:56+00:00,,0,cctvjack/Asyn_pipeline,187326861,Verilog,Asyn_pipeline,1065,0,2019-08-09 13:29:35+00:00,[],None
350,https://github.com/sedoy-jango-2/SMK_GSensor.git,2019-05-20 09:33:01+00:00,,0,sedoy-jango-2/SMK_GSensor,187610554,Verilog,SMK_GSensor,9,0,2019-05-20 09:34:32+00:00,[],None
351,https://github.com/mehransi/cpu_verilog.git,2019-05-24 09:40:26+00:00,,0,mehransi/cpu_verilog,188395544,Verilog,cpu_verilog,131,0,2023-01-28 04:49:28+00:00,[],None
352,https://github.com/OSLU2/Procesador-MIPS-monociclo.git,2019-05-19 17:27:34+00:00,procesador monociclo en verilog tipo MIPS,0,OSLU2/Procesador-MIPS-monociclo,187507237,Verilog,Procesador-MIPS-monociclo,1315,0,2019-06-04 18:11:35+00:00,"['verilog', 'microprocesadores', '32-bit']",None
353,https://github.com/mahmof4/3dq5-labs.git,2019-05-25 11:51:37+00:00,,0,mahmof4/3dq5-labs,188560139,Verilog,3dq5-labs,1163,0,2019-05-25 11:56:15+00:00,[],None
354,https://github.com/mark-huynh/Inverted-Pendulum.git,2019-05-25 07:42:22+00:00,,0,mark-huynh/Inverted-Pendulum,188536174,Verilog,Inverted-Pendulum,3649,0,2019-10-03 07:46:02+00:00,[],None
355,https://github.com/mabmatt11/ECE-552.git,2019-05-25 17:39:53+00:00,Intro to Computer Architecture -- Processor Design based on WISC-SPRING-2019 ISA,0,mabmatt11/ECE-552,188595561,Verilog,ECE-552,6827,0,2019-05-25 17:53:22+00:00,[],None
356,https://github.com/hukaidididi/petrify-.git,2019-06-09 08:21:50+00:00,,0,hukaidididi/petrify-,190981444,Verilog,petrify-,433,0,2019-06-16 11:59:45+00:00,[],None
357,https://github.com/ferdiakdogan/catching-leds-fpga.git,2019-06-09 23:36:34+00:00,A simple game on FPGA De1-S0c implementation with verilog. LEDs are shining continously and user tries to catch the light by using switches on-board.,0,ferdiakdogan/catching-leds-fpga,191066297,Verilog,catching-leds-fpga,1,0,2019-06-09 23:37:15+00:00,[],None
358,https://github.com/summerinternverilog/consumerProducer.git,2019-06-10 19:22:02+00:00,I am uploading only testbench code needed for eda playground ,0,summerinternverilog/consumerProducer,191231935,Verilog,consumerProducer,2,0,2019-06-10 19:29:47+00:00,[],None
359,https://github.com/KuiLiangLin/verilog_TS.git,2019-06-07 11:56:38+00:00,,0,KuiLiangLin/verilog_TS,190736028,Verilog,verilog_TS,948,0,2019-06-09 12:25:13+00:00,[],None
360,https://github.com/SantoshMaruvada/general-purpose-microprocessor.git,2019-05-30 14:25:33+00:00,,0,SantoshMaruvada/general-purpose-microprocessor,189427901,Verilog,general-purpose-microprocessor,31,0,2019-05-30 14:33:06+00:00,[],None
361,https://github.com/cornway/cyclone_4_bsp.git,2019-06-01 16:25:30+00:00,Some stuff to work with ALTERA CYCLONE IV EP4CE6 based board.,1,cornway/cyclone_4_bsp,189754340,Verilog,cyclone_4_bsp,558,0,2020-03-15 12:43:09+00:00,[],None
362,https://github.com/Null3rror/Direct-Mapped-Data-Cache.git,2019-06-05 13:34:15+00:00,Verilog Direct Access Cache Implementation ,1,Null3rror/Direct-Mapped-Data-Cache,190401041,Verilog,Direct-Mapped-Data-Cache,159,0,2021-01-14 17:57:46+00:00,"['verilog', 'cache', 'modelsim']",None
363,https://github.com/Tsao94/Accelerating-Systems-with-Programmable-Logic-Components.git,2019-06-06 10:06:40+00:00,Solutions for the lab assignments 2 and 3 for the course in Accelerating Systems with Programmable Logic Components 1DT109.,0,Tsao94/Accelerating-Systems-with-Programmable-Logic-Components,190560111,Verilog,Accelerating-Systems-with-Programmable-Logic-Components,1660,0,2019-06-07 07:58:33+00:00,[],None
364,https://github.com/juw013/Lab4.git,2019-06-05 05:26:35+00:00,,0,juw013/Lab4,190331157,Verilog,Lab4,575,0,2019-06-05 05:29:50+00:00,[],None
365,https://github.com/PedroSarment/Calculadora-.git,2019-06-07 13:41:23+00:00,Calculadora feita para FPGA em VeriLog,0,PedroSarment/Calculadora-,190749898,Verilog,Calculadora-,20430,0,2019-06-07 13:43:16+00:00,[],None
366,https://github.com/JihadElhofy/AES_FAST_RATE_IP.git,2019-06-04 13:37:55+00:00,,0,JihadElhofy/AES_FAST_RATE_IP,190208894,Verilog,AES_FAST_RATE_IP,9,0,2019-06-04 13:38:29+00:00,[],None
367,https://github.com/SunLibo33/Cache.git,2019-06-08 05:43:44+00:00,CacheRTL,0,SunLibo33/Cache,190850293,Verilog,Cache,348396,0,2019-06-27 11:56:47+00:00,[],None
368,https://github.com/blcxgreat/Game-console.git,2019-05-20 02:29:56+00:00,Advanced Digital Circuits And Systems Final Project,0,blcxgreat/Game-console,187554809,Verilog,Game-console,21320,0,2022-02-03 07:12:48+00:00,[],None
369,https://github.com/edge2992/CLD.git,2019-05-29 05:40:32+00:00,Pipeline Processors implemented by verilog,0,edge2992/CLD,189157580,Verilog,CLD,173,0,2022-10-04 01:01:07+00:00,[],None
370,https://github.com/TKIMT/Verilog.git,2019-05-26 07:10:19+00:00,,0,TKIMT/Verilog,188651343,Verilog,Verilog,7,0,2019-06-03 10:33:15+00:00,[],None
371,https://github.com/SoorajKumar35/Apple-2-Plus.git,2019-05-27 08:34:28+00:00,This repository contains a system verilog and C (for the NIOS 2e) implementation of an Apple 2 plus system.,0,SoorajKumar35/Apple-2-Plus,188804192,Verilog,Apple-2-Plus,26696,0,2019-05-27 08:50:15+00:00,[],None
372,https://github.com/gokulvgopal/Prime-Prediction.git,2019-05-07 00:40:47+00:00,A FPGA Game where user scores a point when he correctly predicts the random prime number generated by the FPGA board. Game difficulty increases as the user scores.,0,gokulvgopal/Prime-Prediction,185292181,Verilog,Prime-Prediction,29103,0,2019-05-08 05:41:01+00:00,[],None
373,https://github.com/d347h4ck/ABC.git,2019-05-11 05:08:24+00:00,diplom,0,d347h4ck/ABC,186090342,Verilog,ABC,3,0,2019-05-11 05:09:31+00:00,[],None
374,https://github.com/khans218/ECE241-Final-Project.git,2019-05-14 05:20:43+00:00,This is a simple paint program made in verilog for my digital systems course at the University of Toronto,0,khans218/ECE241-Final-Project,186549870,Verilog,ECE241-Final-Project,11285,0,2019-05-14 05:43:46+00:00,[],None
375,https://github.com/PiotrMekal/divider_verilog.git,2019-05-14 08:40:41+00:00,,1,PiotrMekal/divider_verilog,186581120,Verilog,divider_verilog,336,0,2019-05-14 08:54:13+00:00,[],None
376,https://github.com/Manoj-97/Vending-Machine.git,2019-05-14 18:32:03+00:00,A Vending Machine was designed that can dispense 5 different types of chocolates of different prices and return change. Implemented on an FPGA.,0,Manoj-97/Vending-Machine,186678735,Verilog,Vending-Machine,18,0,2019-05-14 18:42:10+00:00,"['verilog', 'embedded-systems', 'fpga']",https://api.github.com/licenses/gpl-3.0
377,https://github.com/williamtbui/xd.git,2019-05-18 05:07:49+00:00,,0,williamtbui/xd,187316790,Verilog,xd,8,0,2019-05-18 06:07:30+00:00,[],None
378,https://github.com/JeckSmit/i8058.git,2019-05-13 11:48:26+00:00,Verilog project of intel 8058 microprocessor,0,JeckSmit/i8058,186409312,Verilog,i8058,136,0,2019-05-13 11:55:02+00:00,[],None
379,https://github.com/JeckSmit/MOS6502-microprocessor.git,2019-05-13 11:52:34+00:00,verilog project of MOS6502 microprocessor,1,JeckSmit/MOS6502-microprocessor,186409916,Verilog,MOS6502-microprocessor,234,0,2019-05-13 12:12:04+00:00,[],None
380,https://github.com/gowrijsuria/verilog_EHD.git,2019-05-08 13:07:24+00:00,Verilog codes,0,gowrijsuria/verilog_EHD,185607920,Verilog,verilog_EHD,579,0,2021-01-19 18:52:21+00:00,[],None
381,https://github.com/pranjaliparse/Verilog-Codes---Computer-Architecture.git,2019-05-09 10:00:39+00:00,,0,pranjaliparse/Verilog-Codes---Computer-Architecture,185773947,Verilog,Verilog-Codes---Computer-Architecture,426,0,2019-05-09 10:02:04+00:00,[],None
382,https://github.com/jeydudee/SoC-Chip-Specification.git,2019-05-09 12:02:10+00:00,Embedded Microcontroller within FPGA Xilinx Project,0,jeydudee/SoC-Chip-Specification,185790751,Verilog,SoC-Chip-Specification,3005,0,2019-05-13 08:14:46+00:00,[],None
383,https://github.com/Fishonground/ElCircuitry.git,2019-05-23 09:25:24+00:00,Лабораторная работа №2 по Схемотехнике,0,Fishonground/ElCircuitry,188202742,Verilog,ElCircuitry,1,0,2019-05-23 10:15:28+00:00,[],None
384,https://github.com/lucashca/FPGA_GENIUS.git,2019-05-19 14:51:10+00:00,,0,lucashca/FPGA_GENIUS,187489934,Verilog,FPGA_GENIUS,1208,0,2019-05-19 14:54:11+00:00,[],None
385,https://github.com/helix-osu-firmware/dnpcie_aurora_v2.git,2019-05-20 16:19:12+00:00,core Aurora firmware for the Dini PCIe board (16->32/32->16),0,helix-osu-firmware/dnpcie_aurora_v2,187675462,Verilog,dnpcie_aurora_v2,1649,0,2022-06-03 20:12:43+00:00,[],None
386,https://github.com/Akbar30Bill/CA_CA4.git,2019-05-20 13:36:38+00:00,,0,Akbar30Bill/CA_CA4,187647335,Verilog,CA_CA4,27,0,2019-07-28 15:43:00+00:00,[],None
387,https://github.com/JorisPellereau/Verilog.git,2019-05-07 09:47:39+00:00,Verilog codes,0,JorisPellereau/Verilog,185372843,Verilog,Verilog,746,0,2021-12-10 19:19:54+00:00,[],None
388,https://github.com/PiotrMekal/rs_232_verilog.git,2019-05-14 08:49:51+00:00,,0,PiotrMekal/rs_232_verilog,186582929,Verilog,rs_232_verilog,18138,0,2019-05-14 08:56:35+00:00,[],None
389,https://github.com/akkakak/32Bit_MIPS.git,2019-05-11 20:38:42+00:00,32 Bit MIPS in verilog,0,akkakak/32Bit_MIPS,186179296,Verilog,32Bit_MIPS,6951,0,2019-06-08 17:54:11+00:00,[],None
390,https://github.com/EthanLiao/Pipelined-CPU.git,2019-05-12 01:40:40+00:00,Single cycle and pipeline CPU,0,EthanLiao/Pipelined-CPU,186198947,Verilog,Pipelined-CPU,3025,0,2020-04-23 16:43:34+00:00,[],None
391,https://github.com/pvargasj/Proyecto1Digitales2.git,2019-05-13 19:58:55+00:00,,0,pvargasj/Proyecto1Digitales2,186486707,Verilog,Proyecto1Digitales2,1410,0,2019-07-05 20:28:04+00:00,[],None
392,https://github.com/ryuurioncode/avalon-like-bus.git,2019-05-15 17:59:55+00:00,,0,ryuurioncode/avalon-like-bus,186878241,Verilog,avalon-like-bus,7,0,2019-05-15 18:01:56+00:00,[],None
393,https://github.com/lsmanoel/vhdl.git,2019-05-19 02:07:20+00:00,,0,lsmanoel/vhdl,187423782,Verilog,vhdl,36128,0,2019-05-29 19:43:58+00:00,[],None
394,https://github.com/haoheliu/courseProject_ComputerArchitecture.git,2019-05-18 09:33:34+00:00,NWPU computer architecture course project,0,haoheliu/courseProject_ComputerArchitecture,187339479,Verilog,courseProject_ComputerArchitecture,2026,0,2019-10-05 13:19:50+00:00,[],None
395,https://github.com/RichDeFano/Computer-Architecture.git,2019-05-19 23:48:44+00:00,SISC computer project from the class Computer Architecture and Organization,0,RichDeFano/Computer-Architecture,187539957,Verilog,Computer-Architecture,3454,0,2019-10-08 03:10:30+00:00,[],None
396,https://github.com/aayushg97/Computer-Architecture.git,2019-05-25 03:43:28+00:00,Designing computer architecture using verilog,0,aayushg97/Computer-Architecture,188517059,Verilog,Computer-Architecture,367,0,2019-06-14 12:02:04+00:00,[],None
397,https://github.com/niudai/COD-Labs.git,2019-05-23 06:48:25+00:00,My code lab codes. I will finally build a CPU!,0,niudai/COD-Labs,188177478,Verilog,COD-Labs,96,0,2019-06-01 01:23:07+00:00,[],None
398,https://github.com/syednayl/R-V-Processor.git,2019-05-18 18:54:33+00:00,"A 5 Stage Pipelined RISC-V processor, works for all instruction sets within the RISC-V set. Includes a testbench for testing purposes. Programmed using Verilog. ",0,syednayl/R-V-Processor,187394607,Verilog,R-V-Processor,38,0,2019-05-18 18:58:44+00:00,[],None
399,https://github.com/shakur48/Arcade-Game-Files.git,2019-06-01 01:19:26+00:00,These are the game files for a game that was designed to be a vertical scrolling space themed game,0,shakur48/Arcade-Game-Files,189676690,Verilog,Arcade-Game-Files,17,0,2019-06-01 01:27:56+00:00,[],None
400,https://github.com/koooko/vhdl_pid_robot.git,2019-06-02 13:43:34+00:00,Balancing robot which is regulated by PID described in VHDL/Altera Nios II C.  Structure is implemented on MAX10,0,koooko/vhdl_pid_robot,189851468,Verilog,vhdl_pid_robot,87908,0,2019-06-04 20:03:39+00:00,[],None
401,https://github.com/rjlv2/DE0-transmission-protocol.git,2019-05-26 17:33:24+00:00,4th year project stuff,0,rjlv2/DE0-transmission-protocol,188712917,Verilog,DE0-transmission-protocol,2989,0,2019-05-26 17:35:12+00:00,[],None
402,https://github.com/borisgarcia/Proyecto_Snake.git,2019-05-28 00:21:44+00:00,,0,borisgarcia/Proyecto_Snake,188924944,Verilog,Proyecto_Snake,625,0,2019-05-28 00:23:17+00:00,[],None
403,https://github.com/JihadElhofy/AES_SMALL.git,2019-06-04 13:38:44+00:00,,0,JihadElhofy/AES_SMALL,190209070,Verilog,AES_SMALL,13,0,2019-06-04 13:39:31+00:00,[],None
404,https://github.com/ayan7926/RC.git,2019-06-08 15:01:07+00:00,IIEST_CST_8TH_SEMESTER_RC_LAB_VERILOG,0,ayan7926/RC,190900949,Verilog,RC,17,0,2019-06-08 15:24:24+00:00,[],None
405,https://github.com/tai/hdl-samples.git,2019-06-09 08:31:42+00:00,,0,tai/hdl-samples,190982343,Verilog,hdl-samples,34,0,2020-03-31 15:29:47+00:00,[],None
406,https://github.com/MannarAmuthan/32-Bit-Arithmetic-Logic-Unit-Design.git,2019-06-09 09:55:56+00:00,A Verilog code for 32 bit ALU which operates in 7 modes and TestBench code,0,MannarAmuthan/32-Bit-Arithmetic-Logic-Unit-Design,190990066,Verilog,32-Bit-Arithmetic-Logic-Unit-Design,57,0,2019-06-09 10:08:25+00:00,[],None
407,https://github.com/abpwrs/ece-3350-sp19.git,2019-05-08 18:47:25+00:00,Computer Architecture Project,1,abpwrs/ece-3350-sp19,185662042,Verilog,ece-3350-sp19,10621,0,2019-12-10 05:18:41+00:00,"['verilog', 'computer-architecture']",None
408,https://github.com/amazingabc/user-logic.git,2019-05-09 13:17:05+00:00,,0,amazingabc/user-logic,185802391,Verilog,user-logic,6,0,2019-05-09 13:32:13+00:00,[],None
409,https://github.com/ChandrikaPattnaik/A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1.git,2019-05-06 19:27:48+00:00,,0,ChandrikaPattnaik/A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1,185258751,Verilog,A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1,46,0,2019-05-07 00:28:38+00:00,[],None
410,https://github.com/vitorquezada/pj-sist-embarcados-2019.git,2019-05-07 22:17:19+00:00,,0,vitorquezada/pj-sist-embarcados-2019,185485680,Verilog,pj-sist-embarcados-2019,12186,0,2019-07-11 01:04:10+00:00,[],None
411,https://github.com/ayush12d/check_2.git,2019-05-08 17:04:33+00:00,,0,ayush12d/check_2,185647768,Verilog,check_2,0,0,2019-05-08 17:15:45+00:00,[],None
412,https://github.com/fundou1081/verilog.git,2019-05-15 10:34:01+00:00,,0,fundou1081/verilog,186804799,Verilog,verilog,9,0,2019-05-15 10:35:49+00:00,[],None
413,https://github.com/plunify/InTime-Vivado.git,2019-05-15 07:51:45+00:00,Useful scripts to run and configure InTime with the Xilinx Vivado tools. ,0,plunify/InTime-Vivado,186776878,Verilog,InTime-Vivado,183,0,2021-09-06 08:08:55+00:00,"['xilinx', 'vivado', 'fpga', 'timing-closure', 'optimization-tools']",None
414,https://github.com/kitman98/RPN-Calculator-ELEN30010.git,2019-05-16 08:05:58+00:00,Project for ELEN30010,0,kitman98/RPN-Calculator-ELEN30010,186981705,Verilog,RPN-Calculator-ELEN30010,12665,0,2019-06-09 11:07:45+00:00,[],None
415,https://github.com/harris-mohamed/Project-LD.git,2019-05-16 20:08:37+00:00,"Dynamic, real-time 2D motion tracker completed for ECE 385 final project.",0,harris-mohamed/Project-LD,187094460,Verilog,Project-LD,39525,0,2020-08-13 03:47:34+00:00,[],None
416,https://github.com/frentester/Hello-World.git,2019-05-22 07:23:27+00:00,,0,frentester/Hello-World,187985273,Verilog,Hello-World,2,0,2019-05-22 09:55:41+00:00,[],None
417,https://github.com/mohsenfayyaz/MIPS_pipeline.git,2019-05-23 12:36:12+00:00,,0,mohsenfayyaz/MIPS_pipeline,188231048,Verilog,MIPS_pipeline,210,0,2020-01-13 13:17:43+00:00,"['verilog-hdl', 'mips-architecture', 'mips-processor', 'pipeline-processor']",None
418,https://github.com/Diyarmo/Pipeline.git,2019-05-22 13:31:59+00:00,an implementation of a pipelined MIPS processor featuring hazard detection as well as forwarding,0,Diyarmo/Pipeline,188045184,Verilog,Pipeline,25,0,2019-06-13 19:23:04+00:00,[],None
419,https://github.com/tyc105u/2018_Verilog.git,2019-05-21 11:09:13+00:00,,0,tyc105u/2018_Verilog,187821090,Verilog,2018_Verilog,429,0,2019-05-21 11:10:46+00:00,[],None
420,https://github.com/nganinho/uart_ip.git,2019-05-22 10:01:55+00:00,,0,nganinho/uart_ip,188012245,Verilog,uart_ip,49,0,2019-05-24 19:36:39+00:00,[],None
421,https://github.com/abrutech/system-bus.git,2019-05-31 12:50:45+00:00,A serial bus built to satisfy the requirements of Advanced digital systems module. It is implemented in verilog HDL and can support up to 12 masters with 3 priority levels and 8 slaves. An external communication interface has been implemented with automatic baud rate detection via handshaking.,0,abrutech/system-bus,189593190,Verilog,system-bus,832,0,2020-10-22 19:27:38+00:00,[],None
422,https://github.com/xinghuaman/xc2c256-cpld-cape-for-the-beaglebone.git,2019-05-29 20:05:39+00:00,Automatically exported from code.google.com/p/xc2c256-cpld-cape-for-the-beaglebone,0,xinghuaman/xc2c256-cpld-cape-for-the-beaglebone,189290645,Verilog,xc2c256-cpld-cape-for-the-beaglebone,4115,0,2020-08-17 12:07:01+00:00,[],None
423,https://github.com/NEWxGAME/PSESI.git,2019-05-27 09:50:16+00:00,source rocket chip,0,NEWxGAME/PSESI,188816917,Verilog,PSESI,6,0,2019-05-27 09:53:37+00:00,[],None
424,https://github.com/wkohlenberg/FFNN.git,2019-06-08 18:16:16+00:00,FFNN in a FPGA,0,wkohlenberg/FFNN,190920696,Verilog,FFNN,6044,0,2019-06-13 11:48:38+00:00,[],None
425,https://github.com/yjbong/hdl_practice.git,2019-05-22 23:16:31+00:00,2019-1 컴퓨터과학기술특론,0,yjbong/hdl_practice,188126304,Verilog,hdl_practice,2061,0,2021-06-02 18:06:18+00:00,[],None
426,https://github.com/LuisDev99/prueba2.git,2019-05-24 00:42:46+00:00,,0,LuisDev99/prueba2,188326509,Verilog,prueba2,1,0,2019-05-24 00:44:08+00:00,[],None
427,https://github.com/7smd7/MIPS-Pipeline.git,2019-05-25 01:05:24+00:00,"pipeline verilog, The final project of computer architect",0,7smd7/MIPS-Pipeline,188505121,Verilog,MIPS-Pipeline,3368,0,2019-07-04 11:59:18+00:00,[],None
428,https://github.com/cesar21456/ESTEFANO-HUIRTELE.git,2019-05-26 02:57:44+00:00,,0,cesar21456/ESTEFANO-HUIRTELE,188633768,Verilog,ESTEFANO-HUIRTELE,728,0,2019-07-06 03:15:19+00:00,[],None
429,https://github.com/ferdiakdogan/pinball-game.git,2019-06-09 23:47:35+00:00,,0,ferdiakdogan/pinball-game,191067028,Verilog,pinball-game,13156,0,2019-06-09 23:51:17+00:00,[],None
430,https://github.com/sykwer/sound_poyo.git,2019-05-26 05:47:59+00:00,Record and Play Sound,0,sykwer/sound_poyo,188645214,Verilog,sound_poyo,24,0,2019-05-31 05:19:05+00:00,[],None
431,https://github.com/pawel-antoniuk/mors.git,2019-05-27 00:56:39+00:00,,0,pawel-antoniuk/mors,188747747,Verilog,mors,7582,0,2019-05-27 00:59:23+00:00,[],None
432,https://github.com/ylwang68/riscv.git,2019-05-22 09:38:13+00:00,,0,ylwang68/riscv,188008116,Verilog,riscv,18,0,2019-05-22 09:53:39+00:00,[],None
433,https://github.com/XuezhiTeng/UVM_Based_Verif_of_XGMACCORE.git,2019-05-23 01:00:14+00:00,,0,XuezhiTeng/UVM_Based_Verif_of_XGMACCORE,188135751,Verilog,UVM_Based_Verif_of_XGMACCORE,18474,0,2019-05-23 01:00:48+00:00,[],None
434,https://github.com/JeckSmit/i8031.git,2019-05-13 11:41:55+00:00,Verilog project of intel 8031 microprocessor,0,JeckSmit/i8031,186408356,Verilog,i8031,378,0,2019-05-13 11:54:35+00:00,[],None
435,https://github.com/GAYATHRI101/FIFO.git,2019-05-08 16:16:41+00:00,FIFO VERIFICATION USING UVM,0,GAYATHRI101/FIFO,185641130,Verilog,FIFO,2,0,2019-05-08 16:29:09+00:00,[],None
436,https://github.com/jrs322/Processor.git,2019-05-09 23:18:45+00:00,,0,jrs322/Processor,185884641,Verilog,Processor,6,0,2019-05-10 03:03:23+00:00,[],None
437,https://github.com/youssefwally/passant.git,2019-05-14 19:51:57+00:00,An entrance person counter that automatically changes the AC accordingly  ,0,youssefwally/passant,186690248,Verilog,passant,4,0,2019-05-14 20:02:45+00:00,[],None
438,https://github.com/MarziehAhmadiNa/Compute-architecture-lab-project.git,2019-05-23 14:44:23+00:00,Image edge detection,0,MarziehAhmadiNa/Compute-architecture-lab-project,188253125,Verilog,Compute-architecture-lab-project,24,0,2022-02-10 18:01:29+00:00,[],None
439,https://github.com/ChandrikaPattnaik/Sequence-Detector.git,2019-05-06 23:31:04+00:00,We create a Digital Circuit that detects a sequence of 01101,0,ChandrikaPattnaik/Sequence-Detector,185286207,Verilog,Sequence-Detector,3282,0,2019-05-06 23:39:04+00:00,[],None
440,https://github.com/LHN0428/QII.git,2019-05-06 09:21:21+00:00,在QII的一些练习代码,0,LHN0428/QII,185164466,Verilog,QII,227,0,2020-03-20 11:27:51+00:00,[],None
441,https://github.com/gurwindersinghchahan/CSC137---CSUS.git,2019-05-24 07:31:25+00:00,Spring 2019,0,gurwindersinghchahan/CSC137---CSUS,188374758,Verilog,CSC137---CSUS,383,0,2019-05-24 07:36:20+00:00,[],None
442,https://github.com/HaoguangYang/DynamiCore.git,2019-06-07 03:01:10+00:00,FPGA-Accelerated Math for Robotics Applications,1,HaoguangYang/DynamiCore,190680822,Verilog,DynamiCore,25,0,2023-05-15 03:46:01+00:00,[],https://api.github.com/licenses/gpl-3.0
443,https://github.com/Hilx/regalign.git,2019-06-07 12:19:27+00:00,,0,Hilx/regalign,190738732,Verilog,regalign,118,0,2019-06-13 14:10:19+00:00,[],None
444,https://github.com/satake0916/le3-hw.git,2019-06-09 07:29:04+00:00,,0,satake0916/le3-hw,190976965,Verilog,le3-hw,730,0,2019-06-09 07:38:30+00:00,[],None
445,https://github.com/veenanitk/Alarm-Clock.git,2019-05-31 09:51:02+00:00,,0,veenanitk/Alarm-Clock,189570646,Verilog,Alarm-Clock,4,0,2019-07-23 16:35:06+00:00,[],None
446,https://github.com/Cesartarantula/Digitales2I2019.git,2019-05-29 17:15:36+00:00,,1,Cesartarantula/Digitales2I2019,189268108,Verilog,Digitales2I2019,36,0,2019-06-12 20:52:36+00:00,[],None
447,https://github.com/zhanghang0194/zh-personal-show.git,2019-06-03 08:59:21+00:00,,0,zhanghang0194/zh-personal-show,189970465,Verilog,zh-personal-show,2434,0,2022-10-09 09:11:09+00:00,[],None
448,https://github.com/sparkersdigital/AES_FAST_RATE_IP.git,2019-05-26 17:14:10+00:00,,1,sparkersdigital/AES_FAST_RATE_IP,188711235,Verilog,AES_FAST_RATE_IP,9,0,2019-05-26 17:14:22+00:00,[],None
449,https://github.com/kolbik/xc2v1000.git,2019-05-26 13:09:02+00:00,Virtex II Evalution Board,0,kolbik/xc2v1000,188684383,Verilog,xc2v1000,147,0,2019-05-26 20:03:41+00:00,[],None
450,https://github.com/chasedjones88/Advanced-Computer-Architecture.git,2019-05-10 19:03:34+00:00,Processor created in verilog for CSC 142 (Advanced Computer Architecture) at CSUS,0,chasedjones88/Advanced-Computer-Architecture,186040744,Verilog,Advanced-Computer-Architecture,4220,0,2019-05-10 19:13:47+00:00,[],None
451,https://github.com/mhadih/computerArchitectureCA3.git,2019-05-12 07:59:48+00:00,,0,mhadih/computerArchitectureCA3,186227431,Verilog,computerArchitectureCA3,51,0,2019-05-13 17:42:25+00:00,[],None
452,https://github.com/AdarshKC/Swithcing_Theory_CS226.git,2019-05-17 06:25:49+00:00,This repository contains all the assignments i did so far in my Switcjing Theory Lab during the whole semester.,0,AdarshKC/Swithcing_Theory_CS226,187158940,Verilog,Swithcing_Theory_CS226,54513,0,2020-01-05 10:34:39+00:00,[],None
453,https://github.com/oparace/SingleCycle-RISC-V-CPU.git,2019-05-16 18:33:32+00:00,,0,oparace/SingleCycle-RISC-V-CPU,187081853,Verilog,SingleCycle-RISC-V-CPU,9,0,2019-05-16 18:51:53+00:00,[],None
454,https://github.com/jph83405/FPGAStuff.git,2019-05-08 00:43:37+00:00,Random FPGA stuff,0,jph83405/FPGAStuff,185499293,Verilog,FPGAStuff,1154,0,2020-03-24 06:32:21+00:00,[],None
455,https://github.com/KrishnaSolo/MarathonGameTrainer.git,2019-05-18 00:48:33+00:00,Fitness Trainer  on FPGA using accelerometer to detect to running and doging and pule sensor to see vital sign activity.,0,KrishnaSolo/MarathonGameTrainer,187297937,Verilog,MarathonGameTrainer,13,0,2020-04-09 15:10:29+00:00,[],None
456,https://github.com/ucsd-cse-140l-ltsaur/lab4.git,2019-05-18 21:12:23+00:00,,0,ucsd-cse-140l-ltsaur/lab4,187405820,Verilog,lab4,20,0,2019-05-18 21:14:16+00:00,[],None
457,https://github.com/greenburg/USBtoMIPI.git,2019-05-23 05:02:33+00:00,,0,greenburg/USBtoMIPI,188164564,Verilog,USBtoMIPI,4374,0,2019-05-23 05:03:29+00:00,[],None
458,https://github.com/zsylov/iic.git,2019-05-20 23:49:07+00:00,,0,zsylov/iic,187728894,Verilog,iic,44398,0,2019-05-22 14:00:48+00:00,[],None
459,https://github.com/lbytony/MIPS32-MultiCycle-CPU.git,2019-05-24 15:51:34+00:00,,0,lbytony/MIPS32-MultiCycle-CPU,188449612,Verilog,MIPS32-MultiCycle-CPU,426,0,2023-01-28 16:11:05+00:00,[],None
460,https://github.com/sroy729/UART.git,2019-06-01 18:47:21+00:00,verilog code for UART,0,sroy729/UART,189767145,Verilog,UART,8,0,2020-04-29 15:39:17+00:00,[],None
461,https://github.com/hungx92/UART-SoC-chipspec.git,2019-06-10 22:58:01+00:00,UART protocol utilizing Nexys4 DDR FPGA and an 16-bit emulator processor of the 8-bit PicoBlaze processor.  ,0,hungx92/UART-SoC-chipspec,191256939,Verilog,UART-SoC-chipspec,24,0,2019-06-10 23:10:11+00:00,[],None
462,https://github.com/lucassgomes/TP2OCI.git,2019-06-04 13:45:13+00:00,,0,lucassgomes/TP2OCI,190210255,Verilog,TP2OCI,622,0,2019-06-04 13:47:11+00:00,[],None
463,https://github.com/dl1211/duanlei.git,2019-06-04 08:13:47+00:00,,0,dl1211/duanlei,190158525,Verilog,duanlei,5,0,2019-06-04 08:29:29+00:00,[],None
464,https://github.com/chozhankothandan/Displaying-the-contents-of-Data-and-Instruction-memory-on-Xilinx-FPGA-board.git,2019-06-06 16:51:02+00:00,The main objective of this project is to simulate ARMv3 processor with memory mapped Input and Output instruction. The status of DIP switches is read and it is given to LED output in FPGA board. Keil μVision4 is used to simulate the Assembly language and the functionality is verified. Then it is converted into HEX code and it is used in Verilog file(Lab1.v).then the Behavioral simulation and synthesis is done and the warnings were cleared. The bit stream is generated and then it is programmed into FPGA and the hardware outputs were verified.,0,chozhankothandan/Displaying-the-contents-of-Data-and-Instruction-memory-on-Xilinx-FPGA-board,190617356,Verilog,Displaying-the-contents-of-Data-and-Instruction-memory-on-Xilinx-FPGA-board,4,0,2019-06-06 17:29:21+00:00,[],None
465,https://github.com/tasnime0/sequence-detector.git,2019-05-26 15:56:30+00:00,,0,tasnime0/sequence-detector,188703376,Verilog,sequence-detector,2,0,2019-05-26 15:57:21+00:00,[],None
466,https://github.com/surya2191997/Computer-Architecture.git,2019-05-27 05:16:56+00:00,COA Lab code,0,surya2191997/Computer-Architecture,188775284,Verilog,Computer-Architecture,70,0,2019-05-27 05:26:14+00:00,[],None
467,https://github.com/hanjjm/Logic-Design.git,2019-05-13 14:14:56+00:00,,0,hanjjm/Logic-Design,186433670,Verilog,Logic-Design,2,0,2019-05-13 14:16:16+00:00,[],None
468,https://github.com/MitchellEK/LEGv8-Processor.git,2019-05-09 23:50:26+00:00,LEGv8 Processor that was designed for our Computer Architecture Course,0,MitchellEK/LEGv8-Processor,185887308,Verilog,LEGv8-Processor,8,0,2019-05-09 23:52:15+00:00,[],None
469,https://github.com/RainMoon00/CSCB58-Project.git,2019-05-10 11:20:02+00:00,,0,RainMoon00/CSCB58-Project,185975665,Verilog,CSCB58-Project,188,0,2019-05-10 11:20:04+00:00,[],None
470,https://github.com/nobotro/my-created-fpga-verilog-samples.git,2019-05-26 20:39:31+00:00,my created fpga verilog samples.,0,nobotro/my-created-fpga-verilog-samples,188729502,Verilog,my-created-fpga-verilog-samples,4542,0,2021-09-18 06:01:16+00:00,"['fpga', 'verilog', 'verilog-programs', 'verilog-samples', 'altera-fpga']",None
471,https://github.com/sparkersdigital/AES_SMALL.git,2019-05-26 17:07:49+00:00,,0,sparkersdigital/AES_SMALL,188710662,Verilog,AES_SMALL,17,0,2019-05-26 17:08:39+00:00,[],None
472,https://github.com/leonardorodriguesds/uniciclo_legv8.git,2019-05-24 21:55:54+00:00,Projeto UNICICLO LEGv8 - OAC 2019/01,0,leonardorodriguesds/uniciclo_legv8,188491904,Verilog,uniciclo_legv8,88,0,2019-06-07 22:11:51+00:00,[],None
473,https://github.com/pawankachhap/verilog.git,2019-05-27 08:11:43+00:00,verilog modules and test benches for digital circuits.,0,pawankachhap/verilog,188800367,Verilog,verilog,606,0,2020-12-08 05:22:13+00:00,[],None
474,https://github.com/MarcinGrzeszczak/czajnik.git,2019-05-28 19:30:19+00:00,fpga project,0,MarcinGrzeszczak/czajnik,189090716,Verilog,czajnik,69,0,2020-03-14 17:37:00+00:00,[],None
475,https://github.com/Smawllie/Verilog.git,2019-05-28 18:08:00+00:00,For UTSC CSCB58 ,0,Smawllie/Verilog,189079106,Verilog,Verilog,14,0,2019-06-25 17:39:45+00:00,[],None
476,https://github.com/james2cheng/testwork.git,2019-05-30 13:12:00+00:00,first trial,0,james2cheng/testwork,189416354,Verilog,testwork,18,0,2019-06-14 00:29:16+00:00,[],None
477,https://github.com/cisspbru/fpga.git,2019-06-02 15:29:13+00:00,,0,cisspbru/fpga,189863404,Verilog,fpga,17,0,2019-06-04 15:15:04+00:00,[],None
478,https://github.com/jose9706/ProyectoMicros.git,2019-06-03 23:23:11+00:00,,0,jose9706/ProyectoMicros,190095821,Verilog,ProyectoMicros,2887,0,2019-07-14 05:06:54+00:00,[],None
479,https://github.com/cs15xqo/Lab4.git,2019-06-04 03:21:18+00:00,,0,cs15xqo/Lab4,190121578,Verilog,Lab4,45,0,2019-06-04 03:38:36+00:00,[],None
480,https://github.com/grantmorfitt/Schooley-Morfitt-Computer-Architecture-Summer-2019.git,2019-06-05 17:17:30+00:00,Included in this repository will be all of the files required for our processor. The processor is currently unnamed and this description will be updated further on in the course. ,0,grantmorfitt/Schooley-Morfitt-Computer-Architecture-Summer-2019,190437269,Verilog,Schooley-Morfitt-Computer-Architecture-Summer-2019,53,0,2019-08-05 01:26:04+00:00,[],None
481,https://github.com/qinyusheng/CPU.git,2019-06-05 04:34:28+00:00,数电课程大作业,0,qinyusheng/CPU,190326361,Verilog,CPU,4786,0,2019-06-21 06:21:06+00:00,[],None
482,https://github.com/zcjsz/StudyVerilog.git,2019-06-04 13:57:16+00:00,,0,zcjsz/StudyVerilog,190212364,Verilog,StudyVerilog,225,0,2019-06-16 15:36:29+00:00,[],None
483,https://github.com/iamdotasb/sd_loop.git,2019-06-07 14:50:34+00:00,SD card loop prj by FPGA,0,iamdotasb/sd_loop,190760846,Verilog,sd_loop,14,0,2019-06-07 14:54:18+00:00,[],None
484,https://github.com/ViniciusTei/caminho-de-dados-mips.git,2019-06-06 16:08:23+00:00,TP2 OC1 Universidade Federal de Viçosa - campus Florestal,0,ViniciusTei/caminho-de-dados-mips,190611344,Verilog,caminho-de-dados-mips,32,0,2019-06-06 16:08:32+00:00,[],None
485,https://github.com/gabuvns/processadorarm.git,2019-06-10 14:16:08+00:00,Processador ArmV8 Primeira geração,1,gabuvns/processadorarm,191181572,Verilog,processadorarm,50002,0,2019-07-31 14:41:43+00:00,[],None
486,https://github.com/ShreyaKilledar/Verilog-small-projects.git,2019-05-06 16:25:38+00:00,Small individual projects in Verilog,0,ShreyaKilledar/Verilog-small-projects,185232913,Verilog,Verilog-small-projects,1,0,2019-05-06 16:29:01+00:00,[],None
487,https://github.com/FPGA1988/My_FPGA.git,2019-05-06 11:31:48+00:00,My FPGA resource,0,FPGA1988/My_FPGA,185183844,Verilog,My_FPGA,3,0,2019-05-29 10:55:47+00:00,[],None
488,https://github.com/vigneshrad/MESI_ISC_VERIFICATION.git,2019-05-08 07:06:32+00:00,,0,vigneshrad/MESI_ISC_VERIFICATION,185551370,Verilog,MESI_ISC_VERIFICATION,6943,0,2019-05-08 07:09:42+00:00,[],None
489,https://github.com/Joe-perfect/learngit.git,2019-05-06 05:03:13+00:00,,0,Joe-perfect/learngit,185126605,Verilog,learngit,25,0,2019-05-06 05:06:36+00:00,[],None
490,https://github.com/harrynguyen905/test_verilog_project.git,2019-05-14 06:53:20+00:00,,0,harrynguyen905/test_verilog_project,186562721,Verilog,test_verilog_project,1,0,2019-06-10 05:25:17+00:00,[],None
491,https://github.com/AmyLin0210/2019_computer-organization.git,2019-05-17 03:24:03+00:00,,0,AmyLin0210/2019_computer-organization,187139810,Verilog,2019_computer-organization,1896,0,2019-05-17 16:36:35+00:00,[],None
492,https://github.com/vrajashkr/Matrix-Multiplier-HDL.git,2019-05-21 09:03:46+00:00,A matrix multiplier combinational circuit HDL in Verilog,0,vrajashkr/Matrix-Multiplier-HDL,187801259,Verilog,Matrix-Multiplier-HDL,802,0,2019-06-11 09:28:00+00:00,[],None
493,https://github.com/Adon6/CPU54_multicycle_nonpipelined.git,2019-06-04 11:06:42+00:00,homework for principles of computer composition,0,Adon6/CPU54_multicycle_nonpipelined,190185098,Verilog,CPU54_multicycle_nonpipelined,17,0,2024-03-17 03:33:52+00:00,[],None
494,https://github.com/wwxn/FFT-Test.git,2019-06-08 02:00:59+00:00,,0,wwxn/FFT-Test,190834456,Verilog,FFT-Test,292,0,2019-06-08 02:10:58+00:00,[],None
495,https://github.com/wwxn/Usart-Receive.git,2019-06-08 00:38:37+00:00,,0,wwxn/Usart-Receive,190828648,Verilog,Usart-Receive,28,0,2019-06-08 00:45:38+00:00,[],None
496,https://github.com/leehmaciel/ihs.git,2019-05-10 18:07:35+00:00,,0,leehmaciel/ihs,186034063,Verilog,ihs,25155,0,2019-05-10 18:10:09+00:00,[],None
497,https://github.com/alexpro1987/Verilog.git,2019-06-01 22:32:38+00:00,Projects in Verilog based on Ripple Counter. Implemented sequence generator and pattern recognizer,2,alexpro1987/Verilog,189783119,Verilog,Verilog,1,0,2022-07-18 10:35:02+00:00,[],None
498,https://github.com/ChandrikaPattnaik/Vending-Machine.git,2019-05-07 00:02:21+00:00,"A  soda  vending  machine  that  can  deliver  three  kinds  of  soda, A, B and C (having same costs - 70 cents). It has  four  coin  slots,  one each  for nickel (N = 5c), dime (I = 10c), quarter (Q = 25c) and dollar (D = 100c). Coins are inserted into the machine one at a time in any order. The machine should take coins until 70 cents or more has been  put  in.  When  this  occurs,  the  machine  should  wait  for  the choice  of  the  soda A, B or C. After the choice is made, the machine is ready for vending.The  machine  should  indicate  vending  by  turning  on  one  of  the lines A_O, B_O or C_O for  1 second.  During  this  time  the  machine  cannot  accept  any  coins.  After  1  second,  the machine  is ready to accept coins again. The machine does not return any change. The machine should operate  with a  100 Hz clock.  It  should  have  a  reset input  (R),  which  when  pressed  and  released  puts  the  machine in  READY  mode.  Whenever  this happens,  the  machine  should  display  the  total  amount accumulated  since  last  reset.  Also,  the internal amount accumulated is reset to zero cents.",0,ChandrikaPattnaik/Vending-Machine,185288809,Verilog,Vending-Machine,58,0,2019-05-07 00:16:42+00:00,[],None
499,https://github.com/Cherish-forever/FPGAs.git,2019-05-07 17:50:28+00:00,,0,Cherish-forever/FPGAs,185451826,Verilog,FPGAs,12,0,2023-05-06 15:03:23+00:00,[],None
500,https://github.com/rhoadsc2/CompArch-CPU.git,2019-05-10 05:49:32+00:00,,0,rhoadsc2/CompArch-CPU,185926275,Verilog,CompArch-CPU,9,0,2019-05-10 05:52:53+00:00,[],None
501,https://github.com/Sardiogo/washing-machine.git,2019-05-10 03:43:50+00:00,Digital circuits design (HDL) ⚡,0,Sardiogo/washing-machine,185914332,Verilog,washing-machine,1278,0,2019-05-10 23:03:26+00:00,"['hdl', 'verilog', 'digital-circuit-design', 'fpga']",https://api.github.com/licenses/mit
502,https://github.com/pradeepOprime/32-Bits-RISC-Processor-Using-Verilog.git,2019-05-10 01:56:21+00:00,32 bits RISC processor with set of 18 instructions using Verilog and Model-Sim. Project focused on understanding the processor architecture by simulation and studying timing diagrams. ,0,pradeepOprime/32-Bits-RISC-Processor-Using-Verilog,185900379,Verilog,32-Bits-RISC-Processor-Using-Verilog,4586,0,2019-05-10 02:27:35+00:00,[],None
503,https://github.com/xuesongjun/SPI_CORE.git,2019-05-13 11:30:15+00:00,,0,xuesongjun/SPI_CORE,186406672,Verilog,SPI_CORE,65,0,2019-05-15 13:46:55+00:00,[],None
504,https://github.com/ciroy13/Rv_SC.git,2019-05-08 14:55:31+00:00,Risc-V Core,0,ciroy13/Rv_SC,185627333,Verilog,Rv_SC,1,0,2019-05-08 14:58:26+00:00,[],None
505,https://github.com/jiataoxiang/CrossinhgStreetVerilogGame.git,2019-05-16 06:14:21+00:00,This is a game coding by verilog. Require De1Soc board and VGA,0,jiataoxiang/CrossinhgStreetVerilogGame,186963230,Verilog,CrossinhgStreetVerilogGame,19912,0,2019-05-16 06:58:44+00:00,[],None
506,https://github.com/ImjustWritingCode/Lab03-Path-Sum.git,2019-05-13 09:42:21+00:00,assignment no.3 during Logical Design class,0,ImjustWritingCode/Lab03-Path-Sum,186390861,Verilog,Lab03-Path-Sum,992,0,2019-05-13 09:42:29+00:00,[],None
507,https://github.com/AZarenejad/Single-Cycle-Implementation-of-CPU.git,2019-05-13 13:05:27+00:00,,0,AZarenejad/Single-Cycle-Implementation-of-CPU,186421220,Verilog,Single-Cycle-Implementation-of-CPU,126,0,2019-05-13 13:09:28+00:00,[],None
508,https://github.com/Manoj-97/Taffic-Light-Controller.git,2019-05-14 18:20:32+00:00,A simple traffic controller to regulate the flow of traffic in an intersection between Highway and Normal road. Implemented in an FPGA,0,Manoj-97/Taffic-Light-Controller,186676986,Verilog,Taffic-Light-Controller,17,0,2019-05-14 18:25:35+00:00,"['verilog', 'fpga', 'controller']",https://api.github.com/licenses/gpl-3.0
509,https://github.com/XMXhere/verilog-learning.git,2019-05-28 02:41:05+00:00,codes and projects while learning verilog,0,XMXhere/verilog-learning,188941152,Verilog,verilog-learning,7,0,2019-05-28 05:22:26+00:00,[],None
510,https://github.com/veenanitk/COA-assignments.git,2019-05-17 08:56:49+00:00,,0,veenanitk/COA-assignments,187182584,Verilog,COA-assignments,1549,0,2019-05-17 09:07:08+00:00,[],None
511,https://github.com/mnakul/eclub_fpga_assignment.git,2019-05-29 15:38:46+00:00,,0,mnakul/eclub_fpga_assignment,189253942,Verilog,eclub_fpga_assignment,36,0,2019-07-01 21:16:19+00:00,[],None
512,https://github.com/tasnime0/ALU.git,2019-05-26 15:59:25+00:00,,0,tasnime0/ALU,188703681,Verilog,ALU,0,0,2019-05-26 15:59:54+00:00,[],None
513,https://github.com/Leo0502/oiak-projekt.git,2019-06-06 04:45:53+00:00,,0,Leo0502/oiak-projekt,190515586,Verilog,oiak-projekt,488,0,2023-03-13 22:38:11+00:00,[],None
514,https://github.com/morganagalamba/ProjetoSD2.git,2019-06-06 14:48:14+00:00,,0,morganagalamba/ProjetoSD2,190598717,Verilog,ProjetoSD2,3305,0,2019-06-11 18:44:50+00:00,[],None
515,https://github.com/Mkishore7/CS225-CS226-4th-semester.git,2019-06-09 20:11:53+00:00,4th Semester CS225/CS226 Lab Guide,0,Mkishore7/CS225-CS226-4th-semester,191050850,Verilog,CS225-CS226-4th-semester,13874,0,2019-06-09 20:43:28+00:00,[],None
516,https://github.com/Null3rror/Verilog-Linear-Mips-Pipeline.git,2019-05-24 06:14:04+00:00,CA4 Repository,0,Null3rror/Verilog-Linear-Mips-Pipeline,188363118,Verilog,Verilog-Linear-Mips-Pipeline,20,0,2021-01-14 17:59:24+00:00,"['mips', 'verilog', 'pipeline']",None
517,https://github.com/pawel-antoniuk/sw.git,2019-05-22 20:42:12+00:00,,0,pawel-antoniuk/sw,188110804,Verilog,sw,18674,0,2019-05-22 20:43:18+00:00,[],None
518,https://github.com/jaydenchen12/ASIC-2-Project.git,2019-05-06 20:07:42+00:00,,0,jaydenchen12/ASIC-2-Project,185264064,Verilog,ASIC-2-Project,328988,0,2019-06-04 04:25:41+00:00,[],None
519,https://github.com/MotrortVin/Verilog_Based_Digital_Clock.git,2019-05-06 09:52:31+00:00,An digital clock based on verilog.,0,MotrortVin/Verilog_Based_Digital_Clock,185169604,Verilog,Verilog_Based_Digital_Clock,2,0,2019-05-06 09:53:02+00:00,[],None
520,https://github.com/clarencewu94/CMPE140_LargeGroup.git,2019-05-07 00:03:39+00:00,,0,clarencewu94/CMPE140_LargeGroup,185288901,Verilog,CMPE140_LargeGroup,216,0,2023-04-05 21:22:13+00:00,[],None
521,https://github.com/ChandrikaPattnaik/Traffic-Light-Indicator.git,2019-05-06 23:42:34+00:00,"This is a Traffic Light controller that controls both the Left Hand Side & Right Hand Side lights according to the following situations. When only ‘LT’ is presses the left-side lights should blink in the order L[2], L[1], L[0]. When only ‘RT’ is pressed the right-side lights should blink in the order R[2], R[1], R[0]. When ‘HAZ’ is pressed(irrespective of the LT or RT condition) all L[2], L[1], L[0] & R[2], R[1], R[0] should blink simultaneously. When ‘both LT and RT are pressed at a time’ or ‘nothing is pressed’, none of the lights should blink. Here, we are also using the ‘clock divide module’ to convert the original 50 MHz frequency to 5Hz, so that the blinking of lights will be perceptible to our eyes.",0,ChandrikaPattnaik/Traffic-Light-Indicator,185287193,Verilog,Traffic-Light-Indicator,29,0,2019-05-06 23:43:56+00:00,[],None
522,https://github.com/boyang21/hw.git,2019-05-08 00:05:01+00:00,hw designs for FV benchmarks ,0,boyang21/hw,185495593,Verilog,hw,1,0,2019-05-08 00:09:37+00:00,[],None
523,https://github.com/zachdirk/Verilog-implementation-of-MIPS-CPU.git,2019-05-09 00:25:07+00:00,A third year group project to implement a 32-bit MIPS CPU in verilog.,0,zachdirk/Verilog-implementation-of-MIPS-CPU,185697676,Verilog,Verilog-implementation-of-MIPS-CPU,280,0,2019-05-09 00:28:57+00:00,[],None
524,https://github.com/rsatox/ML-on-FPGA.git,2019-06-03 22:09:15+00:00,An extensible image classification and clustering framework on FPGA for performance boost.,0,rsatox/ML-on-FPGA,190089217,Verilog,ML-on-FPGA,1058,0,2019-10-23 20:40:54+00:00,[],None
525,https://github.com/jonghakim35/DoubleDigitBCDAdder.git,2019-06-03 08:30:41+00:00,"First term project for Digital Logic Design class, COSE221-01, 2019 Spring Semester, Korea University.",0,jonghakim35/DoubleDigitBCDAdder,189965695,Verilog,DoubleDigitBCDAdder,3,0,2019-06-03 08:36:11+00:00,[],None
526,https://github.com/Rhasan0192/functional-hardware-verification-project1.git,2019-06-02 21:59:57+00:00,for testing the designed calculator have used both random stimulus and direct stimulus using system verilog,0,Rhasan0192/functional-hardware-verification-project1,189899457,Verilog,functional-hardware-verification-project1,2516,0,2019-06-02 22:09:35+00:00,[],None
527,https://github.com/Rhasan0192/functional-hardware-verification-project2.git,2019-06-02 22:07:24+00:00,,0,Rhasan0192/functional-hardware-verification-project2,189899998,Verilog,functional-hardware-verification-project2,42,0,2019-06-02 22:12:31+00:00,[],None
528,https://github.com/lampros18/FIFO_queue_verilog.git,2019-06-01 14:32:01+00:00,,0,lampros18/FIFO_queue_verilog,189742640,Verilog,FIFO_queue_verilog,5,0,2020-05-11 08:44:51+00:00,[],None
529,https://github.com/mmottaghi/bzfad.git,2019-06-09 04:21:11+00:00,BZ-FAD: A low-power low-area multiplier based on shift-and-add architecture,0,mmottaghi/bzfad,190963400,Verilog,bzfad,720,0,2023-08-27 07:32:53+00:00,"['multiplier', 'shift-and-add', 'low-power']",None
530,https://github.com/SolemnState/shift_register74194.git,2019-06-10 10:34:21+00:00,,0,SolemnState/shift_register74194,191147623,Verilog,shift_register74194,51,0,2019-06-10 10:53:03+00:00,[],None
531,https://github.com/lukasztyburski/digital_clock.git,2019-06-10 16:26:02+00:00,4 digit clock // verilog,0,lukasztyburski/digital_clock,191204842,Verilog,digital_clock,5,0,2019-06-10 16:30:10+00:00,[],None
532,https://github.com/andreluisv/ProjetoII-SD.git,2019-06-10 19:04:48+00:00,,0,andreluisv/ProjetoII-SD,191229406,Verilog,ProjetoII-SD,2036,0,2019-06-27 21:00:42+00:00,[],None
533,https://github.com/babloogpb1/Scoreboarding-Computer-Architecture-in-python.git,2019-05-09 05:59:02+00:00,"Implementation of Scoreboarding, a technique for dynamically scheduling a pipeline so that the instructions can execute out of order when there are no conflicts and the hardware is available, in python",1,babloogpb1/Scoreboarding-Computer-Architecture-in-python,185735592,Verilog,Scoreboarding-Computer-Architecture-in-python,31,0,2019-05-09 06:20:11+00:00,[],None
534,https://github.com/mincheerleader/riscv32i.git,2019-05-09 06:29:15+00:00,,0,mincheerleader/riscv32i,185739614,Verilog,riscv32i,549,0,2019-05-09 06:34:19+00:00,[],None
535,https://github.com/yi-yuZheng/Logical_Design_final_project.git,2019-05-11 16:05:54+00:00,final project,0,yi-yuZheng/Logical_Design_final_project,186153975,Verilog,Logical_Design_final_project,427,0,2019-06-05 20:35:45+00:00,[],None
536,https://github.com/SunLibo33/TS38211Record.git,2019-05-22 23:31:13+00:00,TS 38.211 Information Record,0,SunLibo33/TS38211Record,188127470,Verilog,TS38211Record,94692,0,2019-06-08 03:11:31+00:00,[],None
537,https://github.com/JThr3e/TwoCounterMachine.git,2019-05-22 23:05:19+00:00,Two Counter Machine implemented in verilog,0,JThr3e/TwoCounterMachine,188125324,Verilog,TwoCounterMachine,3256,0,2019-05-22 23:07:24+00:00,[],None
538,https://github.com/whoami90506/Image_Convolutional_Circuit_Design.git,2019-05-22 14:04:42+00:00,Final project of Integrated Circuit Design in 2019 Spring,0,whoami90506/Image_Convolutional_Circuit_Design,188051205,Verilog,Image_Convolutional_Circuit_Design,36393,0,2019-06-24 03:18:18+00:00,[],None
539,https://github.com/qaztronic/riffa.git,2019-05-18 19:15:09+00:00,,0,qaztronic/riffa,187396328,Verilog,riffa,112773,0,2019-10-06 17:57:06+00:00,[],
540,https://github.com/xy-shen/Multiple_Cycle_CPU.git,2019-05-23 11:26:27+00:00,verilog,0,xy-shen/Multiple_Cycle_CPU,188220436,Verilog,Multiple_Cycle_CPU,10,0,2019-11-22 11:36:29+00:00,[],None
541,https://github.com/hellobbn/mips-cpu.git,2019-05-24 07:47:49+00:00,MIPS CPU implemented using Verilog,0,hellobbn/mips-cpu,188377352,Verilog,mips-cpu,45,0,2019-05-31 11:58:22+00:00,[],None
542,https://github.com/JoseLuisDavid19/prueba2.git,2019-05-24 00:36:03+00:00,,0,JoseLuisDavid19/prueba2,188325941,Verilog,prueba2,5,0,2019-06-11 00:42:02+00:00,[],None
543,https://github.com/supbruh732/add_shift_multiplier_verilog.git,2019-05-30 14:47:55+00:00,Add Shift Multiplier in Verilog using Moore FSM,0,supbruh732/add_shift_multiplier_verilog,189431540,Verilog,add_shift_multiplier_verilog,7,0,2019-05-30 14:52:16+00:00,[],None
544,https://github.com/erukku/CLD.git,2019-05-31 01:30:53+00:00,,0,erukku/CLD,189506605,Verilog,CLD,9,0,2019-06-04 12:17:45+00:00,[],None
545,https://github.com/asubramanian1219/ARMv8-Single-Cycle-Processor.git,2019-05-16 20:50:51+00:00,Single cycle processor implemented using the ARMv8 ISA.,0,asubramanian1219/ARMv8-Single-Cycle-Processor,187099546,Verilog,ARMv8-Single-Cycle-Processor,8,0,2019-05-16 20:51:56+00:00,[],None
546,https://github.com/johnzchgrd/shudian-labs.git,2019-05-10 07:37:59+00:00,,0,johnzchgrd/shudian-labs,185941793,Verilog,shudian-labs,10,0,2020-08-22 09:32:00+00:00,[],None
547,https://github.com/mahdiElliot/mips-32bits.git,2019-05-20 13:53:31+00:00,sc,0,mahdiElliot/mips-32bits,187650280,Verilog,mips-32bits,439,0,2021-10-04 07:22:59+00:00,[],None
548,https://github.com/Abrahamlga/MIPS_pipeline.git,2019-05-21 22:37:40+00:00,MIPS pipeline for practica3,0,Abrahamlga/MIPS_pipeline,187923439,Verilog,MIPS_pipeline,2707,0,2019-05-21 22:41:25+00:00,[],None
549,https://github.com/HJEom/axi_dma_test.git,2019-05-12 18:35:09+00:00,,0,HJEom/axi_dma_test,186290659,Verilog,axi_dma_test,29352,0,2019-06-16 13:08:59+00:00,[],None
550,https://github.com/kai0707077/little_clock-hh-mm-ss-.git,2019-05-13 16:18:39+00:00,1 hz little clock based on verilog,0,kai0707077/little_clock-hh-mm-ss-,186455881,Verilog,little_clock-hh-mm-ss-,10,0,2019-05-15 03:20:18+00:00,[],None
551,https://github.com/JP-Cheng/Resume.git,2019-05-14 16:06:39+00:00,,0,JP-Cheng/Resume,186656937,Verilog,Resume,25201,0,2020-03-22 08:02:12+00:00,[],None
552,https://github.com/DarkC343/morse-tx-ch-rx.git,2019-05-14 21:30:14+00:00,Verilog telecommunication system model using international morse code to encode and decode,0,DarkC343/morse-tx-ch-rx,186703286,Verilog,morse-tx-ch-rx,5,0,2023-09-18 21:46:06+00:00,[],None
553,https://github.com/Manoj-97/Real-Time-Counter.git,2019-05-14 02:17:32+00:00,"A Real Time clock was Designed that counts seconds, minutes and hours which is verified in a 7-segment display",0,Manoj-97/Real-Time-Counter,186528222,Verilog,Real-Time-Counter,19,0,2019-05-14 02:32:26+00:00,"['verilog', 'fpga', 'real-time-systems']",https://api.github.com/licenses/gpl-3.0
554,https://github.com/DarkWayC0de/EdC_Pr1.git,2019-05-07 15:40:15+00:00,"Asignatura Estructura de Computadores, 2º Curso, 1º Semestre - Práctica 1",0,DarkWayC0de/EdC_Pr1,185431965,Verilog,EdC_Pr1,18,0,2020-04-21 12:45:52+00:00,[],None
555,https://github.com/cshuphys/CMODA7_AD9959_EVAL.git,2019-06-02 19:28:01+00:00,Xilinx 7 Series FPGA CMOD A7-35T control on AD9959_EVAL 4 Channel DDS,0,cshuphys/CMODA7_AD9959_EVAL,189886457,Verilog,CMODA7_AD9959_EVAL,102,0,2023-05-03 17:45:51+00:00,[],https://api.github.com/licenses/mit
556,https://github.com/rocktownlx/git_test.git,2019-06-08 06:34:25+00:00,git practice,0,rocktownlx/git_test,190854268,Verilog,git_test,55,0,2019-06-09 06:31:16+00:00,[],None
557,https://github.com/jonghakim35/VerilogQueueCounter.git,2019-06-03 08:38:00+00:00,"Second term project for Digital Logic Design class, COSE221-01, 2019 Spring Semester, Korea University.",0,jonghakim35/VerilogQueueCounter,189966902,Verilog,VerilogQueueCounter,3,0,2019-06-03 08:42:53+00:00,[],None
558,https://github.com/Robertorosmaninho/MIPS-Calculator-Processor.git,2019-06-03 16:16:26+00:00,,0,Robertorosmaninho/MIPS-Calculator-Processor,190040549,Verilog,MIPS-Calculator-Processor,925,0,2019-06-27 03:06:28+00:00,[],None
559,https://github.com/Sowee0/imageadoresFPGA.git,2019-06-03 22:05:19+00:00,,0,Sowee0/imageadoresFPGA,190088806,Verilog,imageadoresFPGA,14080,0,2020-04-03 23:23:24+00:00,[],None
560,https://github.com/Globson/MIPS_32bit_Without_Pipeline.git,2019-06-06 14:25:58+00:00,O trabalho a seguir apresenta uma representação do caminho de dados da arquitetura MIPS de 32bits sem pipeline.,0,Globson/MIPS_32bit_Without_Pipeline,190595283,Verilog,MIPS_32bit_Without_Pipeline,601,0,2020-12-14 00:47:18+00:00,[],https://api.github.com/licenses/gpl-3.0
561,https://github.com/emirkaragoz/Single-Cycle-MIPS-with-Structural-Verilog.git,2019-06-10 19:10:42+00:00,Final Project of Computer Organization,0,emirkaragoz/Single-Cycle-MIPS-with-Structural-Verilog,191230251,Verilog,Single-Cycle-MIPS-with-Structural-Verilog,2012,0,2023-07-03 10:24:44+00:00,[],None
562,https://github.com/d86518/Computer-Organization.git,2019-06-09 16:34:44+00:00,CO programming,0,d86518/Computer-Organization,191030301,Verilog,Computer-Organization,1814,0,2019-06-09 16:37:09+00:00,[],None
563,https://github.com/ChaudharyAstitva/eclub_fpga_assignment.git,2019-05-26 16:01:38+00:00,,0,ChaudharyAstitva/eclub_fpga_assignment,188703919,Verilog,eclub_fpga_assignment,8,0,2019-06-03 09:31:19+00:00,[],None
564,https://github.com/kai0707077/8bit_adder_with_sign.git,2019-05-27 14:59:53+00:00,8bit addition/subtraction calculator with (+/-)signs,0,kai0707077/8bit_adder_with_sign,188863888,Verilog,8bit_adder_with_sign,13,0,2019-05-27 15:25:42+00:00,[],None
565,https://github.com/chateval/scale-based-human-eval.git,2019-05-21 18:45:24+00:00,All experiments and evaluation code for decoding diversity project!,0,chateval/scale-based-human-eval,187894972,Verilog,scale-based-human-eval,27389,0,2019-06-03 18:52:07+00:00,[],None
566,https://github.com/DoyyaO/Z380.git,2019-05-20 11:14:45+00:00,,0,DoyyaO/Z380,187625672,Verilog,Z380,66,0,2019-05-20 11:15:57+00:00,[],None
567,https://github.com/david990917/Verilog.git,2019-05-23 04:37:50+00:00,大二下计算机组成课程实验部分,0,david990917/Verilog,188162323,Verilog,Verilog,179,0,2020-06-05 06:45:04+00:00,[],None
568,https://github.com/mehmetcanyuney/CSE3038-Projects.git,2019-05-24 21:32:25+00:00,Computer Organizations,0,mehmetcanyuney/CSE3038-Projects,188490022,Verilog,CSE3038-Projects,14,0,2019-09-20 12:15:29+00:00,['signals'],None
569,https://github.com/amr1997sam/UART-IP.git,2019-05-26 13:45:33+00:00,RTL digital desgin,0,amr1997sam/UART-IP,188688278,Verilog,UART-IP,8,0,2023-12-25 19:31:46+00:00,[],None
570,https://github.com/aQwus/Cryptography_DE.git,2019-05-06 12:33:27+00:00,Designed a cipher circuit and decryption circuit using a Linear Feedback Shift Register to generate a random sequence and made the cipher using the 8-bit pseudo random sequence and logic gates,0,aQwus/Cryptography_DE,185193088,Verilog,Cryptography_DE,1,0,2019-05-06 12:35:44+00:00,[],None
571,https://github.com/sarthak-moorjani/Comparch.git,2019-05-19 10:09:04+00:00,,0,sarthak-moorjani/Comparch,187460939,Verilog,Comparch,1532,0,2022-09-04 02:09:52+00:00,[],None
572,https://github.com/dhuy237/MIPS-Processor-using-Verilog.git,2019-05-09 04:33:56+00:00,,0,dhuy237/MIPS-Processor-using-Verilog,185726685,Verilog,MIPS-Processor-using-Verilog,27,0,2019-06-10 04:58:56+00:00,[],None
573,https://github.com/integraldx/SNULD-8bit-microprocessor.git,2019-05-21 10:07:18+00:00,Logic Design Final Project : 8-bit microprocessor,0,integraldx/SNULD-8bit-microprocessor,187812364,Verilog,SNULD-8bit-microprocessor,29,0,2023-01-28 18:06:43+00:00,[],None
574,https://github.com/sparkersdigital/PIPEtemp_IP.git,2019-05-26 17:16:49+00:00,,0,sparkersdigital/PIPEtemp_IP,188711461,Verilog,PIPEtemp_IP,15,0,2019-05-26 18:52:20+00:00,[],None
575,https://github.com/sparkersdigital/SBqM.git,2019-05-26 18:49:55+00:00,,0,sparkersdigital/SBqM,188719944,Verilog,SBqM,2,0,2019-05-26 18:50:26+00:00,[],None
576,https://github.com/eranas97/basic-digital-circuits.git,2019-05-27 18:13:02+00:00,"adder , locker d-flipflop",0,eranas97/basic-digital-circuits,188889640,Verilog,basic-digital-circuits,1,0,2019-05-27 18:15:24+00:00,[],None
577,https://github.com/skoutouratsas/mips.git,2019-05-28 14:12:26+00:00,Mips architecture Verilog,0,skoutouratsas/mips,189041572,Verilog,mips,10,0,2019-05-28 14:13:21+00:00,[],None
578,https://github.com/MParygin/v.xapp495_in_out.git,2019-05-23 08:21:27+00:00,XAPP495 proof concept TMDS in & out 1920 * 1080 * 60 Hz,0,MParygin/v.xapp495_in_out,188192063,Verilog,v.xapp495_in_out,25,0,2019-05-23 08:29:07+00:00,[],None
579,https://github.com/Estorva/DCID2019.git,2019-06-06 02:02:41+00:00,DCID 2019 spring final project,0,Estorva/DCID2019,190497422,Verilog,DCID2019,656,0,2019-06-23 11:42:54+00:00,[],None
580,https://github.com/mattfel1/scratch.git,2019-06-10 23:39:41+00:00,,0,mattfel1/scratch,191260369,Verilog,scratch,6687,0,2019-10-25 20:41:34+00:00,[],None
581,https://github.com/luccafranca-zz/SoundBoard-IHS.git,2019-06-06 21:38:50+00:00,"🎛 A music keyboard made using an FPGA, Arduino and RFID card ∙ (mid 2018)",0,luccafranca-zz/SoundBoard-IHS,190653145,Verilog,SoundBoard-IHS,27034,0,2019-08-27 00:12:50+00:00,"['verilog', 'musical-instrument', 'rfid', 'arduino', 'fpga']",None
582,https://github.com/scottmcdaid/sunswift.mpptng.git,2019-06-08 04:37:00+00:00,MPPT tracker Hardware/Gateware/Firmware,0,scottmcdaid/sunswift.mpptng,190845716,Verilog,sunswift.mpptng,605,0,2019-06-08 04:47:50+00:00,[],None
583,https://github.com/ferdiakdogan/multi-cycle-cpu.git,2019-06-09 23:38:37+00:00,,0,ferdiakdogan/multi-cycle-cpu,191066430,Verilog,multi-cycle-cpu,11,0,2019-06-09 23:39:22+00:00,[],None
584,https://github.com/tchad/simplified_mips_core.git,2019-05-13 07:19:34+00:00,,0,tchad/simplified_mips_core,186366228,Verilog,simplified_mips_core,53,0,2019-05-13 07:20:13+00:00,[],None
585,https://github.com/AZarenejad/Multi-Cycle-Implementation-of-a-Stack-CPU.git,2019-05-13 09:22:47+00:00,,0,AZarenejad/Multi-Cycle-Implementation-of-a-Stack-CPU,186387437,Verilog,Multi-Cycle-Implementation-of-a-Stack-CPU,204,0,2019-05-13 11:59:03+00:00,[],None
586,https://github.com/rjlv2/de0-nano-processor-uncertainty.git,2019-05-26 17:29:06+00:00,fourth year project tests,0,rjlv2/de0-nano-processor-uncertainty,188712553,Verilog,de0-nano-processor-uncertainty,21095,0,2019-05-26 19:46:09+00:00,[],None
587,https://github.com/ZhengPeterWang/computer-systems.git,2019-05-25 01:45:45+00:00,CS 3410,1,ZhengPeterWang/computer-systems,188508047,Verilog,computer-systems,1259,0,2020-02-05 05:50:02+00:00,[],None
588,https://github.com/ccs100203/Computer-Organization.git,2019-05-25 10:30:27+00:00,,0,ccs100203/Computer-Organization,188552583,Verilog,Computer-Organization,27253,0,2022-09-02 11:57:46+00:00,[],None
589,https://github.com/gss8/ULA_LCD.git,2019-05-30 22:11:42+00:00,,0,gss8/ULA_LCD,189489098,Verilog,ULA_LCD,20606,0,2019-06-04 20:15:47+00:00,[],None
590,https://github.com/kmc-jp/make-riscv.git,2019-05-29 09:26:04+00:00,Step-by-step implementation of simple RV32I core,0,kmc-jp/make-riscv,189193559,Verilog,make-riscv,7,0,2019-07-14 09:08:47+00:00,[],https://api.github.com/licenses/mit
591,https://github.com/soobaanvlsi/Absolute-Value-Finder.git,2019-05-29 10:23:13+00:00,finding the Absolute Value ,0,soobaanvlsi/Absolute-Value-Finder,189202993,Verilog,Absolute-Value-Finder,0,0,2019-05-29 10:25:47+00:00,[],None
592,https://github.com/playbinary/design_lib.git,2019-05-24 14:18:05+00:00,,0,playbinary/design_lib,188434311,Verilog,design_lib,26,0,2019-05-26 13:28:25+00:00,[],https://api.github.com/licenses/apache-2.0
593,https://github.com/JackZhijing/adderTree_Multiplier.git,2019-06-02 10:00:13+00:00,"An 8-bit unsigned input Adder-Tree Multiplier was designed, it's output needs 8 clk delay and running above 460MHz in Cyclone III",0,JackZhijing/adderTree_Multiplier,189830486,Verilog,adderTree_Multiplier,3,0,2020-11-17 06:35:08+00:00,[],None
594,https://github.com/irisong980912/computer_organization---CSC258.git,2019-06-02 19:16:00+00:00,A small game written in Verilog. The character movements needed to be controlled by FGPAs. ,0,irisong980912/computer_organization---CSC258,189885385,Verilog,computer_organization---CSC258,20867,0,2019-06-02 19:20:28+00:00,[],None
595,https://github.com/robert-tan/verilog-piano-tiles.git,2019-05-07 11:42:24+00:00,CSC258 Final Project - Piano Tiles VGA Verilog Game for FPGA DE-1 SOC Board,0,robert-tan/verilog-piano-tiles,185389759,Verilog,verilog-piano-tiles,60,0,2019-05-07 11:59:28+00:00,[],None
596,https://github.com/asaivarun/Verilog_FPGA.git,2019-05-20 21:39:41+00:00,,0,asaivarun/Verilog_FPGA,187717122,Verilog,Verilog_FPGA,467,0,2019-05-20 21:44:33+00:00,[],None
597,https://github.com/hukaidididi/Asyn_pipeline.git,2019-05-19 12:33:20+00:00,实现6级异步流水线,0,hukaidididi/Asyn_pipeline,187474309,Verilog,Asyn_pipeline,935,0,2019-06-10 07:11:53+00:00,[],None
598,https://github.com/yore0403/Digital_System_Design.git,2019-05-20 00:19:58+00:00,,0,yore0403/Digital_System_Design,187542185,Verilog,Digital_System_Design,4549,0,2020-04-11 12:22:05+00:00,[],None
599,https://github.com/ozgunawesome/ozguntez.git,2019-06-05 09:04:33+00:00,YTU Electonics/Comm Eng Undergrad Thesis,0,ozgunawesome/ozguntez,190362336,Verilog,ozguntez,34976,0,2019-06-05 09:06:14+00:00,[],
600,https://github.com/MustafaKemalOzdemir/Home-Security-System-Basys-Board.git,2019-06-07 08:48:31+00:00,,0,MustafaKemalOzdemir/Home-Security-System-Basys-Board,190713894,Verilog,Home-Security-System-Basys-Board,1243,0,2019-06-07 08:49:03+00:00,[],None
601,https://github.com/tbakshi/EECS2021.git,2019-05-06 14:34:55+00:00,Lab & Practice documents done in EECS 2021 (RVS & Verilog) 2019 Summer ,0,tbakshi/EECS2021,185214348,Verilog,EECS2021,25,0,2019-08-03 18:00:05+00:00,[],None
602,https://github.com/patscott96/ECE583-Final.git,2019-05-07 00:07:08+00:00,Final Project of ECE 583,0,patscott96/ECE583-Final,185289189,Verilog,ECE583-Final,140,0,2019-05-10 20:30:16+00:00,[],None
603,https://github.com/caiocem/INF450.git,2019-05-06 22:56:48+00:00,,0,caiocem/INF450,185283082,Verilog,INF450,1524,0,2019-07-05 19:28:13+00:00,[],None
604,https://github.com/Jun-Zhang-32108/Cruise-Control-System.git,2019-05-08 16:14:36+00:00,,0,Jun-Zhang-32108/Cruise-Control-System,185640833,Verilog,Cruise-Control-System,1595,0,2019-05-08 18:22:47+00:00,[],None
605,https://github.com/Diyarmo/Multi-Cycle-MIPS-with-stack.git,2019-05-12 05:23:27+00:00,,0,Diyarmo/Multi-Cycle-MIPS-with-stack,186215108,Verilog,Multi-Cycle-MIPS-with-stack,5,0,2019-05-24 10:30:28+00:00,[],None
606,https://github.com/geronimo34/PIC17CXX.git,2019-05-13 12:19:10+00:00,,0,geronimo34/PIC17CXX,186413913,Verilog,PIC17CXX,42,0,2019-05-13 12:21:51+00:00,[],None
607,https://github.com/igorluppi/aoc_cpu_beta.git,2019-05-13 22:32:59+00:00,Arquitetura iLoop32,0,igorluppi/aoc_cpu_beta,186504801,Verilog,aoc_cpu_beta,18193,0,2021-10-19 01:21:21+00:00,[],None
608,https://github.com/gwholtha1/smpte-color-bars.git,2019-05-15 18:39:19+00:00,,0,gwholtha1/smpte-color-bars,186883625,Verilog,smpte-color-bars,36,0,2019-06-11 21:51:59+00:00,[],None
609,https://github.com/lbytony/MIPS32-SingleCycle-CPU.git,2019-05-15 06:11:36+00:00,,0,lbytony/MIPS32-SingleCycle-CPU,186760425,Verilog,MIPS32-SingleCycle-CPU,398,0,2023-01-28 16:11:05+00:00,[],None
610,https://github.com/wwxn/div_mult_test.git,2019-06-08 04:03:47+00:00,,0,wwxn/div_mult_test,190843381,Verilog,div_mult_test,146,0,2019-06-08 04:11:53+00:00,[],None
611,https://github.com/saratavakoli77/DirectMappedCacheData.git,2019-06-03 14:16:28+00:00,,0,saratavakoli77/DirectMappedCacheData,190019584,Verilog,DirectMappedCacheData,22,0,2021-09-15 23:16:19+00:00,[],None
612,https://github.com/avrahamshurin/verilog-printer.git,2019-06-04 20:35:31+00:00,,0,avrahamshurin/verilog-printer,190275336,Verilog,verilog-printer,243,0,2019-06-07 12:31:28+00:00,[],None
613,https://github.com/wwei1988/clock_reset.git,2019-06-04 13:53:40+00:00,,0,wwei1988/clock_reset,190211719,Verilog,clock_reset,2,0,2019-06-04 13:57:03+00:00,[],None
614,https://github.com/JihadElhofy/PIPEtemp_IP.git,2019-06-04 13:34:25+00:00,,0,JihadElhofy/PIPEtemp_IP,190208256,Verilog,PIPEtemp_IP,12,0,2019-06-04 13:35:42+00:00,[],None
