#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563daf346f10 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x563daf37d180_0 .var "clk", 0 0;
v0x563daf37d240_0 .net "instr_opcode", 5 0, L_0x563daf37dc80;  1 drivers
v0x563daf37d350_0 .var/i "passedTests", 31 0;
v0x563daf37d410_0 .net "prog_count", 31 0, L_0x563daf35a5a0;  1 drivers
v0x563daf37d4d0_0 .net "reg1_addr", 4 0, L_0x563daf37dd40;  1 drivers
v0x563daf37d610_0 .net "reg1_data", 31 0, L_0x563daf37e050;  1 drivers
v0x563daf37d6d0_0 .net "reg2_addr", 4 0, L_0x563daf37dde0;  1 drivers
v0x563daf37d7c0_0 .net "reg2_data", 31 0, L_0x563daf37e130;  1 drivers
v0x563daf37d880_0 .var "rst", 0 0;
v0x563daf37da40_0 .var/i "totalTests", 31 0;
v0x563daf37db00_0 .net "write_reg_addr", 4 0, L_0x563daf37df10;  1 drivers
v0x563daf37dbc0_0 .net "write_reg_data", 31 0, L_0x563daf35a610;  1 drivers
E_0x563daf329eb0 .event negedge, v0x563daf375930_0;
S_0x563daf33f0d0 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x563daf346f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x563daf356410 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x563daf356450 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x563daf35a5a0 .functor BUFZ 32, v0x563daf375840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563daf35a610 .functor BUFZ 32, L_0x563daf38fba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563daf37e050 .functor BUFZ 32, L_0x563daf38ee80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563daf37e130 .functor BUFZ 32, L_0x563daf38f1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563daf38f790 .functor AND 1, v0x563daf3747a0_0, v0x563daf34bfc0_0, C4<1>, C4<1>;
v0x563daf37a790_0 .net *"_ivl_17", 15 0, L_0x563daf37e2a0;  1 drivers
L_0x7f48fd6da1c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563daf37a890_0 .net/2u *"_ivl_30", 26 0, L_0x7f48fd6da1c8;  1 drivers
L_0x7f48fd6da210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563daf37a970_0 .net/2u *"_ivl_34", 26 0, L_0x7f48fd6da210;  1 drivers
v0x563daf37aa30_0 .net *"_ivl_37", 4 0, L_0x563daf38f5b0;  1 drivers
L_0x7f48fd6da258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563daf37ab10_0 .net/2u *"_ivl_42", 15 0, L_0x7f48fd6da258;  1 drivers
v0x563daf37ac40_0 .net *"_ivl_45", 15 0, L_0x563daf38f940;  1 drivers
v0x563daf37ad20_0 .net *"_ivl_49", 15 0, L_0x563daf38fdf0;  1 drivers
v0x563daf37ae00_0 .net *"_ivl_50", 31 0, L_0x563daf38ff20;  1 drivers
L_0x7f48fd6da2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563daf37aee0_0 .net *"_ivl_53", 15 0, L_0x7f48fd6da2a0;  1 drivers
v0x563daf37afc0_0 .net *"_ivl_56", 29 0, L_0x563daf38ffc0;  1 drivers
L_0x7f48fd6da2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563daf37b0a0_0 .net *"_ivl_58", 1 0, L_0x7f48fd6da2e8;  1 drivers
v0x563daf37b180_0 .net "aluctrloutalu", 3 0, v0x563daf3742c0_0;  1 drivers
v0x563daf37b240_0 .net "alumuxout", 31 0, L_0x563daf38f8a0;  1 drivers
v0x563daf37b350_0 .net "aluopaluctrl", 1 0, v0x563daf374640_0;  1 drivers
v0x563daf37b460_0 .net "aluout", 31 0, v0x563daf326320_0;  1 drivers
v0x563daf37b570_0 .net "alusrcmux", 0 0, v0x563daf374700_0;  1 drivers
v0x563daf37b660_0 .net "branchandmux", 0 0, v0x563daf3747a0_0;  1 drivers
v0x563daf37b700_0 .net "clk", 0 0, v0x563daf37d180_0;  1 drivers
v0x563daf37b7a0_0 .net "datamemmuxchan2", 31 0, L_0x563daf38e8e0;  1 drivers
v0x563daf37b840_0 .net "instr_extend", 0 0, L_0x563daf37e340;  1 drivers
v0x563daf37b900_0 .net "instr_opcode", 5 0, L_0x563daf37dc80;  alias, 1 drivers
v0x563daf37b9c0_0 .net "instruction_out", 31 0, L_0x563daf38e610;  1 drivers
v0x563daf37ba60_0 .net "memreaddatamem", 0 0, v0x563daf374920_0;  1 drivers
v0x563daf37bb00_0 .net "memtoregmux", 0 0, v0x563daf374a30_0;  1 drivers
v0x563daf37bbf0_0 .net "memwritedatamem", 0 0, v0x563daf374af0_0;  1 drivers
v0x563daf37bce0_0 .net "pc_in", 31 0, L_0x563daf390380;  1 drivers
v0x563daf37bdd0_0 .net "pc_out", 31 0, v0x563daf375840_0;  1 drivers
v0x563daf37bec0_0 .net "pcadderout", 31 0, v0x563daf3794f0_0;  1 drivers
v0x563daf37bf80_0 .net "prog_count", 31 0, L_0x563daf35a5a0;  alias, 1 drivers
v0x563daf37c060_0 .net "reg1_addr", 4 0, L_0x563daf37dd40;  alias, 1 drivers
v0x563daf37c120_0 .net "reg1_data", 31 0, L_0x563daf37e050;  alias, 1 drivers
v0x563daf37c1e0_0 .net "reg2_addr", 4 0, L_0x563daf37dde0;  alias, 1 drivers
v0x563daf37c2a0_0 .net "reg2_data", 31 0, L_0x563daf37e130;  alias, 1 drivers
v0x563daf37c570_0 .net "regdata1", 31 0, L_0x563daf38ee80;  1 drivers
v0x563daf37c680_0 .net "regdata2", 31 0, L_0x563daf38f1d0;  1 drivers
v0x563daf37c740_0 .net "regdstselectin", 0 0, v0x563daf374bb0_0;  1 drivers
v0x563daf37c830_0 .net "regwriteregwrite", 0 0, v0x563daf374c70_0;  1 drivers
v0x563daf37c920_0 .net "rst", 0 0, v0x563daf37d880_0;  1 drivers
v0x563daf37c9c0_0 .net "shiftleft2", 31 0, L_0x563daf390100;  1 drivers
v0x563daf37ca80_0 .net "step4muxout", 31 0, L_0x563daf38fba0;  1 drivers
v0x563daf37cb70_0 .net "step5muxand", 0 0, L_0x563daf38f790;  1 drivers
v0x563daf37cc10_0 .net "step5muxchan2", 31 0, v0x563daf3784a0_0;  1 drivers
v0x563daf37cd00_0 .net "write_reg_addr", 4 0, L_0x563daf37df10;  alias, 1 drivers
v0x563daf37cde0_0 .net "write_reg_data", 31 0, L_0x563daf35a610;  alias, 1 drivers
v0x563daf37cec0_0 .net "writeregmuxout", 31 0, L_0x563daf38f330;  1 drivers
v0x563daf37cf80_0 .net "zero", 0 0, v0x563daf34bfc0_0;  1 drivers
L_0x563daf37dc80 .part L_0x563daf38e610, 26, 6;
L_0x563daf37dd40 .part L_0x563daf38e610, 21, 5;
L_0x563daf37dde0 .part L_0x563daf38e610, 16, 5;
L_0x563daf37df10 .part L_0x563daf38f330, 0, 5;
L_0x563daf37e2a0 .part L_0x563daf38e610, 0, 16;
L_0x563daf37e340 .part L_0x563daf37e2a0, 0, 1;
L_0x563daf38e9a0 .part v0x563daf375840_0, 2, 8;
L_0x563daf38eb20 .part v0x563daf326320_0, 0, 8;
L_0x563daf38f290 .part L_0x563daf38f330, 0, 5;
L_0x563daf38f460 .concat [ 5 27 0 0], L_0x563daf37dde0, L_0x7f48fd6da1c8;
L_0x563daf38f5b0 .part L_0x563daf38e610, 11, 5;
L_0x563daf38f650 .concat [ 5 27 0 0], L_0x563daf38f5b0, L_0x7f48fd6da210;
L_0x563daf38f800 .part L_0x563daf38e610, 0, 6;
L_0x563daf38f940 .part L_0x563daf38e610, 0, 16;
L_0x563daf38fa60 .concat [ 16 16 0 0], L_0x563daf38f940, L_0x7f48fd6da258;
L_0x563daf38fdf0 .part L_0x563daf38e610, 0, 16;
L_0x563daf38ff20 .concat [ 16 16 0 0], L_0x563daf38fdf0, L_0x7f48fd6da2a0;
L_0x563daf38ffc0 .part L_0x563daf38ff20, 0, 30;
L_0x563daf390100 .concat [ 2 30 0 0], L_0x7f48fd6da2e8, L_0x563daf38ffc0;
S_0x563daf3404a0 .scope module, "ALU" "alu" 3 141, 4 29 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0x563daf321750_0 .net "alu_control_in", 3 0, v0x563daf3742c0_0;  alias, 1 drivers
v0x563daf326320_0 .var "alu_result_out", 31 0;
v0x563daf357b20_0 .net "channel_a_in", 31 0, L_0x563daf38ee80;  alias, 1 drivers
v0x563daf357d20_0 .net "channel_b_in", 31 0, L_0x563daf38f8a0;  alias, 1 drivers
v0x563daf3591b0_0 .var "temp", 31 0;
v0x563daf34bfc0_0 .var "zero_out", 0 0;
E_0x563daf32a080 .event edge, v0x563daf321750_0, v0x563daf357b20_0, v0x563daf357d20_0, v0x563daf3591b0_0;
S_0x563daf3407c0 .scope module, "ALUControl" "alu_control" 3 128, 5 27 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x563daf3741c0_0 .net "alu_op", 1 0, v0x563daf374640_0;  alias, 1 drivers
v0x563daf3742c0_0 .var "alu_out", 3 0;
v0x563daf374380_0 .net "instruction_5_0", 5 0, L_0x563daf38f800;  1 drivers
E_0x563daf32a870 .event edge, v0x563daf3741c0_0, v0x563daf374380_0;
S_0x563daf340ae0 .scope module, "Control" "control_unit" 3 99, 6 27 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x563daf374640_0 .var "alu_op", 1 0;
v0x563daf374700_0 .var "alu_src", 0 0;
v0x563daf3747a0_0 .var "branch", 0 0;
v0x563daf374840_0 .net "instr_op", 5 0, L_0x563daf37dc80;  alias, 1 drivers
v0x563daf374920_0 .var "mem_read", 0 0;
v0x563daf374a30_0 .var "mem_to_reg", 0 0;
v0x563daf374af0_0 .var "mem_write", 0 0;
v0x563daf374bb0_0 .var "reg_dst", 0 0;
v0x563daf374c70_0 .var "reg_write", 0 0;
E_0x563daf2f3cd0 .event edge, v0x563daf374840_0;
S_0x563daf3411e0 .scope module, "MuxAlu" "mux_2_1" 3 135, 7 25 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x563daf374e50 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
v0x563daf374f80_0 .net "data_out", 31 0, L_0x563daf38f8a0;  alias, 1 drivers
v0x563daf375060_0 .net "datain1", 31 0, L_0x563daf38f1d0;  alias, 1 drivers
v0x563daf375120_0 .net "datain2", 31 0, L_0x563daf38fa60;  1 drivers
v0x563daf375210_0 .net "select_in", 0 0, v0x563daf374700_0;  alias, 1 drivers
L_0x563daf38f8a0 .functor MUXZ 32, L_0x563daf38f1d0, L_0x563daf38fa60, v0x563daf374700_0, C4<>;
S_0x563daf375370 .scope module, "PC" "gen_register" 3 76, 8 25 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x563daf3755a0 .param/l "WORD_SIZE" 0 8 27, +C4<00000000000000000000000000100000>;
v0x563daf375680_0 .net "clk", 0 0, v0x563daf37d180_0;  alias, 1 drivers
v0x563daf375760_0 .net "data_in", 31 0, L_0x563daf390380;  alias, 1 drivers
v0x563daf375840_0 .var "data_out", 31 0;
v0x563daf375930_0 .net "rst", 0 0, v0x563daf37d880_0;  alias, 1 drivers
v0x563daf3759f0_0 .net "write_en", 0 0, v0x563daf37d180_0;  alias, 1 drivers
E_0x563daf35a870 .event posedge, v0x563daf375680_0, v0x563daf375930_0;
S_0x563daf375b90 .scope module, "RAM" "cpumemory" 3 86, 9 28 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x563daf374ef0 .param/str "FILENAME" 0 9 28, "individualInstructions.coe";
P_0x563daf374f30 .param/l "WORD_SIZE" 0 9 28, +C4<00000000000000000000000000100000>;
L_0x563daf38e610 .functor BUFZ 32, L_0x563daf38e430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563daf38e8e0 .functor BUFZ 32, L_0x563daf38e6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563daf376070_0 .net *"_ivl_0", 31 0, L_0x563daf38e430;  1 drivers
v0x563daf376170_0 .net *"_ivl_10", 9 0, L_0x563daf38e770;  1 drivers
L_0x7f48fd6da0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563daf376250_0 .net *"_ivl_13", 1 0, L_0x7f48fd6da0f0;  1 drivers
v0x563daf376340_0 .net *"_ivl_2", 9 0, L_0x563daf38e4d0;  1 drivers
L_0x7f48fd6da0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563daf376420_0 .net *"_ivl_5", 1 0, L_0x7f48fd6da0a8;  1 drivers
v0x563daf376550_0 .net *"_ivl_8", 31 0, L_0x563daf38e6d0;  1 drivers
v0x563daf376630 .array "buff", 0 255, 31 0;
v0x563daf3766f0_0 .net "clk", 0 0, v0x563daf37d180_0;  alias, 1 drivers
v0x563daf3767e0_0 .net "data_address", 7 0, L_0x563daf38eb20;  1 drivers
v0x563daf3768c0_0 .net "data_mem_write", 0 0, v0x563daf374af0_0;  alias, 1 drivers
v0x563daf376960_0 .net "data_read_data", 31 0, L_0x563daf38e8e0;  alias, 1 drivers
v0x563daf376a20_0 .net "data_write_data", 31 0, L_0x563daf38f1d0;  alias, 1 drivers
v0x563daf376ae0_0 .net "instr_instruction", 31 0, L_0x563daf38e610;  alias, 1 drivers
v0x563daf376ba0_0 .net "instr_read_address", 7 0, L_0x563daf38e9a0;  1 drivers
v0x563daf376c80_0 .net "rst", 0 0, v0x563daf37d880_0;  alias, 1 drivers
E_0x563daf375e10 .event posedge, v0x563daf375680_0;
L_0x563daf38e430 .array/port v0x563daf376630, L_0x563daf38e4d0;
L_0x563daf38e4d0 .concat [ 8 2 0 0], L_0x563daf38e9a0, L_0x7f48fd6da0a8;
L_0x563daf38e6d0 .array/port v0x563daf376630, L_0x563daf38e770;
L_0x563daf38e770 .concat [ 8 2 0 0], L_0x563daf38eb20, L_0x7f48fd6da0f0;
S_0x563daf376e30 .scope module, "Registers" "cpu_registers" 3 110, 10 28 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x563daf38ee80 .functor BUFZ 32, L_0x563daf38ec10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563daf38f1d0 .functor BUFZ 32, L_0x563daf38ef80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563daf3770f0 .array "RFILE", 0 31, 31 0;
v0x563daf3771d0_0 .net *"_ivl_0", 31 0, L_0x563daf38ec10;  1 drivers
v0x563daf3772b0_0 .net *"_ivl_10", 6 0, L_0x563daf38f020;  1 drivers
L_0x7f48fd6da180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563daf3773a0_0 .net *"_ivl_13", 1 0, L_0x7f48fd6da180;  1 drivers
v0x563daf377480_0 .net *"_ivl_2", 6 0, L_0x563daf38ecb0;  1 drivers
L_0x7f48fd6da138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563daf3775b0_0 .net *"_ivl_5", 1 0, L_0x7f48fd6da138;  1 drivers
v0x563daf377690_0 .net *"_ivl_8", 31 0, L_0x563daf38ef80;  1 drivers
v0x563daf377770_0 .net "clk", 0 0, v0x563daf37d180_0;  alias, 1 drivers
v0x563daf377810_0 .var/i "i", 31 0;
v0x563daf377980_0 .net "read_data_1", 31 0, L_0x563daf38ee80;  alias, 1 drivers
v0x563daf377a40_0 .net "read_data_2", 31 0, L_0x563daf38f1d0;  alias, 1 drivers
v0x563daf377ae0_0 .net "read_register_1", 4 0, L_0x563daf37dd40;  alias, 1 drivers
v0x563daf377bc0_0 .net "read_register_2", 4 0, L_0x563daf37dde0;  alias, 1 drivers
v0x563daf377ca0_0 .net "reg_write", 0 0, v0x563daf374c70_0;  alias, 1 drivers
v0x563daf377d40_0 .net "rst", 0 0, v0x563daf37d880_0;  alias, 1 drivers
v0x563daf377e30_0 .net "write_data", 31 0, L_0x563daf38fba0;  alias, 1 drivers
v0x563daf377ef0_0 .net "write_register", 4 0, L_0x563daf38f290;  1 drivers
L_0x563daf38ec10 .array/port v0x563daf3770f0, L_0x563daf38ecb0;
L_0x563daf38ecb0 .concat [ 5 2 0 0], L_0x563daf37dd40, L_0x7f48fd6da138;
L_0x563daf38ef80 .array/port v0x563daf3770f0, L_0x563daf38f020;
L_0x563daf38f020 .concat [ 5 2 0 0], L_0x563daf37dde0, L_0x7f48fd6da180;
S_0x563daf378140 .scope module, "Step5" "alu" 3 172, 4 29 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7f48fd6da330 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x563daf3783a0_0 .net "alu_control_in", 3 0, L_0x7f48fd6da330;  1 drivers
v0x563daf3784a0_0 .var "alu_result_out", 31 0;
v0x563daf378580_0 .net "channel_a_in", 31 0, v0x563daf3794f0_0;  alias, 1 drivers
v0x563daf378670_0 .net "channel_b_in", 31 0, L_0x563daf390100;  alias, 1 drivers
v0x563daf378750_0 .var "temp", 31 0;
v0x563daf378880_0 .var "zero_out", 0 0;
E_0x563daf35a910 .event edge, v0x563daf3783a0_0, v0x563daf378580_0, v0x563daf378670_0, v0x563daf378750_0;
S_0x563daf3789e0 .scope module, "WriteRegMux" "mux_2_1" 3 121, 7 25 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x563daf375550 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
v0x563daf378cd0_0 .net "data_out", 31 0, L_0x563daf38f330;  alias, 1 drivers
v0x563daf378dd0_0 .net "datain1", 31 0, L_0x563daf38f460;  1 drivers
v0x563daf378eb0_0 .net "datain2", 31 0, L_0x563daf38f650;  1 drivers
v0x563daf378fa0_0 .net "select_in", 0 0, v0x563daf374bb0_0;  alias, 1 drivers
L_0x563daf38f330 .functor MUXZ 32, L_0x563daf38f460, L_0x563daf38f650, v0x563daf374bb0_0, C4<>;
S_0x563daf379100 .scope module, "pc_adder" "alu" 3 66, 4 29 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7f48fd6da018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x563daf3793f0_0 .net "alu_control_in", 3 0, L_0x7f48fd6da018;  1 drivers
v0x563daf3794f0_0 .var "alu_result_out", 31 0;
v0x563daf3795e0_0 .net "channel_a_in", 31 0, v0x563daf375840_0;  alias, 1 drivers
L_0x7f48fd6da060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563daf3796e0_0 .net "channel_b_in", 31 0, L_0x7f48fd6da060;  1 drivers
v0x563daf379780_0 .var "temp", 31 0;
v0x563daf3798b0_0 .var "zero_out", 0 0;
E_0x563daf379360 .event edge, v0x563daf3793f0_0, v0x563daf375840_0, v0x563daf3796e0_0, v0x563daf379780_0;
S_0x563daf379a10 .scope module, "step4mux" "mux_2_1" 3 149, 7 25 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x563daf379bf0 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
v0x563daf379cc0_0 .net "data_out", 31 0, L_0x563daf38fba0;  alias, 1 drivers
v0x563daf379dd0_0 .net "datain1", 31 0, v0x563daf326320_0;  alias, 1 drivers
v0x563daf379ea0_0 .net "datain2", 31 0, L_0x563daf38e8e0;  alias, 1 drivers
v0x563daf379fa0_0 .net "select_in", 0 0, v0x563daf374a30_0;  alias, 1 drivers
L_0x563daf38fba0 .functor MUXZ 32, v0x563daf326320_0, L_0x563daf38e8e0, v0x563daf374a30_0, C4<>;
S_0x563daf37a0c0 .scope module, "step5mux" "mux_2_1" 3 182, 7 25 0, S_0x563daf33f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x563daf37a2a0 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
v0x563daf37a370_0 .net "data_out", 31 0, L_0x563daf390380;  alias, 1 drivers
v0x563daf37a480_0 .net "datain1", 31 0, v0x563daf3794f0_0;  alias, 1 drivers
v0x563daf37a570_0 .net "datain2", 31 0, v0x563daf3784a0_0;  alias, 1 drivers
v0x563daf37a640_0 .net "select_in", 0 0, L_0x563daf38f790;  alias, 1 drivers
L_0x563daf390380 .functor MUXZ 32, v0x563daf3794f0_0, v0x563daf3784a0_0, L_0x563daf38f790, C4<>;
    .scope S_0x563daf379100;
T_0 ;
    %wait E_0x563daf379360;
    %load/vec4 v0x563daf3793f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf379780_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x563daf3795e0_0;
    %load/vec4 v0x563daf3796e0_0;
    %and;
    %store/vec4 v0x563daf379780_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x563daf3795e0_0;
    %load/vec4 v0x563daf3796e0_0;
    %or;
    %store/vec4 v0x563daf379780_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x563daf3795e0_0;
    %load/vec4 v0x563daf3796e0_0;
    %add;
    %store/vec4 v0x563daf379780_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x563daf3795e0_0;
    %load/vec4 v0x563daf3796e0_0;
    %sub;
    %store/vec4 v0x563daf379780_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x563daf3795e0_0;
    %load/vec4 v0x563daf3796e0_0;
    %or;
    %inv;
    %store/vec4 v0x563daf379780_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x563daf3795e0_0;
    %load/vec4 v0x563daf3796e0_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x563daf379780_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf379780_0, 0, 32;
T_0.9 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x563daf379780_0;
    %store/vec4 v0x563daf3794f0_0, 0, 32;
    %load/vec4 v0x563daf379780_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x563daf3798b0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x563daf375370;
T_1 ;
    %wait E_0x563daf35a870;
    %load/vec4 v0x563daf375930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563daf375840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563daf375680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563daf3759f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x563daf375760_0;
    %assign/vec4 v0x563daf375840_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563daf375b90;
T_2 ;
    %vpi_call 9 49 "$readmemb", P_0x563daf374ef0, v0x563daf376630, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x563daf375b90;
T_3 ;
    %wait E_0x563daf375e10;
    %load/vec4 v0x563daf3768c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563daf376a20_0;
    %load/vec4 v0x563daf3767e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x563daf376630, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563daf340ae0;
T_4 ;
    %wait E_0x563daf2f3cd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf374bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf3747a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf374920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf374a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563daf374640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf374af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf374700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf374c70_0, 0, 1;
    %load/vec4 v0x563daf374840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf3747a0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374c70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563daf374640_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374c70_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374920_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374af0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf374bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf3747a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563daf374640_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563daf376e30;
T_5 ;
    %wait E_0x563daf375e10;
    %load/vec4 v0x563daf377d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf377810_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x563daf377810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x563daf377810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563daf3770f0, 0, 4;
    %load/vec4 v0x563daf377810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563daf377810_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563daf377ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x563daf377e30_0;
    %load/vec4 v0x563daf377ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563daf3770f0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563daf3407c0;
T_6 ;
    %wait E_0x563daf32a870;
    %load/vec4 v0x563daf3741c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563daf3741c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x563daf374380_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x563daf3742c0_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563daf3404a0;
T_7 ;
    %wait E_0x563daf32a080;
    %load/vec4 v0x563daf321750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x563daf357b20_0;
    %load/vec4 v0x563daf357d20_0;
    %and;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x563daf357b20_0;
    %load/vec4 v0x563daf357d20_0;
    %or;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x563daf357b20_0;
    %load/vec4 v0x563daf357d20_0;
    %add;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x563daf357b20_0;
    %load/vec4 v0x563daf357d20_0;
    %sub;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x563daf357b20_0;
    %load/vec4 v0x563daf357d20_0;
    %or;
    %inv;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x563daf357b20_0;
    %load/vec4 v0x563daf357d20_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf3591b0_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x563daf3591b0_0;
    %store/vec4 v0x563daf326320_0, 0, 32;
    %load/vec4 v0x563daf3591b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x563daf34bfc0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563daf378140;
T_8 ;
    %wait E_0x563daf35a910;
    %load/vec4 v0x563daf3783a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf378750_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x563daf378580_0;
    %load/vec4 v0x563daf378670_0;
    %and;
    %store/vec4 v0x563daf378750_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x563daf378580_0;
    %load/vec4 v0x563daf378670_0;
    %or;
    %store/vec4 v0x563daf378750_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x563daf378580_0;
    %load/vec4 v0x563daf378670_0;
    %add;
    %store/vec4 v0x563daf378750_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x563daf378580_0;
    %load/vec4 v0x563daf378670_0;
    %sub;
    %store/vec4 v0x563daf378750_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x563daf378580_0;
    %load/vec4 v0x563daf378670_0;
    %or;
    %inv;
    %store/vec4 v0x563daf378750_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x563daf378580_0;
    %load/vec4 v0x563daf378670_0;
    %cmp/u;
    %jmp/0xz  T_8.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x563daf378750_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf378750_0, 0, 32;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x563daf378750_0;
    %store/vec4 v0x563daf3784a0_0, 0, 32;
    %load/vec4 v0x563daf378750_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 1;
    %store/vec4 v0x563daf378880_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563daf346f10;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf37d350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563daf37da40_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x563daf346f10;
T_10 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x563daf346f10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf37d180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf37d880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf37d180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563daf37d880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf37d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563daf37d880_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0x563daf37d180_0;
    %inv;
    %store/vec4 v0x563daf37d180_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x563daf346f10;
T_12 ;
    %wait E_0x563daf329eb0;
    %wait E_0x563daf375e10;
    %wait E_0x563daf375e10;
    %delay 1000, 0;
    %load/vec4 v0x563daf37da40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563daf37da40_0, 0, 32;
    %vpi_call 2 90 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x563daf37da40_0 {0 0 0};
    %load/vec4 v0x563daf37db00_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x563daf37dbc0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x563daf37d350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563daf37d350_0, 0, 32;
    %vpi_call 2 93 "$display", "passed." {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call 2 95 "$display", "failed." {0 0 0};
T_12.1 ;
    %wait E_0x563daf375e10;
    %delay 1000, 0;
    %load/vec4 v0x563daf37da40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563daf37da40_0, 0, 32;
    %vpi_call 2 100 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x563daf37da40_0 {0 0 0};
    %load/vec4 v0x563daf37db00_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x563daf37dbc0_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x563daf37d350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563daf37d350_0, 0, 32;
    %vpi_call 2 103 "$display", "passed." {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call 2 105 "$display", "failed." {0 0 0};
T_12.3 ;
    %vpi_call 2 108 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 109 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x563daf37d350_0, v0x563daf37da40_0 {0 0 0};
    %vpi_call 2 110 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "alu.v";
    "alu_control.v";
    "control_unit.v";
    "mux_2_1.v";
    "gen_register.v";
    "cpumemory.v";
    "cpu_registers.v";
