{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635071810750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635071810750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 16:06:50 2021 " "Processing started: Sun Oct 24 16:06:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635071810750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071810750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_lcd -c timer_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_lcd -c timer_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071810750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635071811385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635071811387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller_tb-tb " "Found design unit 1: timer_controller_tb-tb" {  } { { "timer_controller_tb.vhd" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller_tb " "Found entity 1: timer_controller_tb" {  } { { "timer_controller_tb.vhd" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071822312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller-DutWrap " "Found design unit 1: timer_controller-DutWrap" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller " "Found entity 1: timer_controller" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071822312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ckt.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_ckt.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ckt-timer " "Found design unit 1: timer_ckt-timer" {  } { { "timer_ckt.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_ckt.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ckt " "Found entity 1: timer_ckt" {  } { { "timer_ckt.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_ckt.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071822312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_lcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_lcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-BHV " "Found design unit 1: fsm-BHV" {  } { { "fsm_lcd.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/fsm_lcd.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm_lcd.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/fsm_lcd.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635071822312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071822312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_controller " "Elaborating entity \"timer_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635071822361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:add_instance_1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:add_instance_1\"" {  } { { "timer_controller.vhdl" "add_instance_1" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635071822363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ckt timer_ckt:add_instance_2 " "Elaborating entity \"timer_ckt\" for hierarchy \"timer_ckt:add_instance_2\"" {  } { { "timer_controller.vhdl" "add_instance_2" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635071822363 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[2\] timer_ckt.vhdl(6) " "Using initial value X (don't care) for net \"LED\[2\]\" at timer_ckt.vhdl(6)" {  } { { "timer_ckt.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_ckt.vhdl" 6 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071822527 "|timer_controller|timer_ckt:add_instance_2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[0\] VCC " "Pin \"out_LED\[0\]\" is stuck at VCC" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|out_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[1\] VCC " "Pin \"out_LED\[1\]\" is stuck at VCC" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|out_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[2\] GND " "Pin \"out_LED\[2\]\" is stuck at GND" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|out_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[3\] VCC " "Pin \"out_LED\[3\]\" is stuck at VCC" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|out_LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635071822877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635071822877 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_1 " "No output dependent on input pin \"clock_1\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|clock_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_switch\[0\] " "No output dependent on input pin \"inp_switch\[0\]\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|inp_switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_switch\[1\] " "No output dependent on input pin \"inp_switch\[1\]\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|inp_switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_switch\[2\] " "No output dependent on input pin \"inp_switch\[2\]\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|inp_switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "No output dependent on input pin \"clock_50\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/New/timer_controller.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635071822877 "|timer_controller|clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635071822877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635071822877 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635071822877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635071822877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635071822932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 16:07:02 2021 " "Processing ended: Sun Oct 24 16:07:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635071822932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635071822932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635071822932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635071822932 ""}
