`include "Question11.vl"

module Question11_tb;
reg a,b,A,B,C,D;
wire Q;
integer i;

Question11 Instance(.Q(Q), .a(a),.b(b),.A(A),.B(B),.C(C),.D(D));

initial
begin
    for(i=0; i<64; i=i+1) begin
        $monitor("%t| a=%b b=%b | A=%b B=%b C=%b D=%b | Q=%b", $time,a,b,A,B,C,D,Q);
        {a,b,A,B,C,D} = i;
        #1;
    end
end

endmodule