[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Thu Dec  2 00:30:54 2021
[*]
[dumpfile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/standalone/debug/debug.vcd"
[dumpfile_mtime] "Wed Dec  1 23:11:58 2021"
[dumpfile_size] 59876915
[savefile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/standalone/debug/debug.gtkw"
[timestart] 0
[size] 2449 1264
[pos] -1 -1
*-27.265070 359212500 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] debug_tb.
[treeopen] debug_tb.debug_uart.
[treeopen] debug_tb.uut.
[treeopen] debug_tb.uut.core.
[sst_width] 391
[signals_width] 452
[sst_expanded] 1
[sst_vpaned_height] 414
@28
debug_tb.spiflash.clk
debug_tb.spiflash.csb
debug_tb.spiflash.io1
debug_tb.spiflash.io0
debug_tb.spiflash.io1
@22
debug_tb.spiflash.spi_addr[23:0]
debug_tb.spiflash.spi_cmd[7:0]
@200
-
-sram
@22
debug_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.addr0[8:0]
debug_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.din0[31:0]
debug_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.dout0[31:0]
@28
debug_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.web0
@22
debug_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.wmask0[3:0]
@28
debug_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.csb0
debug_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.clk0
@200
-
@22
debug_tb.uut.core.VexRiscv.execute_PC[31:0]
@200
-
@28
debug_tb.debug_in
debug_tb.uart_rx
debug_tb.uart_tx
@800022
debug_tb.irq[5:0]
@28
(0)debug_tb.irq[5:0]
(1)debug_tb.irq[5:0]
(2)debug_tb.irq[5:0]
(3)debug_tb.irq[5:0]
(4)debug_tb.irq[5:0]
(5)debug_tb.irq[5:0]
@200
-
@1001200
-group_end
@22
debug_tb.uut.la_output[127:0]
@28
debug_tb.uut.core.shared_ack
debug_tb.uut.core.shared_cyc
@22
debug_tb.uut.core.shared_dat_r[31:0]
debug_tb.uut.core.shared_dat_w[31:0]
@28
debug_tb.uut.core.shared_stb
debug_tb.uut.core.shared_we
@200
-
@28
debug_tb.uut.core.sram_bus_ack
debug_tb.uut.core.sram_bus_cyc
debug_tb.uut.core.sram_bus_stb
@200
-
-debug_uart
@2
debug_tb.debug_uart.wb_read.addr[31:0]
@28
debug_tb.debug_uart.rx
debug_tb.debug_uart.tx
@200
-
@28
debug_tb.uut.core.mgmtsoc_vexriscv_debug_bus_ack
@2
debug_tb.uut.core.mgmtsoc_vexriscv_debug_bus_adr[29:0]
@28
debug_tb.uut.core.mgmtsoc_vexriscv_debug_bus_cyc
@22
debug_tb.uut.core.mgmtsoc_vexriscv_debug_bus_dat_r[31:0]
debug_tb.uut.core.mgmtsoc_vexriscv_debug_bus_dat_w[31:0]
@28
debug_tb.uut.core.mgmtsoc_vexriscv_debug_bus_stb
debug_tb.uut.core.mgmtsoc_vexriscv_debug_bus_we
@200
-
@28
debug_tb.uut.core.mgmtsoc_ibus_ibus_ack
@2
debug_tb.uut.core.mgmtsoc_ibus_ibus_adr[29:0]
@28
debug_tb.uut.core.mgmtsoc_ibus_ibus_cyc
@22
debug_tb.uut.core.mgmtsoc_ibus_ibus_dat_w[31:0]
@28
debug_tb.uut.core.mgmtsoc_ibus_ibus_stb
debug_tb.uut.core.mgmtsoc_ibus_ibus_we
@200
-
@28
debug_tb.uut.core.mgmtsoc_dbus_dbus_ack
@2
debug_tb.uut.core.mgmtsoc_dbus_dbus_adr[29:0]
@28
debug_tb.uut.core.mgmtsoc_dbus_dbus_cyc
@22
debug_tb.uut.core.mgmtsoc_dbus_dbus_dat_w[31:0]
@28
debug_tb.uut.core.mgmtsoc_dbus_dbus_stb
debug_tb.uut.core.mgmtsoc_dbus_dbus_we
@200
-
@28
debug_tb.uut.core_clk
debug_tb.uut.core_rstn
@200
-
@2
debug_tb.uut.core.mgmtsoc_dbus_dbus_adr[29:0]
@200
-
@28
debug_tb.uut.debug_in
debug_tb.uut.debug_out
debug_tb.uut.core.uartwishbonebridge_next_state[2:0]
debug_tb.uut.core.uartwishbonebridge_rs232phyrx_state
@24
debug_tb.uut.core.uartwishbonebridge_state[2:0]
debug_tb.uut.core.uartwishbonebridge_next_state[2:0]
@200
-
@22
debug_tb.uut.core.dbg_uart_wishbone_adr[29:0]
debug_tb.uut.core.dbg_uart_wishbone_dat_r[31:0]
debug_tb.uut.core.dbg_uart_wishbone_dat_w[31:0]
debug_tb.uut.core.dbg_uart_wishbone_sel[3:0]
@28
debug_tb.uut.core.dbg_uart_wishbone_stb
debug_tb.uut.core.dbg_uart_wishbone_cyc
@29
debug_tb.uut.core.dbg_uart_wishbone_ack
@28
debug_tb.uut.core.dbg_uart_wishbone_we
debug_tb.uut.core.dbg_uart_tx_tick
@22
debug_tb.uut.core.dbg_uart_tx_phase[31:0]
@28
debug_tb.uut.core.dbg_uart_rx_source_valid
debug_tb.uut.core.dbg_uart_tx_sink_ready
debug_tb.uut.core.dbg_uart_tx_sink_valid
debug_tb.uut.core.dbg_uart_wait
debug_tb.uut.core.dbg_uart_rx_rx
debug_tb.uut.core.dbg_uart_rx_rx_d
@22
debug_tb.uut.core.dbg_uart_rx_data[7:0]
@28
debug_tb.uut.core.dbg_uart_tx_sink_valid
debug_tb.uut.core.dbg_uart_tx_sink_ready
@200
-
@c00022
debug_tb.uut.core.shared_adr[29:0]
@28
(0)debug_tb.uut.core.shared_adr[29:0]
(1)debug_tb.uut.core.shared_adr[29:0]
(2)debug_tb.uut.core.shared_adr[29:0]
(3)debug_tb.uut.core.shared_adr[29:0]
(4)debug_tb.uut.core.shared_adr[29:0]
(5)debug_tb.uut.core.shared_adr[29:0]
(6)debug_tb.uut.core.shared_adr[29:0]
(7)debug_tb.uut.core.shared_adr[29:0]
(8)debug_tb.uut.core.shared_adr[29:0]
(9)debug_tb.uut.core.shared_adr[29:0]
(10)debug_tb.uut.core.shared_adr[29:0]
(11)debug_tb.uut.core.shared_adr[29:0]
(12)debug_tb.uut.core.shared_adr[29:0]
(13)debug_tb.uut.core.shared_adr[29:0]
(14)debug_tb.uut.core.shared_adr[29:0]
(15)debug_tb.uut.core.shared_adr[29:0]
(16)debug_tb.uut.core.shared_adr[29:0]
(17)debug_tb.uut.core.shared_adr[29:0]
(18)debug_tb.uut.core.shared_adr[29:0]
(19)debug_tb.uut.core.shared_adr[29:0]
(20)debug_tb.uut.core.shared_adr[29:0]
(21)debug_tb.uut.core.shared_adr[29:0]
(22)debug_tb.uut.core.shared_adr[29:0]
(23)debug_tb.uut.core.shared_adr[29:0]
(24)debug_tb.uut.core.shared_adr[29:0]
(25)debug_tb.uut.core.shared_adr[29:0]
(26)debug_tb.uut.core.shared_adr[29:0]
(27)debug_tb.uut.core.shared_adr[29:0]
(28)debug_tb.uut.core.shared_adr[29:0]
(29)debug_tb.uut.core.shared_adr[29:0]
@1401200
-group_end
@800022
debug_tb.uut.core.slave_sel[6:0]
@28
(0)debug_tb.uut.core.slave_sel[6:0]
(1)debug_tb.uut.core.slave_sel[6:0]
(2)debug_tb.uut.core.slave_sel[6:0]
(3)debug_tb.uut.core.slave_sel[6:0]
(4)debug_tb.uut.core.slave_sel[6:0]
(5)debug_tb.uut.core.slave_sel[6:0]
(6)debug_tb.uut.core.slave_sel[6:0]
@1001200
-group_end
@200
-
@800028
debug_tb.uut.core.request[2:0]
@28
(0)debug_tb.uut.core.request[2:0]
(1)debug_tb.uut.core.request[2:0]
(2)debug_tb.uut.core.request[2:0]
@1001200
-group_end
@24
debug_tb.uut.core.grant[1:0]
@200
-
@28
debug_tb.debug_uart.RX
debug_tb.debug_uart.TX
@22
debug_tb.debug_uart.data[31:0]
@28
debug_tb.debug_uart.rx
debug_tb.debug_uart.start
debug_tb.debug_uart.tx
@22
debug_tb.debug_uart.wb_read.addr[31:0]
debug_tb.debug_uart.wb_read.word[31:0]
@c00022
debug_tb.debug_uart.uart_get.b[7:0]
@28
(0)debug_tb.debug_uart.uart_get.b[7:0]
(1)debug_tb.debug_uart.uart_get.b[7:0]
(2)debug_tb.debug_uart.uart_get.b[7:0]
(3)debug_tb.debug_uart.uart_get.b[7:0]
(4)debug_tb.debug_uart.uart_get.b[7:0]
(5)debug_tb.debug_uart.uart_get.b[7:0]
(6)debug_tb.debug_uart.uart_get.b[7:0]
(7)debug_tb.debug_uart.uart_get.b[7:0]
@1401200
-group_end
@420
debug_tb.debug_uart.uart_get.i
@200
-
-
[pattern_trace] 1
[pattern_trace] 0
