name: CI

on:
  push:
    branches: [ "main" ]
  pull_request:
    branches: [ "main" ]

jobs:
  build-and-analyze:
    runs-on: ubuntu-latest

    steps:
    - name: Verilog Compiler
      uses: jge162/verilog_compiler@1.0.0

#    - run: |
#        sudo apt-get update
#        sudo apt-get install iverilog

    - run: |
        make sim_iverilog TOP=tb_model
