Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar  8 12:44:56 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.107ns  (logic 4.594ns (45.450%)  route 5.513ns (54.550%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[18]/Q
                         net (fo=9, routed)           0.991     1.447    C1/md[1]
    SLICE_X0Y41          LUT6 (Prop_lut6_I4_O)        0.124     1.571 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.674     2.246    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.152     2.398 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.781     3.179    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.326     3.505 r  C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.066     6.571    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.536    10.107 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.107    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 4.597ns (45.497%)  route 5.508ns (54.503%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[18]/Q
                         net (fo=9, routed)           0.991     1.447    C1/md[1]
    SLICE_X0Y41          LUT6 (Prop_lut6_I4_O)        0.124     1.571 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.674     2.246    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.152     2.398 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.777     3.175    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.326     3.501 r  C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.065     6.566    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539    10.105 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.105    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.594ns (48.112%)  route 4.955ns (51.888%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[18]/Q
                         net (fo=9, routed)           0.991     1.447    C1/md[1]
    SLICE_X0Y41          LUT6 (Prop_lut6_I4_O)        0.124     1.571 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.674     2.246    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.152     2.398 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.769     3.166    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.326     3.492 r  C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.521     6.013    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536     9.550 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.550    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 4.592ns (50.622%)  route 4.479ns (49.378%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           0.830     1.286    C1/md[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.124     1.410 r  C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.444     1.854    C1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.150     2.004 r  C1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.764     2.768    C1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.326     3.094 r  C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441     5.535    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536     9.070 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.070    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 4.574ns (51.116%)  route 4.374ns (48.884%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           0.830     1.286    C1/md[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.124     1.410 r  C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.444     1.854    C1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.150     2.004 r  C1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.005     3.009    C1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.326     3.335 r  C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095     5.430    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518     8.948 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.948    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.562ns (53.940%)  route 3.895ns (46.060%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           0.830     1.286    C1/md[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.124     1.410 f  C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.444     1.854    C1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.150     2.004 f  C1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.752     2.757    C1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I3_O)        0.326     3.083 r  C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.951    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.506     8.457 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.457    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 4.242ns (51.633%)  route 3.974ns (48.367%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  C1/cnt_reg[26]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[26]/Q
                         net (fo=2, routed)           1.261     1.717    C1/S[3]
    SLICE_X0Y41          LUT6 (Prop_lut6_I1_O)        0.124     1.841 r  C1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.039     2.880    C1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I1_O)        0.124     3.004 r  C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.678    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.538     8.217 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.217    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 4.126ns (52.251%)  route 3.771ns (47.749%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  C1/cnt_reg[18]/Q
                         net (fo=9, routed)           0.840     1.296    C1/md[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.124     1.420 r  C1/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930     4.351    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     7.897 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.897    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.126ns (54.738%)  route 3.412ns (45.262%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           1.151     1.607    C1/md[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.124     1.731 r  C1/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.261     3.992    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546     7.537 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.537    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 4.355ns (58.407%)  route 3.101ns (41.593%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[18]/Q
                         net (fo=9, routed)           1.180     1.636    C1/md[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.150     1.786 r  C1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.921     3.707    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.749     7.455 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.455    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE                         0.000     0.000 r  C1/cnt_reg[11]/C
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    C1/cnt_reg_n_0_[11]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    C1/cnt_reg[8]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  C1/cnt_reg[15]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    C1/cnt_reg_n_0_[15]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    C1/cnt_reg[12]_i_1_n_4
    SLICE_X1Y37          FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  C1/cnt_reg[3]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    C1/cnt_reg_n_0_[3]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  C1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    C1/cnt_reg[0]_i_1_n_4
    SLICE_X1Y34          FDRE                                         r  C1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  C1/cnt_reg[7]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    C1/cnt_reg_n_0_[7]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  C1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    C1/cnt_reg[4]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  C1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  C1/cnt_reg[12]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    C1/cnt_reg_n_0_[12]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  C1/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    C1/cnt_reg[12]_i_1_n_7
    SLICE_X1Y37          FDRE                                         r  C1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[16]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    C1/cnt_reg_n_0_[16]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  C1/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    C1/cnt_reg[16]_i_1_n_7
    SLICE_X1Y38          FDRE                                         r  C1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  C1/cnt_reg[20]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    C1/cnt_reg_n_0_[20]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  C1/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    C1/cnt_reg[20]_i_1_n_7
    SLICE_X1Y39          FDRE                                         r  C1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  C1/cnt_reg[4]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    C1/cnt_reg_n_0_[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  C1/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    C1/cnt_reg[4]_i_1_n_7
    SLICE_X1Y35          FDRE                                         r  C1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE                         0.000     0.000 r  C1/cnt_reg[8]/C
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    C1/cnt_reg_n_0_[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  C1/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    C1/cnt_reg[8]_i_1_n_7
    SLICE_X1Y36          FDRE                                         r  C1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE                         0.000     0.000 r  C1/cnt_reg[10]/C
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    C1/cnt_reg_n_0_[10]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  C1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    C1/cnt_reg[8]_i_1_n_5
    SLICE_X1Y36          FDRE                                         r  C1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------





