// Seed: 1001258861
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_8 = id_3, id_9, id_10 = id_9, id_11;
  wire id_12;
  for (id_13 = id_10; 1; id_5 = 1) always $display(1);
endmodule
module module_1 (
    input  tri   id_0
    , id_3,
    output logic id_1
);
  always id_1 <= 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
