<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: -6 (means success: 0)
should_fail_because: 
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>
defines: 
time_elapsed: 0.000s
ram usage: 9988 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: attrib02_port_decl.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a> to parse list
Warning::PARSE_TO_AST attrib02_port_decl.v:2 error in parsing: (syntax error, unexpected &#39;(&#39;)
2:   (* this_is_clock = 1 *)
Warning::PARSE_TO_AST attrib02_port_decl.v:7 error in parsing: (syntax error, unexpected &#39;(&#39;)
7:   (* an_output_register = 1*)
Error::AST attrib02_port_decl.v:1 No matching declaration for port clk
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1593454257465/work/ODIN_II/SRC/parse_making_ast.cpp:374: ast_node_t* resolve_ports(ids, ast_node_t*): Fatal error

</pre>
</body>