#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 17 23:48:46 2022
# Process ID: 9504
# Current directory: E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29724 E:\COA_assign\Assignment 2 - Team  6\Jump-Pipelined\mips.xpr
# Log file: E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/vivado.log
# Journal file: E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/mips.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/MANSI/Desktop/SECOND YEAR/COMPARCH/Assignment 2 - Team  6/Jump-Pipelined' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.211 ; gain = 0.000
open_bd_design {E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_3
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_2
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_1
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_3
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_6
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_8
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_7
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_9
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_10
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_11
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_12
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_13
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_14
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_4
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_5
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_15
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_17
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_16
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_18
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_19
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_20
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_21
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_22
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_23
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_24
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_25
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/mips.srcs/sources_1/bd/mips/mips.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.211 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/mips.srcs/sources_1/new/AND_gate.v} w ]
add_files {{E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/mips.srcs/sources_1/new/AND_gate.v}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference dff DataPath/dff_26
WARNING: [IP_Flow 19-3571] IP 'mips_dff_26_0' is restricted:
* Detected changes to module reference file(s).
move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/dff_26]
set_property location {2 1607 -19728} [get_bd_cells dff_26]
move_bd_cells [get_bd_cells DataPath] [get_bd_cells dff_26]
move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/dff_26]
move_bd_cells [get_bd_cells DataPath] [get_bd_cells dff_26]
move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/dff_26]
move_bd_cells [get_bd_cells DataPath] [get_bd_cells dff_26]
create_bd_cell -type module -reference dff DataPath/dff_27
WARNING: [IP_Flow 19-3571] IP 'mips_dff_27_0' is restricted:
* Detected changes to module reference file(s).
move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/dff_27]
move_bd_cells [get_bd_cells DataPath] [get_bd_cells dff_27]
create_bd_cell -type module -reference dff DataPath/dff_28
WARNING: [IP_Flow 19-3571] IP 'mips_dff_28_0' is restricted:
* Detected changes to module reference file(s).
move_bd_cells [get_bd_cells /] [get_bd_cells DataPath/dff_28]
move_bd_cells [get_bd_cells DataPath] [get_bd_cells dff_28]
set_property location {1 186 -18651} [get_bd_cells controlLogic_0]
delete_bd_objs [get_bd_nets DataPath/controlLogic_0_pcSrc]
connect_bd_net [get_bd_pins DataPath/ctrl3] [get_bd_pins DataPath/dff_26/d]
connect_bd_net [get_bd_pins DataPath/dff_26/q] [get_bd_pins DataPath/dff_28/d]
connect_bd_net [get_bd_pins DataPath/alu_0/zeroFlag] [get_bd_pins DataPath/dff_27/d]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/dff_26/i_clk]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/dff_28/i_clk]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/dff_27/i_clk]
create_bd_cell -type module -reference AND_gate DataPath/AND_gate_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3571] IP 'mips_AND_gate_0_0' is restricted:
* Detected changes to module reference file(s).
connect_bd_net [get_bd_pins DataPath/dff_28/q] [get_bd_pins DataPath/AND_gate_0/A]
connect_bd_net [get_bd_pins DataPath/dff_27/q] [get_bd_pins DataPath/AND_gate_0/B]
connect_bd_net [get_bd_pins DataPath/AND_gate_0/C] [get_bd_pins DataPath/mux_3/ctrl]
create_bd_cell -type module -reference dff DataPath/dff_29
WARNING: [IP_Flow 19-3571] IP 'mips_dff_29_0' is restricted:
* Detected changes to module reference file(s).
create_bd_cell -type module -reference dff DataPath/dff_30
WARNING: [IP_Flow 19-3571] IP 'mips_dff_30_0' is restricted:
* Detected changes to module reference file(s).
delete_bd_objs [get_bd_nets DataPath/ctrl4_1]
connect_bd_net [get_bd_pins DataPath/ctrl4] [get_bd_pins DataPath/dff_29/i_clk]
delete_bd_objs [get_bd_nets DataPath/ctrl4_1]
connect_bd_net [get_bd_pins DataPath/ctrl4] [get_bd_pins DataPath/dff_29/d]
connect_bd_net [get_bd_pins DataPath/dff_29/q] [get_bd_pins DataPath/dff_30/d]
connect_bd_net [get_bd_pins DataPath/dff_30/q] [get_bd_pins DataPath/mux_4/ctrl]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/dff_29/i_clk]
connect_bd_net [get_bd_pins DataPath/in_clock] [get_bd_pins DataPath/dff_30/i_clk]
save_bd_design
Wrote  : <E:\COA_assign\Assignment 2 - Team  6\Jump-Pipelined\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <E:/COA_assign/Assignment 2 - Team  6/Jump-Pipelined/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 00:01:23 2022...
