
---------- Begin Simulation Statistics ----------
final_tick                                79770339000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 429083                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669344                       # Number of bytes of host memory used
host_op_rate                                   429926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   233.05                       # Real time elapsed on the host
host_tick_rate                              342281240                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079770                       # Number of seconds simulated
sim_ticks                                 79770339000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.595407                       # CPI: cycles per instruction
system.cpu.discardedOps                        190981                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27285025                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626799                       # IPC: instructions per cycle
system.cpu.numCycles                        159540678                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132255653                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          270                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            270                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486294                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736020                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104181                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102115                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.901815                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65251                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51586517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51586517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51587121                       # number of overall hits
system.cpu.dcache.overall_hits::total        51587121                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       472110                       # number of overall misses
system.cpu.dcache.overall_misses::total        472110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16311427000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16311427000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16311427000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16311427000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52050812                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52050812                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059231                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009069                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35131.601676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35131.601676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34550.056131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34550.056131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       400299                       # number of writebacks
system.cpu.dcache.writebacks::total            400299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35297                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432950                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13404386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13404386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13733582000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13733582000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008242                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31245.801845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31245.801845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31720.942372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31720.942372                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431926                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40880862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40880862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4832451500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4832451500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41101738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41101738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21878.572140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21878.572140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2634                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2634                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4462409000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4462409000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20447.067934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20447.067934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10705655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10705655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11478975500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11478975500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47157.269975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47157.269975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32663                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32663                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8941977500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8941977500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42428.104063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42428.104063                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    329195500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    329195500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83298.456478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83298.456478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.464986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.152782                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.464986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          577                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416907406                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416907406                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42687935                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477059                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025955                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8529704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8529704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8529704                       # number of overall hits
system.cpu.icache.overall_hits::total         8529704                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38984500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38984500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38984500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38984500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69244.227353                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69244.227353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69244.227353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69244.227353                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.icache.writebacks::total               328                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38421500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38421500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38421500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38421500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68244.227353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68244.227353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68244.227353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68244.227353                       # average overall mshr miss latency
system.cpu.icache.replacements                    328                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8529704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8529704                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38984500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38984500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69244.227353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69244.227353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38421500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38421500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68244.227353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68244.227353                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.018527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15151.451155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.018527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17061097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17061097                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  79770339000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               324734                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324871                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 137                       # number of overall hits
system.l2.overall_hits::.cpu.data              324734                       # number of overall hits
system.l2.overall_hits::total                  324871                       # number of overall hits
system.l2.demand_misses::.cpu.inst                426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108216                       # number of demand (read+write) misses
system.l2.demand_misses::total                 108642                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               426                       # number of overall misses
system.l2.overall_misses::.cpu.data            108216                       # number of overall misses
system.l2.overall_misses::total                108642                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9661013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9697051000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36038000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9661013000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9697051000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432950                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433513                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432950                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433513                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.756661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.249950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250608                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.756661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.249950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250608                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84596.244131                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89275.273527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89256.926419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84596.244131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89275.273527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89256.926419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49734                       # number of writebacks
system.l2.writebacks::total                     49734                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            108639                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108639                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31778000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8578651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8610429500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31778000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8578651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8610429500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.756661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.249943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.756661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.249943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74596.244131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79275.609215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79257.260284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74596.244131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79275.609215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79257.260284                       # average overall mshr miss latency
system.l2.replacements                          75975                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       400299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           400299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       400299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       400299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          315                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              315                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          315                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          315                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            131559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                131559                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79197                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7242998500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7242998500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.375776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.375776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91455.465485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91455.465485                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6451028500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6451028500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.375776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81455.465485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81455.465485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.756661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.756661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84596.244131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84596.244131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31778000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31778000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.756661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.756661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74596.244131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74596.244131                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        193175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            193175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2418014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2418014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.130602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83325.217961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83325.217961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2127623000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2127623000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73325.854701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73325.854701                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31565.255987                       # Cycle average of tags in use
system.l2.tags.total_refs                      865685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.960834                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.466371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.008284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31424.781333                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963295                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55512775                       # Number of tag accesses
system.l2.tags.data_accesses                 55512775                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     99468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    216426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006720384500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              385117                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93534                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49734                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217278                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99468                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217278                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99468                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.874794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.273097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.465320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6048     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.425008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.402416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4852     80.15%     80.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.05%     80.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1119     18.48%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.23%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.68%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.40%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13905792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6365952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    174.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74096037000                       # Total gap between requests
system.mem_ctrls.avgGap                     467857.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        54528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13851264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6363968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 683562.345146859647                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 173639277.125298410654                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79778625.486347749829                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          852                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       216426                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99468                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26375500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7713982750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1717581644000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30957.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35642.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17267680.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        54528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13851264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13905792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6365952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6365952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          426                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108213                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         108639                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49734                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49734                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       683562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173639277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        174322839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       683562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       683562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79803497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79803497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79803497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       683562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173639277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       254126336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               217278                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99437                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6144                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3666395750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1086390000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7740358250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16874.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35624.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              184771                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86285                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   443.937887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   286.850863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   391.400823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          853      1.87%      1.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23361     51.16%     53.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2732      5.98%     59.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1492      3.27%     62.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1281      2.81%     65.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1824      3.99%     69.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1073      2.35%     71.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1041      2.28%     73.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12002     26.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13905792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6363968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              174.322839                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.778625                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       164798340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        87592395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      778174320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     261997020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6296986800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15385971240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17675217600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40650737715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   509.597154                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  45776797250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2663647750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31329894000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       161206920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        85683510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      773190600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     257064120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6296986800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15054886740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17954025600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40583044290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.748550                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  46506104750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2663647750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30600586500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29442                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49734                       # Transaction distribution
system.membus.trans_dist::CleanEvict            25971                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79197                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       292983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 292983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20271744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20271744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            108639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  108639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              108639                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           608756500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1014961000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            222757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       450033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          328                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210756                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1454                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1297826                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1299280                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       114048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106655872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              106769920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           75975                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6365952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           509488                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000689                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026238                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 509137     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    351      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             509488                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79770339000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1234137500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1407500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1082376497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
