/*===========================================================================

FILE:        icb_rpm_data.c

DESCRIPTION: This file describes the target data for ICB on RPM.

   Copyright (c) 2015 Qualcomm Technologies Incorporated.
             All Rights Reserved
             QUALCOMM Proprietary/GTDR
-------------------------------------------------------------------------------

$Header: //components/rel/rpm.bf/2.1.3/core/buses/icb/src/9x05/icb_rpm_data.c#3 $ 

                      EDIT HISTORY FOR FILE

 Autogenerated for target: MDM9205
 This file was generated using Autogen script: 
 gen.py

 when         who     what, where, why
 ----------   ---     -----------------------------------------------------------
 2018/11/16 Autogen  Autogenerated version

=============================================================================*/
#include "icb_rpmi.h"
#include "msmhwiobase.h"
#include "icb_rpm_hwio.h"

/*============================================================================
                            DATA DECLARATIONS
============================================================================*/
/****************************************************************************/
/*                              BUSES                                       */
/****************************************************************************/
/**** Bus: bimc ****/
static HAL_bimc_InfoType bimc_hal_info =
{
  .pBaseAddr      = (uint8_t *)BIMC_BASE,
  .uQosFreq       = 19200,
};

static const icb_bus_def_type bimc_bus =
{
  .pBaseAddr        = (uint8_t *)BIMC_BASE,
  .busType          = ICB_BUS_BIMC,
  .uDataWidth       = 8,
  .pInfo            = (void *)&bimc_hal_info,
  .aggType          = ICB_AGG_SCHEME_0,
  .uP0              = 153,
  .uP1              = 100,
};

/**** Bus: cr_virt ****/

static const icb_bus_def_type cr_virt_bus =
{
  .pBaseAddr        = (uint8_t *)0,
  .busType          = ICB_BUS_VIRT,
  .uDataWidth       = 8,
};

/**** Bus: pcnoc ****/
static HAL_noc_QosMasterInfoType pcnoc_master_info[15] =
{
   [0] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* cr_virt_pcnoc */
   [5] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED, /* qpic */
   [6] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED, /* blsp_1 */
   [9] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED, /* audio */
   [12] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED, /* usb_hs1 */
   [13] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED, /* qdss_bam */
   [14] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED, /* qdss_etr */
};

static HAL_noc_InfoType pcnoc_hal_info =
{
  .pBaseAddr      = (uint8_t *)PC_NOC_BASE,
  .uNumMasters    = 21,
  .uNumQosMasters = 15,
  .uNumSlaves     = 52,
  .uQosFreq       = 19200,
  .aMasters       = pcnoc_master_info,
  .eOffsetType    = NOC_QOS_OFFSET_0x7_0x1,
};

static const icb_bus_def_type pcnoc_bus =
{
  .pBaseAddr        = (uint8_t *)PC_NOC_BASE,
  .busType          = ICB_BUS_NOC,
  .uDataWidth       = 8,
  .pInfo            = (void *)&pcnoc_hal_info,
};

/****************************************************************************/
/*                              CLOCKS                                      */
/****************************************************************************/
/**** Clock: /clk/bimc ****/
static uint32_t clock_bimc_reqs[4] = {0};
static icb_clock_type clock_bimc_info = 
{
  .name        = "/clk/bimc",
  .num_clients = 4,
  .client_reqs = clock_bimc_reqs,
};

/**** Clock: /clk/ce1 ****/
static uint32_t clock_ce1_reqs[1] = {0};
static icb_clock_type clock_ce1_info = 
{
  .name        = "/clk/ce1",
  .num_clients = 1,
  .client_reqs = clock_ce1_reqs,
};

/**** Clock: /clk/pcnoc ****/
static uint32_t clock_pcnoc_reqs[29] = {0};
static icb_clock_type clock_pcnoc_info = 
{
  .name        = "/clk/pcnoc",
  .num_clients = 29,
  .client_reqs = clock_pcnoc_reqs,
};

/****************************************************************************/
/*                              SLAVES                                      */
/****************************************************************************/
/**** Slave: audio ****/
/* bus clock client */
static const icb_clock_handle_type slave_audio_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 13,
};

/* slave port ids */
static const uint32_t slave_audio_ports[1] =
{
  [0] = 14,
};

/* slave definition */
static const icb_slave_type slave_audio =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_AUDIO,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_audio_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_audio_bus_clk,
};

/**** Slave: bimc_pcnoc ****/
/* bus clock client */
static const icb_clock_handle_type slave_bimc_pcnoc_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 2,
};

/* slave port ids */
static const uint32_t slave_bimc_pcnoc_ports[1] =
{
  [0] = 1,
};

/* slave definition */
static const icb_slave_type slave_bimc_pcnoc =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_BIMC_PCNOC,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_bimc_pcnoc_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 8,
  .bus_clk        = &slave_bimc_pcnoc_bus_clk,
};

/**** Slave: blsp_1 ****/
/* bus clock client */
static const icb_clock_handle_type slave_blsp_1_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 14,
};

/* slave port ids */
static const uint32_t slave_blsp_1_ports[1] =
{
  [0] = 0,
};

/* slave definition */
static const icb_slave_type slave_blsp_1 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_BLSP_1,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_blsp_1_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_blsp_1_bus_clk,
};

/**** Slave: crypto0_cfg ****/
/* bus clock client */
static const icb_clock_handle_type slave_crypto0_cfg_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 15,
};

/* slave port ids */
static const uint32_t slave_crypto0_cfg_ports[1] =
{
  [0] = 8,
};

/* slave definition */
static const icb_slave_type slave_crypto0_cfg =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_CRYPTO_0_CFG,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_crypto0_cfg_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_crypto0_cfg_bus_clk,
};

/**** Slave: ebi ****/
/* bus clock client */
static const icb_clock_handle_type slave_ebi_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 3,
};

/* slave port ids */
static const uint32_t slave_ebi_ports[1] =
{
  [0] = 0,
};

/* slave definition */
static const icb_slave_type slave_ebi =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_EBI1,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_ebi_ports,
    .pDefaults    = NULL,
    .bMonitored   = true,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_ebi_bus_clk,
};

/**** Slave: imem ****/
/* bus clock client */
static const icb_clock_handle_type slave_imem_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 16,
};

/* slave port ids */
static const uint32_t slave_imem_ports[1] =
{
  [0] = 43,
};

/* slave definition */
static const icb_slave_type slave_imem =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_IMEM,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_imem_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 8,
  .bus_clk        = &slave_imem_bus_clk,
};

/**** Slave: message_ram ****/
/* bus clock client */
static const icb_clock_handle_type slave_message_ram_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 17,
};

/* slave port ids */
static const uint32_t slave_message_ram_ports[1] =
{
  [0] = 9,
};

/* slave definition */
static const icb_slave_type slave_message_ram =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_MESSAGE_RAM,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_message_ram_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_message_ram_bus_clk,
};

/**** Slave: pcnoc_bimc_1 ****/
/* bus clock client */
static const icb_clock_handle_type slave_pcnoc_bimc_1_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 18,
};

/* slave port ids */
static const uint32_t slave_pcnoc_bimc_1_ports[1] =
{
  [0] = 41,
};

/* slave definition */
static const icb_slave_type slave_pcnoc_bimc_1 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PCNOC_BIMC_1,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_pcnoc_bimc_1_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 8,
  .bus_clk        = &slave_pcnoc_bimc_1_bus_clk,
};

/**** Slave: pcnoc_int_0 ****/
/* bus clock client */
static const icb_clock_handle_type slave_pcnoc_int_0_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 19,
};

/* slave definition */
static const icb_slave_type slave_pcnoc_int_0 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PCNOC_INT_0,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = NULL,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_pcnoc_int_0_bus_clk,
};

/**** Slave: pcnoc_int_1 ****/
/* bus clock client */
static const icb_clock_handle_type slave_pcnoc_int_1_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 20,
};

/* slave definition */
static const icb_slave_type slave_pcnoc_int_1 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PCNOC_INT_1,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = NULL,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_pcnoc_int_1_bus_clk,
};

/**** Slave: pcnoc_int_2 ****/
/* bus clock client */
static const icb_clock_handle_type slave_pcnoc_int_2_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 21,
};

/* slave definition */
static const icb_slave_type slave_pcnoc_int_2 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PCNOC_INT_2,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = NULL,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_pcnoc_int_2_bus_clk,
};

/**** Slave: pcnoc_int_3 ****/
/* bus clock client */
static const icb_clock_handle_type slave_pcnoc_int_3_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 22,
};

/* slave definition */
static const icb_slave_type slave_pcnoc_int_3 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PCNOC_INT_3,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = NULL,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_pcnoc_int_3_bus_clk,
};

/**** Slave: pcnoc_m_0 ****/
/* bus clock client */
static const icb_clock_handle_type slave_pcnoc_m_0_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 23,
};

/* slave port ids */
static const uint32_t slave_pcnoc_m_0_ports[1] =
{
  [0] = 42,
};

/* slave definition */
static const icb_slave_type slave_pcnoc_m_0 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PCNOC_M_0,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_pcnoc_m_0_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_pcnoc_m_0_bus_clk,
};

/**** Slave: pdm ****/
/* bus clock client */
static const icb_clock_handle_type slave_pdm_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 24,
};

/* slave port ids */
static const uint32_t slave_pdm_ports[1] =
{
  [0] = 10,
};

/* slave definition */
static const icb_slave_type slave_pdm =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PDM,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_pdm_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_pdm_bus_clk,
};

/**** Slave: pmic_arb ****/
/* bus clock client */
static const icb_clock_handle_type slave_pmic_arb_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 25,
};

/* slave port ids */
static const uint32_t slave_pmic_arb_ports[1] =
{
  [0] = 39,
};

/* slave definition */
static const icb_slave_type slave_pmic_arb =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PMIC_ARB,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_pmic_arb_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_pmic_arb_bus_clk,
};

/**** Slave: prng ****/
/* bus clock client */
static const icb_clock_handle_type slave_prng_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 26,
};

/* slave port ids */
static const uint32_t slave_prng_ports[1] =
{
  [0] = 11,
};

/* slave definition */
static const icb_slave_type slave_prng =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PRNG,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_prng_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_prng_bus_clk,
};

/**** Slave: tcsr ****/
/* bus clock client */
static const icb_clock_handle_type slave_tcsr_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 27,
};

/* slave port ids */
static const uint32_t slave_tcsr_ports[1] =
{
  [0] = 6,
};

/* slave definition */
static const icb_slave_type slave_tcsr =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_TCSR,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_tcsr_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_tcsr_bus_clk,
};

/**** Slave: tlmm ****/
/* bus clock client */
static const icb_clock_handle_type slave_tlmm_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 28,
};

/* slave port ids */
static const uint32_t slave_tlmm_ports[1] =
{
  [0] = 29,
};

/* slave definition */
static const icb_slave_type slave_tlmm =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_TLMM,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_tlmm_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_tlmm_bus_clk,
};

/****************************************************************************/
/*                              MASTERS                                     */
/****************************************************************************/
/**** Master: apps_proc ****/
/* bus clock client */
static const icb_clock_handle_type master_apps_proc_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 0,
};

/* master port ids */
static const uint32_t master_apps_proc_ports[1] =
{
  [0] = 0,
};

static const uint32_t master_apps_proc_qos_ports[1] =
{
  [0] = 0,
};

/* master port default settings */
static const icb_bimc_master_defaults_type master_apps_proc_defaults =
{
  .bimcClockGate =
{
    .bCoreClockGateEn = true,
    .bArbClockGateEn  = true,
    .bPortClockGateEn = true,
  },
  .bimcMode      = BIMC_QOS_MODE_FIXED,
  .bimcPriority.fixed =
{
    .uPriorityLvl       = 0,
    .uAReqPriorityRead  = 0,
    .uAReqPriorityWrite = 0,
  },
};

/* master definition */
static const icb_master_type master_apps_proc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_APPSS_PROC,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_apps_proc_ports,
    .pQosPortIds  = master_apps_proc_qos_ports,
    .uWindowSize  = 10000,
    .pDefaults    = &master_apps_proc_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_apps_proc_bus_clk,
};

/**** Master: audio ****/
/* bus clock client */
static const icb_clock_handle_type master_audio_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 0,
};

/* master port ids */
static const uint32_t master_audio_ports[1] =
{
  [0] = 0,
};

static const uint32_t master_audio_qos_ports[1] =
{
  [0] = 9,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_audio_defaults =
{
  .nocMode      = NOC_QOS_MODE_BYPASS,
};

/* master definition */
static const icb_master_type master_audio =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_AUDIO,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_audio_ports,
    .pQosPortIds  = master_audio_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_audio_defaults,
  },
  .master_width    = 4,
  .bus_clk         = &master_audio_bus_clk,
};

/**** Master: bimc_pcnoc ****/
/* bus clock client */
static const icb_clock_handle_type master_bimc_pcnoc_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 1,
};

/* master port ids */
static const uint32_t master_bimc_pcnoc_ports[1] =
{
  [0] = 10,
};

/* master definition */
static const icb_master_type master_bimc_pcnoc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_BIMC_PCNOC,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_bimc_pcnoc_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 8,
  .bus_clk         = &master_bimc_pcnoc_bus_clk,
};

/**** Master: blsp_1 ****/
/* bus clock client */
static const icb_clock_handle_type master_blsp_1_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 2,
};

/* master port ids */
static const uint32_t master_blsp_1_ports[1] =
{
  [0] = 4,
};

static const uint32_t master_blsp_1_qos_ports[1] =
{
  [0] = 6,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_blsp_1_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
{
    .p1 = 0,
    .p0 = 0,
  },
};

/* master definition */
static const icb_master_type master_blsp_1 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_BLSP_1,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_blsp_1_ports,
    .pQosPortIds  = master_blsp_1_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_blsp_1_defaults,
  },
  .master_width    = 4,
  .bus_clk         = &master_blsp_1_bus_clk,
};

/**** Master: cr_virt_pcnoc ****/
/* bus clock client */
static const icb_clock_handle_type master_cr_virt_pcnoc_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 3,
};

/* master port ids */
static const uint32_t master_cr_virt_pcnoc_ports[1] =
{
  [0] = 11,
};

static const uint32_t master_cr_virt_pcnoc_qos_ports[1] =
{
  [0] = 0,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_cr_virt_pcnoc_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 0,
    .p0 = 0,
  },
};

/* master definition */
static const icb_master_type master_cr_virt_pcnoc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_CRVIRT_PCNOC,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_cr_virt_pcnoc_ports,
    .pQosPortIds  = master_cr_virt_pcnoc_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_cr_virt_pcnoc_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_cr_virt_pcnoc_bus_clk,
};

/**** Master: crypto_c0 ****/
/* bus clock client */
static const icb_clock_handle_type master_crypto_c0_bus_clk =
{
  .clock = &clock_ce1_info,
  .idx   = 0,
};

/* master port ids */
static const uint32_t master_crypto_c0_ports[1] =
{
  [0] = 0,
};

/* master definition */
static const icb_master_type master_crypto_c0 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_CRYPTO_CORE0,
    .pBus         = &cr_virt_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_crypto_c0_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 650 | ICB_WIDTH_TYPE_RAW,
  .bus_clk         = &master_crypto_c0_bus_clk,
};

/**** Master: pcnoc_bimc_1 ****/
/* bus clock client */
static const icb_clock_handle_type master_pcnoc_bimc_1_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 1,
};

/* master port ids */
static const uint32_t master_pcnoc_bimc_1_ports[1] =
{
  [0] = 3,
};

static const uint32_t master_pcnoc_bimc_1_qos_ports[1] =
{
  [0] = 3,
};

/* master port default settings */
static const icb_bimc_master_defaults_type master_pcnoc_bimc_1_defaults =
{
  .bimcClockGate =
  {
    .bCoreClockGateEn = true,
    .bArbClockGateEn  = true,
    .bPortClockGateEn = true,
  },
  .bimcMode      = BIMC_QOS_MODE_BYPASS,
};

/* master definition */
static const icb_master_type master_pcnoc_bimc_1 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_PCNOC_BIMC_1,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_pcnoc_bimc_1_ports,
    .pQosPortIds  = master_pcnoc_bimc_1_qos_ports,
    .uWindowSize  = 10000,
    .pDefaults    = &master_pcnoc_bimc_1_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_pcnoc_bimc_1_bus_clk,
};

/**** Master: pcnoc_int_0 ****/
/* bus clock client */
static const icb_clock_handle_type master_pcnoc_int_0_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 4,
};

/* master definition */
static const icb_master_type master_pcnoc_int_0 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_PCNOC_INT_0,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 0,
    .pPortIds     = NULL,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 4,
  .bus_clk         = &master_pcnoc_int_0_bus_clk,
};

/**** Master: pcnoc_int_1 ****/
/* bus clock client */
static const icb_clock_handle_type master_pcnoc_int_1_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 5,
};

/* master definition */
static const icb_master_type master_pcnoc_int_1 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_PCNOC_INT_1,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 0,
    .pPortIds     = NULL,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 4,
  .bus_clk         = &master_pcnoc_int_1_bus_clk,
};

/**** Master: pcnoc_int_2 ****/
/* bus clock client */
static const icb_clock_handle_type master_pcnoc_int_2_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 6,
};

/* master definition */
static const icb_master_type master_pcnoc_int_2 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_PCNOC_INT_2,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 0,
    .pPortIds     = NULL,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 4,
  .bus_clk         = &master_pcnoc_int_2_bus_clk,
};

/**** Master: pcnoc_int_3 ****/
/* bus clock client */
static const icb_clock_handle_type master_pcnoc_int_3_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 7,
};

/* master definition */
static const icb_master_type master_pcnoc_int_3 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_PCNOC_INT_3,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 0,
    .pPortIds     = NULL,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 4,
  .bus_clk         = &master_pcnoc_int_3_bus_clk,
};

/**** Master: pcnoc_m_0 ****/
/* bus clock client */
static const icb_clock_handle_type master_pcnoc_m_0_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 8,
};

/* master port ids */
static const uint32_t master_pcnoc_m_0_ports[1] =
{
  [0] = 42,
};

/* master definition */
static const icb_master_type master_pcnoc_m_0 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_PCNOC_M_0,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_pcnoc_m_0_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 4,
  .bus_clk         = &master_pcnoc_m_0_bus_clk,
};

/**** Master: qdss_bam ****/
/* bus clock client */
static const icb_clock_handle_type master_qdss_bam_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 9,
};

/* master port ids */
static const uint32_t master_qdss_bam_ports[1] =
{
  [0] = 7,
};

static const uint32_t master_qdss_bam_qos_ports[1] =
{
  [0] = 13,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_qdss_bam_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 0,
    .p0 = 0,
  },
};

/* master definition */
static const icb_master_type master_qdss_bam =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_QDSS_BAM,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_qdss_bam_ports,
    .pQosPortIds  = master_qdss_bam_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_qdss_bam_defaults,
  },
  .master_width    = 4,
  .bus_clk         = &master_qdss_bam_bus_clk,
};

/**** Master: qdss_etr ****/
/* bus clock client */
static const icb_clock_handle_type master_qdss_etr_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 10,
};

/* master port ids */
static const uint32_t master_qdss_etr_ports[1] =
{
  [0] = 13,
};

static const uint32_t master_qdss_etr_qos_ports[1] =
{
  [0] = 14,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_qdss_etr_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 0,
    .p0 = 0,
  },
};

/* master definition */
static const icb_master_type master_qdss_etr =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_QDSS_ETR,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_qdss_etr_ports,
    .pQosPortIds  = master_qdss_etr_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_qdss_etr_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_qdss_etr_bus_clk,
};

/**** Master: qpic ****/
/* bus clock client */
static const icb_clock_handle_type master_qpic_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 11,
};

/* master port ids */
static const uint32_t master_qpic_ports[1] =
{
  [0] = 2,
};

static const uint32_t master_qpic_qos_ports[1] =
{
  [0] = 5,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_qpic_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 0,
    .p0 = 0,
  },
};

/* master definition */
static const icb_master_type master_qpic =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_QPIC,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_qpic_ports,
    .pQosPortIds  = master_qpic_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_qpic_defaults,
  },
  .master_width    = 4,
  .bus_clk         = &master_qpic_bus_clk,
};

/**** Master: usb_hs1 ****/
/* bus clock client */
static const icb_clock_handle_type master_usb_hs1_bus_clk =
{
  .clock = &clock_pcnoc_info,
  .idx   = 12,
};

/* master port ids */
static const uint32_t master_usb_hs1_ports[1] =
{
  [0] = 14,
};

static const uint32_t master_usb_hs1_qos_ports[1] =
{
  [0] = 12,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_usb_hs1_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 1,
    .p0 = 1,
  },
};

/* master definition */
static const icb_master_type master_usb_hs1 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_XM_USB_HS1,
    .pBus         = &pcnoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_usb_hs1_ports,
    .pQosPortIds  = master_usb_hs1_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_usb_hs1_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_usb_hs1_bus_clk,
};

/****************************************************************************/
/*                         LATENCY MASTERS                                  */
/****************************************************************************/
static const uint16_t mss_proc_latencies[1] =
{
  [0] = 450,
};

static const uint16_t mss_proc_freqs[4] =
{
  [0] = 120,
  [1] = 153,
  [2] = 240,
  [3] = 307,
};

static const uint16_t mss_proc_450_bws[4] =
{
  [0] = 280,
  [1] = 300,
  [2] = 650,
  [3] = 1600,
};

static const uint16_t * const mss_proc_bws[1] =
{
  [0] = mss_proc_450_bws,
};

static const icb_latency_table_type mss_proc_latency_table =
{
  .uNumLatencies = 1,
  .uNumFreqs     = 4,
  .aLatencies    = mss_proc_latencies,
  .aFreqs        = mss_proc_freqs,
  .aBWs          = mss_proc_bws,
};

static icb_master_latency_type latency_master_mss_proc = 
{
  .masterId      = ICBID_MASTER_MSS_PROC,
  .slaveId       = ICBID_SLAVE_EBI1,
  .latency_table = &mss_proc_latency_table,
  .clk           = "/clk/bimc",
  .handle        = NULL,
};


/****************************************************************************/
/*                              LISTS                                       */
/****************************************************************************/
/* List of buses on the RPM */
static const icb_bus_def_type *icb_target_bus_list[3] = 
{
  &bimc_bus,
  &cr_virt_bus,
  &pcnoc_bus,
};

/* NPA dependency list. */
static const char *icb_target_clock_list[3] =
{
  "/clk/bimc",
  "/clk/ce1",
  "/clk/pcnoc",
};

/* List of clocks used. */
static icb_clock_type * const icb_target_clock_info[3] = 
{
  &clock_bimc_info,
  &clock_ce1_info,
  &clock_pcnoc_info,
};

/* List of slaves on the RPM */
static const ICBId_SlaveType icb_target_slave_ids[18] =
{
  ICBID_SLAVE_AUDIO,
  ICBID_SLAVE_BIMC_PCNOC,
  ICBID_SLAVE_BLSP_1,
  ICBID_SLAVE_CRYPTO_0_CFG,
  ICBID_SLAVE_EBI1,
  ICBID_SLAVE_IMEM,
  ICBID_SLAVE_MESSAGE_RAM,
  ICBID_SLAVE_PCNOC_BIMC_1,
  ICBID_SLAVE_PCNOC_INT_0,
  ICBID_SLAVE_PCNOC_INT_1,
  ICBID_SLAVE_PCNOC_INT_2,
  ICBID_SLAVE_PCNOC_INT_3,
  ICBID_SLAVE_PCNOC_M_0,
  ICBID_SLAVE_PDM,
  ICBID_SLAVE_PMIC_ARB,
  ICBID_SLAVE_PRNG,
  ICBID_SLAVE_TCSR,
  ICBID_SLAVE_TLMM,
};

static const icb_slave_type * const icb_target_slave_list[18] = 
{
  &slave_audio,
  &slave_bimc_pcnoc,
  &slave_blsp_1,
  &slave_crypto0_cfg,
  &slave_ebi,
  &slave_imem,
  &slave_message_ram,
  &slave_pcnoc_bimc_1,
  &slave_pcnoc_int_0,
  &slave_pcnoc_int_1,
  &slave_pcnoc_int_2,
  &slave_pcnoc_int_3,
  &slave_pcnoc_m_0,
  &slave_pdm,
  &slave_pmic_arb,
  &slave_prng,
  &slave_tcsr,
  &slave_tlmm,
};

/* List of masters on the RPM */
static const ICBId_MasterType icb_target_master_ids[16] =
{
  ICBID_MASTER_APPSS_PROC,
  ICBID_MASTER_AUDIO,
  ICBID_MASTER_BIMC_PCNOC,
  ICBID_MASTER_BLSP_1,
  ICBID_MASTER_CRVIRT_PCNOC,
  ICBID_MASTER_CRYPTO_CORE0,
  ICBID_MASTER_PCNOC_BIMC_1,
  ICBID_MASTER_PCNOC_INT_0,
  ICBID_MASTER_PCNOC_INT_1,
  ICBID_MASTER_PCNOC_INT_2,
  ICBID_MASTER_PCNOC_INT_3,
  ICBID_MASTER_PCNOC_M_0,
  ICBID_MASTER_QDSS_BAM,
  ICBID_MASTER_QDSS_ETR,
  ICBID_MASTER_QPIC,
  ICBID_MASTER_XM_USB_HS1,
};

static const icb_master_type * const icb_target_master_list[16] = 
{
  &master_apps_proc,
  &master_audio,
  &master_bimc_pcnoc,
  &master_blsp_1,
  &master_cr_virt_pcnoc,
  &master_crypto_c0,
  &master_pcnoc_bimc_1,
  &master_pcnoc_int_0,
  &master_pcnoc_int_1,
  &master_pcnoc_int_2,
  &master_pcnoc_int_3,
  &master_pcnoc_m_0,
  &master_qdss_bam,
  &master_qdss_etr,
  &master_qpic,
  &master_usb_hs1,
};

/* SPDM clocks for RTEM, OLEM */
static const char *icb_target_rtem_clks[2] =
{
  "gcc_spdm_ff_clk",
  "gcc_spdm_cfg_ahb_clk",
};

static ClockIdType icb_target_rtem_clk_ids[2];

static const char *icb_target_olem_clks[6] =
{
  "gcc_spdm_cfg_ahb_clk",
  "gcc_spdm_mstr_ahb_clk",
  "gcc_spdm_bimc_cy_clk",
  "gcc_spdm_rpm_cy_clk",
  "gcc_spdm_pcnoc_cy_clk",
  "gcc_spdm_debug_cy_clk",
};

static ClockIdType icb_target_olem_clk_ids[6];

/* List of masters who can have latency requests. */
static const ICBId_MasterType icb_target_latency_master_ids[1] =
{
  ICBID_MASTER_MSS_PROC,
};

static icb_master_latency_type * const icb_target_latency_master_list[1] = 
{
  &latency_master_mss_proc,
};

/****************************************************************************/
/*                          SYSTEM INFORMATION                              */
/****************************************************************************/
const icb_system_info_type icb_rpm_system =
{
  .num_bus_defs        = 3,
  .bus_defs            = icb_target_bus_list,
  .num_npa_deps        = 3,
  .npa_deps            = icb_target_clock_list,
  .clocks              = icb_target_clock_info,
  .num_slaves          = 18,
  .slave_ids           = icb_target_slave_ids,
  .slaves              = icb_target_slave_list,
  .num_masters         = 16,
  .master_ids          = icb_target_master_ids,
  .masters             = icb_target_master_list,
  .num_rtem_clks       = 2,
  .rtem_clks           = icb_target_rtem_clks,
  .rtem_clk_ids        = icb_target_rtem_clk_ids,
  .num_olem_clks       = 6,
  .olem_clks           = icb_target_olem_clks,
  .olem_clk_ids        = icb_target_olem_clk_ids,
  .num_ret_defs        = 0,
  .ret_defs            = NULL,
  .num_ret_clks        = 0,
  .ret_clks            = NULL,
  .ret_clk_ids         = NULL,
  .num_latency_masters = 1,
  .latency_master_ids  = icb_target_latency_master_ids,
  .latency_masters     = icb_target_latency_master_list,
  .num_dsat_contexts   = 0,
  .dsat_contexts       = NULL,
};
