{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553678597035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553678597036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:53:16 2019 " "Processing started: Wed Mar 27 14:53:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553678597036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678597036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALL1 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALL1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678597036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553678597172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553678597172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/gaurav/Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608634 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608635 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608636 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../../170070008/midsem/Gates.vhdl " "Entity \"MUX\" obtained from \"../../170070008/midsem/Gates.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 177 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1553678608637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl 35 17 " "Found 35 design units, including 17 entities, in source file /home/gaurav/Desktop/170070008/midsem/Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 MUX-Equations " "Found design unit 11: MUX-Equations" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 allzero-eqn " "Found design unit 12: allzero-eqn" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 leftone-Easy " "Found design unit 13: leftone-Easy" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 220 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 lefttwo-Easy " "Found design unit 14: lefttwo-Easy" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 leftfour-Easy " "Found design unit 15: leftfour-Easy" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 rightfour-Easy " "Found design unit 16: rightfour-Easy" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 righttwo-Easy " "Found design unit 17: righttwo-Easy" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 rightone-Easy " "Found design unit 18: rightone-Easy" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX " "Found entity 10: MUX" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "11 allzero " "Found entity 11: allzero" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "12 leftone " "Found entity 12: leftone" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "13 lefttwo " "Found entity 13: lefttwo" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "14 leftfour " "Found entity 14: leftfour" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "15 rightfour " "Found entity 15: rightfour" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "16 righttwo " "Found entity 16: righttwo" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""} { "Info" "ISGN_ENTITY_NAME" "17 rightone " "Found entity 17: rightone" {  } { { "../../170070008/midsem/Gates.vhdl" "" { Text "/home/gaurav/Desktop/170070008/midsem/Gates.vhdl" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terror.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file terror.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TERROR-Behave " "Found design unit 1: TERROR-Behave" {  } { { "terror.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/terror.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608639 ""} { "Info" "ISGN_ENTITY_NAME" "1 TERROR " "Found entity 1: TERROR" {  } { { "terror.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/terror.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knife.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file knife.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KNIFE-Behave " "Found design unit 1: KNIFE-Behave" {  } { { "knife.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/knife.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608639 ""} { "Info" "ISGN_ENTITY_NAME" "1 KNIFE " "Found entity 1: KNIFE" {  } { { "knife.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/knife.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gun.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file gun.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUN-Behave " "Found design unit 1: GUN-Behave" {  } { { "gun.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/gun.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608640 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUN " "Found entity 1: GUN" {  } { { "gun.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/gun.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608640 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bomb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB-Behave " "Found design unit 1: BOMB-Behave" {  } { { "bomb.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/bomb.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608641 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOMB " "Found entity 1: BOMB" {  } { { "bomb.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/bomb.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file all1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALL1-Behave " "Found design unit 1: ALL1-Behave" {  } { { "all1.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/all1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALL1 " "Found entity 1: ALL1" {  } { { "all1.vhdl" "" { Text "/home/gaurav/Desktop/lab6/all/all1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553678608641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678608641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553678608699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" "scan_instance" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553678608723 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" "In_Reg" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" "Out_Reg" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608725 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "scan_reg.vhdl(36) " "VHDL Subtype or Type Declaration warning at scan_reg.vhdl(36): subtype or type has null range" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl" "" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/scan_reg.vhdl" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1553678608730 "|TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "../../../Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" "dut_instance" { Text "/home/gaurav/Downloads/Scan_chain_files/scan_chain/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALL1 DUT:dut_instance\|ALL1:add_instance " "Elaborating entity \"ALL1\" for hierarchy \"DUT:dut_instance\|ALL1:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "/home/gaurav/Desktop/lab6/all/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB DUT:dut_instance\|ALL1:add_instance\|BOMB:b " "Elaborating entity \"BOMB\" for hierarchy \"DUT:dut_instance\|ALL1:add_instance\|BOMB:b\"" {  } { { "all1.vhdl" "b" { Text "/home/gaurav/Desktop/lab6/all/all1.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUN DUT:dut_instance\|ALL1:add_instance\|GUN:g " "Elaborating entity \"GUN\" for hierarchy \"DUT:dut_instance\|ALL1:add_instance\|GUN:g\"" {  } { { "all1.vhdl" "g" { Text "/home/gaurav/Desktop/lab6/all/all1.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KNIFE DUT:dut_instance\|ALL1:add_instance\|KNIFE:k " "Elaborating entity \"KNIFE\" for hierarchy \"DUT:dut_instance\|ALL1:add_instance\|KNIFE:k\"" {  } { { "all1.vhdl" "k" { Text "/home/gaurav/Desktop/lab6/all/all1.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERROR DUT:dut_instance\|ALL1:add_instance\|TERROR:t " "Elaborating entity \"TERROR\" for hierarchy \"DUT:dut_instance\|ALL1:add_instance\|TERROR:t\"" {  } { { "all1.vhdl" "t" { Text "/home/gaurav/Desktop/lab6/all/all1.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 DUT:dut_instance\|ALL1:add_instance\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"DUT:dut_instance\|ALL1:add_instance\|OR_2:o1\"" {  } { { "all1.vhdl" "o1" { Text "/home/gaurav/Desktop/lab6/all/all1.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553678608734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553678609217 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553678609217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553678609217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553678609217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553678609254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:53:29 2019 " "Processing ended: Wed Mar 27 14:53:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553678609254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553678609254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553678609254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553678609254 ""}
