// Generated by CIRCT firtool-1.75.0
module SerialRAM(	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:122:9]
  input         clock,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:122:9]
  input         reset,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:122:9]
  output        io_ser_in_ready,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  input         io_ser_in_valid,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  input  [31:0] io_ser_in_bits_phit,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  input         io_ser_out_ready,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  output        io_ser_out_valid,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  output [31:0] io_ser_out_bits_phit,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  output        io_tsi_in_ready,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  input         io_tsi_in_valid,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  input  [31:0] io_tsi_in_bits,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  input         io_tsi_out_ready,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  output        io_tsi_out_valid,	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
  output [31:0] io_tsi_out_bits	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:123:16]
);

  wire        _phy_io_inner_ser_0_in_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire [31:0] _phy_io_inner_ser_0_in_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire        _phy_io_inner_ser_1_in_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire [31:0] _phy_io_inner_ser_1_in_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire        _phy_io_inner_ser_2_in_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire [31:0] _phy_io_inner_ser_2_in_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire        _phy_io_inner_ser_2_out_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire        _phy_io_inner_ser_3_in_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire [31:0] _phy_io_inner_ser_3_in_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire        _phy_io_inner_ser_4_in_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire [31:0] _phy_io_inner_ser_4_in_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire        _phy_io_inner_ser_4_out_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
  wire        _buffer_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [63:0] _buffer_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]  _buffer_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]  _buffer_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]  _buffer_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0] _buffer_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [7:0]  _buffer_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [63:0] _buffer_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _tsi2tl_auto_out_a_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  wire [2:0]  _tsi2tl_auto_out_a_bits_opcode;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  wire [3:0]  _tsi2tl_auto_out_a_bits_size;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  wire [31:0] _tsi2tl_auto_out_a_bits_address;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  wire [7:0]  _tsi2tl_auto_out_a_bits_mask;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  wire [63:0] _tsi2tl_auto_out_a_bits_data;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  wire        _tsi2tl_auto_out_d_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  wire        _serdesser_auto_manager_in_a_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_auto_manager_in_d_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [2:0]  _serdesser_auto_manager_in_d_bits_opcode;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [1:0]  _serdesser_auto_manager_in_d_bits_param;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [3:0]  _serdesser_auto_manager_in_d_bits_size;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_auto_manager_in_d_bits_source;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [2:0]  _serdesser_auto_manager_in_d_bits_sink;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_auto_manager_in_d_bits_denied;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [63:0] _serdesser_auto_manager_in_d_bits_data;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_auto_manager_in_d_bits_corrupt;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_io_ser_0_in_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [31:0] _serdesser_io_ser_0_out_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_io_ser_1_in_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_io_ser_2_in_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_io_ser_2_out_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [31:0] _serdesser_io_ser_2_out_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_io_ser_3_in_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_io_ser_4_in_ready;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire        _serdesser_io_ser_4_out_valid;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  wire [31:0] _serdesser_io_ser_4_out_bits_flit;	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  TLSerdesser_SerialRAM serdesser (	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .clock                          (clock),
    .reset                          (reset),
    .auto_manager_in_a_ready        (_serdesser_auto_manager_in_a_ready),
    .auto_manager_in_a_valid        (_buffer_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_param   (_buffer_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_size    (_buffer_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_source  (_buffer_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_address (_buffer_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_mask    (_buffer_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_data    (_buffer_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_d_ready        (_buffer_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_manager_in_d_valid        (_serdesser_auto_manager_in_d_valid),
    .auto_manager_in_d_bits_opcode  (_serdesser_auto_manager_in_d_bits_opcode),
    .auto_manager_in_d_bits_param   (_serdesser_auto_manager_in_d_bits_param),
    .auto_manager_in_d_bits_size    (_serdesser_auto_manager_in_d_bits_size),
    .auto_manager_in_d_bits_source  (_serdesser_auto_manager_in_d_bits_source),
    .auto_manager_in_d_bits_sink    (_serdesser_auto_manager_in_d_bits_sink),
    .auto_manager_in_d_bits_denied  (_serdesser_auto_manager_in_d_bits_denied),
    .auto_manager_in_d_bits_data    (_serdesser_auto_manager_in_d_bits_data),
    .auto_manager_in_d_bits_corrupt (_serdesser_auto_manager_in_d_bits_corrupt),
    .io_ser_0_in_ready              (_serdesser_io_ser_0_in_ready),
    .io_ser_0_in_valid              (_phy_io_inner_ser_0_in_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_0_in_bits_flit          (_phy_io_inner_ser_0_in_bits_flit),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_0_out_bits_flit         (_serdesser_io_ser_0_out_bits_flit),
    .io_ser_1_in_ready              (_serdesser_io_ser_1_in_ready),
    .io_ser_1_in_valid              (_phy_io_inner_ser_1_in_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_1_in_bits_flit          (_phy_io_inner_ser_1_in_bits_flit),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_2_in_ready              (_serdesser_io_ser_2_in_ready),
    .io_ser_2_in_valid              (_phy_io_inner_ser_2_in_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_2_in_bits_flit          (_phy_io_inner_ser_2_in_bits_flit),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_2_out_ready             (_phy_io_inner_ser_2_out_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_2_out_valid             (_serdesser_io_ser_2_out_valid),
    .io_ser_2_out_bits_flit         (_serdesser_io_ser_2_out_bits_flit),
    .io_ser_3_in_ready              (_serdesser_io_ser_3_in_ready),
    .io_ser_3_in_valid              (_phy_io_inner_ser_3_in_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_3_in_bits_flit          (_phy_io_inner_ser_3_in_bits_flit),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_4_in_ready              (_serdesser_io_ser_4_in_ready),
    .io_ser_4_in_valid              (_phy_io_inner_ser_4_in_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_4_in_bits_flit          (_phy_io_inner_ser_4_in_bits_flit),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_4_out_ready             (_phy_io_inner_ser_4_out_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_ser_4_out_valid             (_serdesser_io_ser_4_out_valid),
    .io_ser_4_out_bits_flit         (_serdesser_io_ser_4_out_bits_flit)
  );	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  TSIToTileLink tsi2tl (	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_buffer_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_out_a_valid        (_tsi2tl_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_tsi2tl_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_tsi2tl_auto_out_a_bits_size),
    .auto_out_a_bits_address (_tsi2tl_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_tsi2tl_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_tsi2tl_auto_out_a_bits_data),
    .auto_out_d_ready        (_tsi2tl_auto_out_d_ready),
    .auto_out_d_valid        (_buffer_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .io_tsi_in_ready         (io_tsi_in_ready),
    .io_tsi_in_valid         (io_tsi_in_valid),
    .io_tsi_in_bits          (io_tsi_in_bits),
    .io_tsi_out_ready        (io_tsi_out_ready),
    .io_tsi_out_valid        (io_tsi_out_valid),
    .io_tsi_out_bits         (io_tsi_out_bits)
  );	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
  TLBuffer_a32d64s1k3z4u buffer (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_tsi2tl_auto_out_a_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .auto_in_a_bits_opcode   (_tsi2tl_auto_out_a_bits_opcode),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .auto_in_a_bits_size     (_tsi2tl_auto_out_a_bits_size),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .auto_in_a_bits_address  (_tsi2tl_auto_out_a_bits_address),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .auto_in_a_bits_mask     (_tsi2tl_auto_out_a_bits_mask),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .auto_in_a_bits_data     (_tsi2tl_auto_out_a_bits_data),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .auto_in_d_ready         (_tsi2tl_auto_out_d_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:76:28]
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_out_a_ready        (_serdesser_auto_manager_in_a_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_auto_out_d_ready),
    .auto_out_d_valid        (_serdesser_auto_manager_in_d_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_opcode  (_serdesser_auto_manager_in_d_bits_opcode),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_param   (_serdesser_auto_manager_in_d_bits_param),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_size    (_serdesser_auto_manager_in_d_bits_size),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_source  (_serdesser_auto_manager_in_d_bits_source),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_sink    (_serdesser_auto_manager_in_d_bits_sink),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_denied  (_serdesser_auto_manager_in_d_bits_denied),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_data    (_serdesser_auto_manager_in_d_bits_data),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .auto_out_d_bits_corrupt (_serdesser_auto_manager_in_d_bits_corrupt)	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  DecoupledSerialPhy_TestHarness_UNIQUIFIED phy(	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
    .io_outer_clock               (clock),
    .io_outer_reset               (reset),
    .io_inner_clock               (clock),
    .io_inner_reset               (reset),
    .io_outer_ser_in_ready        (io_ser_in_ready),
    .io_outer_ser_in_valid        (io_ser_in_valid),
    .io_outer_ser_in_bits_phit    (io_ser_in_bits_phit),
    .io_outer_ser_out_ready       (io_ser_out_ready),
    .io_outer_ser_out_valid       (io_ser_out_valid),
    .io_outer_ser_out_bits_phit   (io_ser_out_bits_phit),
    .io_inner_ser_0_in_ready      (_serdesser_io_ser_0_in_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_0_in_valid      (_phy_io_inner_ser_0_in_valid),
    .io_inner_ser_0_in_bits_flit  (_phy_io_inner_ser_0_in_bits_flit),
    .io_inner_ser_0_out_bits_flit (_serdesser_io_ser_0_out_bits_flit),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_1_in_ready      (_serdesser_io_ser_1_in_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_1_in_valid      (_phy_io_inner_ser_1_in_valid),
    .io_inner_ser_1_in_bits_flit  (_phy_io_inner_ser_1_in_bits_flit),
    .io_inner_ser_1_out_ready     (/* unused */),
    .io_inner_ser_1_out_valid     (1'h0),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28, generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29, :76:28, :129:21]
    .io_inner_ser_1_out_bits_flit (32'h0),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29, :129:21]
    .io_inner_ser_2_in_ready      (_serdesser_io_ser_2_in_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_2_in_valid      (_phy_io_inner_ser_2_in_valid),
    .io_inner_ser_2_in_bits_flit  (_phy_io_inner_ser_2_in_bits_flit),
    .io_inner_ser_2_out_ready     (_phy_io_inner_ser_2_out_ready),
    .io_inner_ser_2_out_valid     (_serdesser_io_ser_2_out_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_2_out_bits_flit (_serdesser_io_ser_2_out_bits_flit),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_3_in_ready      (_serdesser_io_ser_3_in_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_3_in_valid      (_phy_io_inner_ser_3_in_valid),
    .io_inner_ser_3_in_bits_flit  (_phy_io_inner_ser_3_in_bits_flit),
    .io_inner_ser_3_out_ready     (/* unused */),
    .io_inner_ser_3_out_valid     (1'h0),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28, generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29, :76:28, :129:21]
    .io_inner_ser_3_out_bits_flit (32'h0),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29, :129:21]
    .io_inner_ser_4_in_ready      (_serdesser_io_ser_4_in_ready),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_4_in_valid      (_phy_io_inner_ser_4_in_valid),
    .io_inner_ser_4_in_bits_flit  (_phy_io_inner_ser_4_in_bits_flit),
    .io_inner_ser_4_out_ready     (_phy_io_inner_ser_4_out_ready),
    .io_inner_ser_4_out_valid     (_serdesser_io_ser_4_out_valid),	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
    .io_inner_ser_4_out_bits_flit (_serdesser_io_ser_4_out_bits_flit)	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:66:29]
  );	// @[generators/testchipip/src/main/scala/tsi/TSIHarness.scala:129:21]
endmodule

