# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DADS_Practica_2.srcs/sources_1/new/controller7Seg.vhd" \
"../../../../DADS_Practica_2.srcs/sources_1/new/counter.vhd" \
"../../../../DADS_Practica_2.srcs/sources_1/new/display7Seg.vhd" \
"../../../../DADS_Practica_2.srcs/sources_1/new/lab2.vhd" \
"../../../../DADS_Practica_2.srcs/sim_1/new/tb_lab2.vhd" \

# Do not sort compile order
nosort
