---
block/MCWDT_STRUCT:
  description: Multi-Counter Watchdog Timer
  items:
    - name: MCWDT_CNTLOW
      description: Multi-Counter Watchdog Sub-counters 0/1
      byte_offset: 4
      fieldset: MCWDT_CNTLOW
    - name: MCWDT_CNTHIGH
      description: Multi-Counter Watchdog Sub-counter 2
      byte_offset: 8
      fieldset: MCWDT_CNTHIGH
    - name: MCWDT_MATCH
      description: Multi-Counter Watchdog Counter Match Register
      byte_offset: 12
      fieldset: MCWDT_MATCH
    - name: MCWDT_CONFIG
      description: Multi-Counter Watchdog Counter Configuration
      byte_offset: 16
      fieldset: MCWDT_CONFIG
    - name: MCWDT_CTL
      description: Multi-Counter Watchdog Counter Control
      byte_offset: 20
      fieldset: MCWDT_CTL
    - name: MCWDT_INTR
      description: Multi-Counter Watchdog Counter Interrupt Register
      byte_offset: 24
      fieldset: MCWDT_INTR
    - name: MCWDT_INTR_SET
      description: Multi-Counter Watchdog Counter Interrupt Set Register
      byte_offset: 28
      fieldset: MCWDT_INTR_SET
    - name: MCWDT_INTR_MASK
      description: Multi-Counter Watchdog Counter Interrupt Mask Register
      byte_offset: 32
      fieldset: MCWDT_INTR_MASK
    - name: MCWDT_INTR_MASKED
      description: Multi-Counter Watchdog Counter Interrupt Masked Register
      byte_offset: 36
      access: Read
      fieldset: MCWDT_INTR_MASKED
    - name: MCWDT_LOCK_REG
      description: Multi-Counter Watchdog Counter Lock Register
      byte_offset: 40
      fieldset: MCWDT_LOCK_REG
block/SRSS:
  description: SRSS Core Registers
  items:
    - name: PWR_CTL
      description: Power Mode Control
      byte_offset: 0
      fieldset: PWR_CTL
    - name: PWR_HIBERNATE
      description: HIBERNATE Mode Register
      byte_offset: 4
      fieldset: PWR_HIBERNATE
    - name: PWR_LVD_CTL
      description: Low Voltage Detector (LVD) Configuration Register
      byte_offset: 8
      fieldset: PWR_LVD_CTL
    - name: PWR_BUCK_CTL
      description: Buck Control Register
      byte_offset: 20
      fieldset: PWR_BUCK_CTL
    - name: PWR_BUCK_CTL2
      description: Buck Control Register 2
      byte_offset: 24
      fieldset: PWR_BUCK_CTL2
    - name: PWR_LVD_STATUS
      description: Low Voltage Detector (LVD) Status Register
      byte_offset: 28
      access: Read
      fieldset: PWR_LVD_STATUS
    - name: PWR_HIB_DATA
      description: HIBERNATE Data Register
      array:
        len: 16
        stride: 4
      byte_offset: 128
      fieldset: PWR_HIB_DATA
    - name: WDT_CTL
      description: Watchdog Counter Control Register
      byte_offset: 384
      fieldset: WDT_CTL
    - name: WDT_CNT
      description: Watchdog Counter Count Register
      byte_offset: 388
      fieldset: WDT_CNT
    - name: WDT_MATCH
      description: Watchdog Counter Match Register
      byte_offset: 392
      fieldset: WDT_MATCH
    - name: MCWDT_STRUCT
      description: Multi-Counter Watchdog Timer
      array:
        len: 2
        stride: 64
      byte_offset: 512
      block: MCWDT_STRUCT
    - name: CLK_DSI_SELECT
      description: Clock DSI Select Register
      array:
        len: 16
        stride: 4
      byte_offset: 768
      fieldset: CLK_DSI_SELECT
    - name: CLK_PATH_SELECT
      description: Clock Path Select Register
      array:
        len: 16
        stride: 4
      byte_offset: 832
      fieldset: CLK_PATH_SELECT
    - name: CLK_ROOT_SELECT
      description: Clock Root Select Register
      array:
        len: 16
        stride: 4
      byte_offset: 896
      fieldset: CLK_ROOT_SELECT
    - name: CLK_SELECT
      description: Clock selection register
      byte_offset: 1280
      fieldset: CLK_SELECT
    - name: CLK_TIMER_CTL
      description: Timer Clock Control Register
      byte_offset: 1284
      fieldset: CLK_TIMER_CTL
    - name: CLK_ILO_CONFIG
      description: ILO Configuration
      byte_offset: 1292
      fieldset: CLK_ILO_CONFIG
    - name: CLK_IMO_CONFIG
      description: IMO Configuration
      byte_offset: 1296
      fieldset: CLK_IMO_CONFIG
    - name: CLK_OUTPUT_FAST
      description: Fast Clock Output Select Register
      byte_offset: 1300
      fieldset: CLK_OUTPUT_FAST
    - name: CLK_OUTPUT_SLOW
      description: Slow Clock Output Select Register
      byte_offset: 1304
      fieldset: CLK_OUTPUT_SLOW
    - name: CLK_CAL_CNT1
      description: Clock Calibration Counter 1
      byte_offset: 1308
      fieldset: CLK_CAL_CNT1
    - name: CLK_CAL_CNT2
      description: Clock Calibration Counter 2
      byte_offset: 1312
      access: Read
      fieldset: CLK_CAL_CNT2
    - name: CLK_ECO_CONFIG
      description: ECO Configuration Register
      byte_offset: 1324
      fieldset: CLK_ECO_CONFIG
    - name: CLK_ECO_STATUS
      description: ECO Status Register
      byte_offset: 1328
      access: Read
      fieldset: CLK_ECO_STATUS
    - name: CLK_PILO_CONFIG
      description: Precision ILO Configuration Register
      byte_offset: 1340
      fieldset: CLK_PILO_CONFIG
    - name: CLK_MF_SELECT
      description: Medium Frequency Clock Select Register
      byte_offset: 1348
      fieldset: CLK_MF_SELECT
    - name: CLK_MFO_CONFIG
      description: MFO Configuration Register
      byte_offset: 1352
      fieldset: CLK_MFO_CONFIG
    - name: CLK_FLL_CONFIG
      description: FLL Configuration Register
      byte_offset: 1408
      fieldset: CLK_FLL_CONFIG
    - name: CLK_FLL_CONFIG2
      description: FLL Configuration Register 2
      byte_offset: 1412
      fieldset: CLK_FLL_CONFIG2
    - name: CLK_FLL_CONFIG3
      description: FLL Configuration Register 3
      byte_offset: 1416
      fieldset: CLK_FLL_CONFIG3
    - name: CLK_FLL_CONFIG4
      description: FLL Configuration Register 4
      byte_offset: 1420
      fieldset: CLK_FLL_CONFIG4
    - name: CLK_FLL_STATUS
      description: FLL Status Register
      byte_offset: 1424
      fieldset: CLK_FLL_STATUS
    - name: CLK_PLL_CONFIG
      description: PLL Configuration Register
      array:
        len: 15
        stride: 4
      byte_offset: 1536
      fieldset: CLK_PLL_CONFIG
    - name: CLK_PLL_STATUS
      description: PLL Status Register
      array:
        len: 15
        stride: 4
      byte_offset: 1600
      fieldset: CLK_PLL_STATUS
    - name: SRSS_INTR
      description: SRSS Interrupt Register
      byte_offset: 1792
      fieldset: SRSS_INTR
    - name: SRSS_INTR_SET
      description: SRSS Interrupt Set Register
      byte_offset: 1796
      fieldset: SRSS_INTR_SET
    - name: SRSS_INTR_MASK
      description: SRSS Interrupt Mask Register
      byte_offset: 1800
      fieldset: SRSS_INTR_MASK
    - name: SRSS_INTR_MASKED
      description: SRSS Interrupt Masked Register
      byte_offset: 1804
      access: Read
      fieldset: SRSS_INTR_MASKED
    - name: SRSS_INTR_CFG
      description: SRSS Interrupt Configuration Register
      byte_offset: 1808
      fieldset: SRSS_INTR_CFG
    - name: RES_CAUSE
      description: Reset Cause Observation Register
      byte_offset: 2048
      fieldset: RES_CAUSE
    - name: RES_CAUSE2
      description: Reset Cause Observation Register 2
      byte_offset: 2052
      fieldset: RES_CAUSE2
    - name: PWR_TRIM_REF_CTL
      description: Reference Trim Register
      byte_offset: 32512
      fieldset: PWR_TRIM_REF_CTL
    - name: PWR_TRIM_BODOVP_CTL
      description: BOD/OVP Trim Register
      byte_offset: 32516
      fieldset: PWR_TRIM_BODOVP_CTL
    - name: CLK_TRIM_CCO_CTL
      description: CCO Trim Register
      byte_offset: 32520
      fieldset: CLK_TRIM_CCO_CTL
    - name: CLK_TRIM_CCO_CTL2
      description: CCO Trim Register 2
      byte_offset: 32524
      fieldset: CLK_TRIM_CCO_CTL2
    - name: PWR_TRIM_WAKE_CTL
      description: Wakeup Trim Register
      byte_offset: 32560
      fieldset: PWR_TRIM_WAKE_CTL
    - name: PWR_TRIM_LVD_CTL
      description: LVD Trim Register
      byte_offset: 65296
      fieldset: PWR_TRIM_LVD_CTL
    - name: CLK_TRIM_ILO_CTL
      description: ILO Trim Register
      byte_offset: 65304
      fieldset: CLK_TRIM_ILO_CTL
    - name: PWR_TRIM_PWRSYS_CTL
      description: Power System Trim Register
      byte_offset: 65308
      fieldset: PWR_TRIM_PWRSYS_CTL
    - name: CLK_TRIM_ECO_CTL
      description: ECO Trim Register
      byte_offset: 65312
      fieldset: CLK_TRIM_ECO_CTL
    - name: CLK_TRIM_PILO_CTL
      description: PILO Trim Register
      byte_offset: 65316
      fieldset: CLK_TRIM_PILO_CTL
    - name: CLK_TRIM_PILO_CTL2
      description: PILO Trim Register 2
      byte_offset: 65320
      fieldset: CLK_TRIM_PILO_CTL2
    - name: CLK_TRIM_PILO_CTL3
      description: PILO Trim Register 3
      byte_offset: 65324
      fieldset: CLK_TRIM_PILO_CTL3
fieldset/CLK_CAL_CNT1:
  description: Clock Calibration Counter 1
  fields:
    - name: CAL_COUNTER1
      description: "Down-counter clocked on fast clock output #0 (see CLK_OUTPUT_FAST). This register always reads as zero. Counting starts internally when this register is written with a nonzero value. CAL_COUNTER_DONE goes immediately low to indicate that the counter has started and will be asserted when the counters are done. Do not write this field unless CAL_COUNTER_DONE==1. Both clocks must be running or the measurement will not complete. A stalled counter can be recovered by selecting valid clocks, waiting until the measurement completes, and discarding the first result."
      bit_offset: 0
      bit_size: 24
    - name: CAL_COUNTER_DONE
      description: "Status bit indicating that the internal counter #1 is finished counting and CLK_CAL_CNT2.COUNTER stopped counting up"
      bit_offset: 31
      bit_size: 1
fieldset/CLK_CAL_CNT2:
  description: Clock Calibration Counter 2
  fields:
    - name: CAL_COUNTER2
      description: "Up-counter clocked on fast clock output #1 (see CLK_OUTPUT_FAST). When CLK_CAL_CNT1.CAL_COUNTER_DONE==1, the counter is stopped and can be read by SW. Do not read this value unless CAL_COUNTER_DONE==1. The expected final value is related to the ratio of clock frequencies used for the two counters and the value loaded into counter 1: CLK_CAL_CNT2.COUNTER=(F_cnt2/F_cnt1)*(CLK_CAL_CNT1.COUNTER)"
      bit_offset: 0
      bit_size: 24
fieldset/CLK_DSI_SELECT:
  description: Clock DSI Select Register
  fields:
    - name: DSI_MUX
      description: "Selects a DSI source or low frequency clock for use in a clock path. The output of this mux can be selected for clock PATH<i> using CLK_SELECT_PATH register. Using the output of this mux as HFCLK source will result in undefined behavior. It can be used to clocks to DSI or to the reference inputs of FLL/PLL, subject to the frequency limits of those circuits. This mux is not glitch free, so do not change the selection while it is an actively selected clock."
      bit_offset: 0
      bit_size: 5
      enum: DSI_MUX
fieldset/CLK_ECO_CONFIG:
  description: ECO Configuration Register
  fields:
    - name: AGC_EN
      description: "Automatic Gain Control (AGC) enable. When set, the oscillation amplitude is controlled to the level selected by ECO_TRIM0.ATRIM. When low, the amplitude is not explicitly controlled and can be as high as the vddd supply. WARNING: use care when disabling AGC because driving a crystal beyond its rated limit can permanently damage the crystal."
      bit_offset: 1
      bit_size: 1
    - name: ECO_EN
      description: Master enable for ECO oscillator.
      bit_offset: 31
      bit_size: 1
fieldset/CLK_ECO_STATUS:
  description: ECO Status Register
  fields:
    - name: ECO_OK
      description: Indicates the ECO internal oscillator circuit has sufficient amplitude. It may not meet the PPM accuracy or duty cycle spec.
      bit_offset: 0
      bit_size: 1
    - name: ECO_READY
      description: "Indicates the ECO internal oscillator circuit has had enough time to fully stabilize. This is the output of a counter since ECO was enabled, and it does not check the ECO output. It is recommended to also confirm ECO_OK==1."
      bit_offset: 1
      bit_size: 1
fieldset/CLK_FLL_CONFIG:
  description: FLL Configuration Register
  fields:
    - name: FLL_MULT
      description: Multiplier to determine CCO frequency in multiples of the frequency of the selected reference clock (Fref). Ffll = (FLL_MULT) * (Fref / REFERENCE_DIV) / (OUTPUT_DIV+1)
      bit_offset: 0
      bit_size: 18
    - name: FLL_OUTPUT_DIV
      description: "Control bits for Output divider. Set the divide value before enabling the FLL, and do not change it while FLL is enabled. 0: no division 1: divide by 2"
      bit_offset: 24
      bit_size: 1
    - name: FLL_ENABLE
      description: "Master enable for FLL. The FLL requires firmware sequencing when enabling, disabling, and entering/exiting DEEPSLEEP. To enable the FLL, first enable the CCO by writing CLK_FLL_CONFIG4.CCO_ENABLE=1 and wait until CLK_FLL_STATUS.CCO_READY==1. Next, ensure the reference clock has stabilized and CLK_FLL_CONFIG3.BYPASS_SEL=FLL_REF. Next, write FLL_ENABLE=1 and wait until CLK_FLL_STATUS.LOCKED==1. Finally, write CLK_FLL_CONFIG3.BYPASS_SEL=FLL_OUT to switch to the FLL output. It takes seven reference clock cycles plus four FLL output cycles to switch to the FLL output. Do not disable the FLL before this time completes. To disable the FLL, write CLK_FLL_CONFIG3.BYPASS_SEL=FLL_REF and (optionally) read the same register to ensure the write completes. Then, wait at least seven FLL reference clock cycles before disabling it with FLL_ENABLE=0. Lastly, disable the CCO by writing CLK_FLL_CONFIG4.CCO_ENABLE=0. Before entering DEEPSLEEP, either disable the FLL using above sequence or use the following procedure to deselect/select it before/after DEEPSLEEP. Before entering DEEPSLEEP, write CLK_FLL_CONFIG3.BYPASS_SEL=FLL_REF to change the FLL to use its reference clock. After DEEPSLEEP wakeup, wait until CLK_FLL_STATUS.LOCKED==1 and then write CLK_FLL_CONFIG3.BYPASS_SEL=FLL_OUT to switch to the FLL output. 0: Block is powered off 1: Block is powered on"
      bit_offset: 31
      bit_size: 1
fieldset/CLK_FLL_CONFIG2:
  description: FLL Configuration Register 2
  fields:
    - name: FLL_REF_DIV
      description: "Control bits for reference divider. Set the divide value before enabling the FLL, and do not change it while FLL is enabled. 0: illegal (undefined behavior) 1: divide by 1 ... 8191: divide by 8191"
      bit_offset: 0
      bit_size: 13
    - name: LOCK_TOL
      description: "Lock tolerance sets the error threshold for when the FLL output is considered locked to the reference input. A high tolerance can be used to lock more quickly or to track a less accurate source. The tolerance should be set so that the FLL does not unlock under normal conditions. The tolerance is the allowed difference between the count value for the ideal formula and the measured value. 0: tolerate error of 1 count value 1: tolerate error of 2 count values ... 511: tolerate error of 512 count values"
      bit_offset: 16
      bit_size: 9
fieldset/CLK_FLL_CONFIG3:
  description: FLL Configuration Register 3
  fields:
    - name: FLL_LF_IGAIN
      description: "FLL Loop Filter Gain Setting #1. The proportional gain is the sum of FLL_LF_IGAIN and FLL_LF_PGAIN. 0: 1/256 1: 1/128 2: 1/64 3: 1/32 4: 1/16 5: 1/8 6: 1/4 7: 1/2 8: 1.0 9: 2.0 10: 4.0 11: 8.0 >=12: illegal"
      bit_offset: 0
      bit_size: 4
    - name: FLL_LF_PGAIN
      description: "FLL Loop Filter Gain Setting #2. The proportional gain is the sum of FLL_LF_IGAIN and FLL_LF_PGAIN. 0: 1/256 1: 1/128 2: 1/64 3: 1/32 4: 1/16 5: 1/8 6: 1/4 7: 1/2 8: 1.0 9: 2.0 10: 4.0 11: 8.0 >=12: illegal"
      bit_offset: 4
      bit_size: 4
    - name: SETTLING_COUNT
      description: "Number of undivided reference clock cycles to wait after changing the CCO trim until the loop measurement restarts. A delay allows the CCO output to settle and gives a more accurate measurement. The default is tuned to an 8MHz reference clock since the IMO is expected to be the most common use case. 0: no settling time 1: wait one reference clock cycle ... 8191: wait 8191 reference clock cycles"
      bit_offset: 8
      bit_size: 13
    - name: BYPASS_SEL
      description: Bypass mux located just after FLL output. See FLL_ENABLE description for instructions on how to use this field when enabling/disabling the FLL.
      bit_offset: 28
      bit_size: 2
      enum: CLK_FLL_CONFIG3_BYPASS_SEL
fieldset/CLK_FLL_CONFIG4:
  description: FLL Configuration Register 4
  fields:
    - name: CCO_LIMIT
      description: Maximum CCO offset allowed (used to prevent FLL dynamics from selecting an CCO frequency that the logic cannot support)
      bit_offset: 0
      bit_size: 8
    - name: CCO_RANGE
      description: Frequency range of CCO
      bit_offset: 8
      bit_size: 3
      enum: CCO_RANGE
    - name: CCO_FREQ
      description: CCO frequency code. This is updated by HW when the FLL is enabled. It can be manually updated to use the CCO in an open loop configuration. The meaning of each frequency code depends on the range.
      bit_offset: 16
      bit_size: 9
    - name: CCO_HW_UPDATE_DIS
      description: "Disable CCO frequency update by FLL hardware 0: Hardware update of CCO settings is allowed. Use this setting for normal FLL operation. 1: Hardware update of CCO settings is disabled. Use this setting for open-loop FLL operation."
      bit_offset: 30
      bit_size: 1
    - name: CCO_ENABLE
      description: "Enable the CCO. It is required to enable the CCO before using the FLL. 0: Block is powered off 1: Block is powered on"
      bit_offset: 31
      bit_size: 1
fieldset/CLK_FLL_STATUS:
  description: FLL Status Register
  fields:
    - name: LOCKED
      description: "FLL Lock Indicator. LOCKED is high when FLL is within CLK_FLL_CONFIG2.LOCK_TOL. If FLL is outside LOCK_TOL, LOCKED goes low. Note that this can happen during normal operation, if FLL needs to recalculate due to a change in the reference clock, change in voltage, or change in temperature."
      bit_offset: 0
      bit_size: 1
    - name: UNLOCK_OCCURRED
      description: N/A
      bit_offset: 1
      bit_size: 1
    - name: CCO_READY
      description: This indicates that the CCO is internally settled and ready to use.
      bit_offset: 2
      bit_size: 1
fieldset/CLK_ILO_CONFIG:
  description: ILO Configuration
  fields:
    - name: ILO_BACKUP
      description: "If backup domain is present on this product, this register indicates that ILO should stay enabled for use by backup domain during XRES, HIBERNATE mode, and through power-related resets like BOD on VDDD/VCCD. Writes to this field are ignored unless the WDT is unlocked using WDT_LOCK register. 0: ILO turns off at XRES/BOD event or HIBERNATE entry. 1: ILO remains on if backup domain is present and powered even for XRES/BOD or HIBERNATE entry."
      bit_offset: 0
      bit_size: 1
    - name: ENABLE
      description: "Master enable for ILO. Writes to this field are ignored unless the WDT is unlocked using WDT_LOCK register. After enabling, it takes at most two cycles to reach the accuracy spec."
      bit_offset: 31
      bit_size: 1
fieldset/CLK_IMO_CONFIG:
  description: IMO Configuration
  fields:
    - name: ENABLE
      description: Master enable for IMO oscillator. This bit must be high at all times for all functions to work properly. Hardware will automatically disable the IMO during HIBERNATE and XRES. It will automatically disable during DEEPSLEEP if CLK_MFO_CONFIG.DPSLP_ENABLE==0.
      bit_offset: 31
      bit_size: 1
fieldset/CLK_MFO_CONFIG:
  description: MFO Configuration Register
  fields:
    - name: DPSLP_ENABLE
      description: "Enable for MFO during DEEPSLEEP. This bit is ignored when ENABLE==0. When ENABLE==1: 0: MFO is automatically disabled during DEEPSLEEP and enables upon wakeup; 1: MFO is kept enabled throughout DEEPSLEEP"
      bit_offset: 30
      bit_size: 1
    - name: ENABLE
      description: Enable for MFO.
      bit_offset: 31
      bit_size: 1
fieldset/CLK_MF_SELECT:
  description: Medium Frequency Clock Select Register
  fields:
    - name: MFCLK_SEL
      description: Select source for MFCLK (clk_mf). Note that not all products support all clock sources. Selecting a clock source that is not supported results in undefined behavior.
      bit_offset: 0
      bit_size: 3
      enum: MFCLK_SEL
    - name: MFCLK_DIV
      description: "Divide selected clock source by (1+MFCLK_DIV). The output of this divider is MFCLK (clk_mf). Allows for integer divisions in the range [1, 256]. Do not change this setting while ENABLE==1."
      bit_offset: 8
      bit_size: 8
    - name: ENABLE
      description: Enable for MFCLK (clk_mf).
      bit_offset: 31
      bit_size: 1
fieldset/CLK_OUTPUT_FAST:
  description: Fast Clock Output Select Register
  fields:
    - name: FAST_SEL0
      description: "Select signal for fast clock output #0"
      bit_offset: 0
      bit_size: 4
      enum: FAST_SEL0
    - name: PATH_SEL0
      description: "Selects a clock path to use in fast clock output #0 logic. 0: FLL output 1-15: PLL output on path1-path15 (if available)"
      bit_offset: 4
      bit_size: 4
    - name: HFCLK_SEL0
      description: "Selects a HFCLK tree for use in fast clock output #0"
      bit_offset: 8
      bit_size: 4
    - name: FAST_SEL1
      description: "Select signal for fast clock output #1"
      bit_offset: 16
      bit_size: 4
      enum: FAST_SEL1
    - name: PATH_SEL1
      description: "Selects a clock path to use in fast clock output #1 logic. 0: FLL output 1-15: PLL output on path1-path15 (if available)"
      bit_offset: 20
      bit_size: 4
    - name: HFCLK_SEL1
      description: "Selects a HFCLK tree for use in fast clock output #1 logic"
      bit_offset: 24
      bit_size: 4
fieldset/CLK_OUTPUT_SLOW:
  description: Slow Clock Output Select Register
  fields:
    - name: SLOW_SEL0
      description: "Select signal for slow clock output #0"
      bit_offset: 0
      bit_size: 4
      enum: SLOW_SEL0
    - name: SLOW_SEL1
      description: "Select signal for slow clock output #1"
      bit_offset: 4
      bit_size: 4
      enum: SLOW_SEL1
fieldset/CLK_PATH_SELECT:
  description: Clock Path Select Register
  fields:
    - name: PATH_MUX
      description: Selects a source for clock PATH<i>. Note that not all products support all clock sources. Selecting a clock source that is not supported will result in undefined behavior.
      bit_offset: 0
      bit_size: 3
      enum: PATH_MUX
fieldset/CLK_PILO_CONFIG:
  description: Precision ILO Configuration Register
  fields:
    - name: PILO_FFREQ
      description: Fine frequency trim allowing +/-250ppm accuracy with periodic calibration. The nominal step size of the LSB is 8Hz.
      bit_offset: 0
      bit_size: 10
    - name: PILO_CLK_EN
      description: Enable the PILO clock output. See PILO_EN field for required sequencing.
      bit_offset: 29
      bit_size: 1
    - name: PILO_RESET_N
      description: Reset the PILO. See PILO_EN field for required sequencing.
      bit_offset: 30
      bit_size: 1
    - name: PILO_EN
      description: "Enable PILO. When enabling PILO, set PILO_EN=1, wait 1ms, then PILO_RESET_N=1 and PILO_CLK_EN=1. When disabling PILO, clear PILO_EN=0, PILO_RESET_N=0, and PLO_CLK_EN=0 in the same write cycle."
      bit_offset: 31
      bit_size: 1
fieldset/CLK_PLL_CONFIG:
  description: PLL Configuration Register
  fields:
    - name: FEEDBACK_DIV
      description: "Control bits for feedback divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0-21: illegal (undefined behavior) 22: divide by 22 ... 112: divide by 112 >112: illegal (undefined behavior)"
      bit_offset: 0
      bit_size: 7
    - name: REFERENCE_DIV
      description: "Control bits for reference divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0: illegal (undefined behavior) 1: divide by 1 ... 20: divide by 20 others: illegal (undefined behavior)"
      bit_offset: 8
      bit_size: 5
    - name: OUTPUT_DIV
      description: "Control bits for Output divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0: illegal (undefined behavior) 1: illegal (undefined behavior) 2: divide by 2. Suitable for direct usage as HFCLK source. ... 16: divide by 16. Suitable for direct usage as HFCLK source. >16: illegal (undefined behavior)"
      bit_offset: 16
      bit_size: 5
    - name: PLL_LF_MODE
      description: "VCO frequency range selection. Configure this bit according to the targeted VCO frequency. Do not change this setting while the PLL is enabled. 0: VCO frequency is [200MHz, 400MHz] 1: VCO frequency is [170MHz, 200MHz)"
      bit_offset: 27
      bit_size: 1
    - name: BYPASS_SEL
      description: Bypass mux located just after PLL output. This selection is glitch-free and can be changed while the PLL is running.
      bit_offset: 28
      bit_size: 2
      enum: CLK_PLL_CONFIG_BYPASS_SEL
    - name: ENABLE
      description: "Master enable for PLL. Setup FEEDBACK_DIV, REFERENCE_DIV, and OUTPUT_DIV at least one cycle before setting ENABLE=1. To disable the PLL, first deselect it using .BYPASS_SEL=PLL_REF, wait at least six PLL clock cycles, and then disable it with .ENABLE=0. Fpll = (FEEDBACK_DIV) * (Fref / REFERENCE_DIV) / (OUTPUT_DIV) 0: Block is disabled 1: Block is enabled"
      bit_offset: 31
      bit_size: 1
fieldset/CLK_PLL_STATUS:
  description: PLL Status Register
  fields:
    - name: LOCKED
      description: PLL Lock Indicator
      bit_offset: 0
      bit_size: 1
    - name: UNLOCK_OCCURRED
      description: "This bit sets whenever the PLL Lock bit goes low, and stays set until cleared by firmware."
      bit_offset: 1
      bit_size: 1
fieldset/CLK_ROOT_SELECT:
  description: Clock Root Select Register
  fields:
    - name: ROOT_MUX
      description: "Selects a clock path as the root of HFCLK<k> and for SRSS DSI input <k>. Use CLK_SELECT_PATH[i] to configure the desired path. Some paths may have FLL or PLL available (product-specific), and the control and bypass mux selections of these are in other registers. Configure the FLL using CLK_FLL_CONFIG register. Configure a PLL using the related CLK_PLL_CONFIG[k] register. Note that not all products support all clock sources. Selecting a clock source that is not supported will result in undefined behavior."
      bit_offset: 0
      bit_size: 4
      enum: ROOT_MUX
    - name: ROOT_DIV
      description: Selects predivider value for this clock root and DSI input.
      bit_offset: 4
      bit_size: 2
      enum: ROOT_DIV
    - name: ENABLE
      description: "Enable for this clock root. All clock roots default to disabled (ENABLE==0) except HFCLK0, which cannot be disabled."
      bit_offset: 31
      bit_size: 1
fieldset/CLK_SELECT:
  description: Clock selection register
  fields:
    - name: LFCLK_SEL
      description: Select source for LFCLK. Note that not all products support all clock sources. Selecting a clock source that is not supported will result in undefined behavior. Writes to this field are ignored unless the WDT is unlocked using WDT_LOCK register.
      bit_offset: 0
      bit_size: 2
      enum: LFCLK_SEL
    - name: PUMP_SEL
      description: "Selects clock PATH<k>, where k=PUMP_SEL. The output of this mux goes to the PUMP_DIV to make PUMPCLK Each product has a specific number of available clock paths. Selecting a path that is not implemented on a product will result in undefined behavior. Note that this is not a glitch free mux."
      bit_offset: 8
      bit_size: 4
    - name: PUMP_DIV
      description: Division ratio for PUMPCLK. Uses selected PUMP_SEL clock as the source.
      bit_offset: 12
      bit_size: 3
      enum: PUMP_DIV
    - name: PUMP_ENABLE
      description: "Enable the pump clock. PUMP_ENABLE and the PUMP_SEL mux are not glitch-free to minimize side-effects, avoid changing the PUMP_SEL and PUMP_DIV while changing PUMP_ENABLE. To change the settings, do the following: 1) If the pump clock is enabled, write PUMP_ENABLE=0 without changing PUMP_SEL and PUMP_DIV. 2) Change PUMP_SEL and PUMP_DIV to desired settings with PUMP_ENABLE=0. 3) Write PUMP_ENABLE=1 without changing PUMP_SEL and PUMP_DIV."
      bit_offset: 15
      bit_size: 1
fieldset/CLK_TIMER_CTL:
  description: Timer Clock Control Register
  fields:
    - name: TIMER_SEL
      description: Select source for TIMERCLK. The output of this mux can be further divided using TIMER_DIV.
      bit_offset: 0
      bit_size: 1
      enum: TIMER_SEL
    - name: TIMER_HF0_DIV
      description: "Predivider used when HF0_DIV is selected in TIMER_SEL. If HFCLK0 frequency is less than 100MHz and has approximately 50 percent duty cycle, then no division is required (NO_DIV). Otherwise, select a divide ratio of 2, 4, or 8 before selected HF0_DIV as the timer clock."
      bit_offset: 8
      bit_size: 2
      enum: TIMER_HF0_DIV
    - name: TIMER_DIV
      description: "Divide selected timer clock source by (1+TIMER_DIV). The output of this divider is TIMERCLK Allows for integer divisions in the range [1, 256]. Do not change this setting while the timer is enabled."
      bit_offset: 16
      bit_size: 8
    - name: ENABLE
      description: "Enable for TIMERCLK. 0: TIMERCLK is off 1: TIMERCLK is enabled"
      bit_offset: 31
      bit_size: 1
fieldset/CLK_TRIM_CCO_CTL:
  description: CCO Trim Register
  fields:
    - name: CCO_RCSTRIM
      description: CCO reference current source trim.
      bit_offset: 0
      bit_size: 6
    - name: CCO_STABLE_CNT
      description: Terminal count for the stabilization counter from CCO_ENABLE until stable.
      bit_offset: 24
      bit_size: 6
    - name: ENABLE_CNT
      description: Enables the automatic stabilization counter.
      bit_offset: 31
      bit_size: 1
fieldset/CLK_TRIM_CCO_CTL2:
  description: CCO Trim Register 2
  fields:
    - name: CCO_FCTRIM1
      description: CCO frequency 1st range calibration
      bit_offset: 0
      bit_size: 5
    - name: CCO_FCTRIM2
      description: CCO frequency 2nd range calibration
      bit_offset: 5
      bit_size: 5
    - name: CCO_FCTRIM3
      description: CCO frequency 3rd range calibration
      bit_offset: 10
      bit_size: 5
    - name: CCO_FCTRIM4
      description: CCO frequency 4th range calibration
      bit_offset: 15
      bit_size: 5
    - name: CCO_FCTRIM5
      description: CCO frequency 5th range calibration
      bit_offset: 20
      bit_size: 5
fieldset/CLK_TRIM_ECO_CTL:
  description: ECO Trim Register
  fields:
    - name: WDTRIM
      description: Watch Dog Trim - Delta voltage below steady state level 0x0 - 50mV 0x1 - 75mV 0x2 - 100mV 0x3 - 125mV 0x4 - 150mV 0x5 - 175mV 0x6 - 200mV 0x7 - 225mV
      bit_offset: 0
      bit_size: 3
    - name: ATRIM
      description: "Amplitude trim to set the crystal drive level when ECO_CONFIG.AGC_EN=1. WARNING: use care when setting this field because driving a crystal beyond its rated limit can permanently damage the crystal. 0x0 - 150mV 0x1 - 175mV 0x2 - 200mV 0x3 - 225mV 0x4 - 250mV 0x5 - 275mV 0x6 - 300mV 0x7 - 325mV 0x8 - 350mV 0x9 - 375mV 0xA - 400mV 0xB - 425mV 0xC - 450mV 0xD - 475mV 0xE - 500mV 0xF - 525mV"
      bit_offset: 4
      bit_size: 4
    - name: FTRIM
      description: Filter Trim - 3rd harmonic oscillation
      bit_offset: 8
      bit_size: 2
    - name: RTRIM
      description: Feedback resistor Trim
      bit_offset: 10
      bit_size: 2
    - name: GTRIM
      description: Gain Trim - Startup time
      bit_offset: 12
      bit_size: 2
    - name: ITRIM
      description: Current Trim
      bit_offset: 16
      bit_size: 6
fieldset/CLK_TRIM_ILO_CTL:
  description: ILO Trim Register
  fields:
    - name: ILO_FTRIM
      description: ILO frequency trims. LSB step size is 1.5 percent (typical) of the frequency.
      bit_offset: 0
      bit_size: 6
fieldset/CLK_TRIM_PILO_CTL:
  description: PILO Trim Register
  fields:
    - name: PILO_CFREQ
      description: Coarse frequency trim to meet 32.768kHz +/-2 percent across PVT without calibration. The nominal step size of the LSB is 1kHz.
      bit_offset: 0
      bit_size: 6
    - name: PILO_OSC_TRIM
      description: Trim for current in oscillator block.
      bit_offset: 12
      bit_size: 3
    - name: PILO_COMP_TRIM
      description: Trim for comparator bias current.
      bit_offset: 16
      bit_size: 2
    - name: PILO_NBIAS_TRIM
      description: Trim for biasn by trimming sub-Vth NMOS width in beta-multiplier
      bit_offset: 18
      bit_size: 2
    - name: PILO_RES_TRIM
      description: Trim for beta-multiplier branch current
      bit_offset: 20
      bit_size: 5
    - name: PILO_ISLOPE_TRIM
      description: Trim for beta-multiplier current slope
      bit_offset: 26
      bit_size: 2
    - name: PILO_VTDIFF_TRIM
      description: Trim for VT-DIFF output (internal power supply)
      bit_offset: 28
      bit_size: 3
fieldset/CLK_TRIM_PILO_CTL2:
  description: PILO Trim Register 2
  fields:
    - name: PILO_VREF_TRIM
      description: Trim for voltage reference
      bit_offset: 0
      bit_size: 8
    - name: PILO_IREFBM_TRIM
      description: Trim for beta-multiplier current reference
      bit_offset: 8
      bit_size: 5
    - name: PILO_IREF_TRIM
      description: Trim for current reference
      bit_offset: 16
      bit_size: 8
fieldset/CLK_TRIM_PILO_CTL3:
  description: PILO Trim Register 3
  fields:
    - name: PILO_ENGOPT
      description: "Engineering options for PILO circuits 0: Short vdda to vpwr 1: Beta:mult current change 2: Iref generation Ptat current addition 3: Disable current path in secondary Beta:mult startup circuit 4: Double oscillator current 5: Switch between deep:sub:threshold and sub:threshold stacks in Vref generation block 6: Spare 7: Ptat component increase in Iref 8: vpwr_rc and vpwr_dig_rc shorting testmode 9: Switch b/w psub connection for cascode nfet for vref generation 10: Switch between sub:threshold and deep:sub:threshold stacks in comparator. 15-11: Frequency fine trim. See AKK-444 for an overview of the trim strategy."
      bit_offset: 0
      bit_size: 16
fieldset/MCWDT_CNTHIGH:
  description: Multi-Counter Watchdog Sub-counter 2
  fields:
    - name: WDT_CTR2
      description: Current value of sub-counter 2 for this MCWDT. Software writes are ignored when the sub-counter is enabled
      bit_offset: 0
      bit_size: 32
fieldset/MCWDT_CNTLOW:
  description: Multi-Counter Watchdog Sub-counters 0/1
  fields:
    - name: WDT_CTR0
      description: Current value of sub-counter 0 for this MCWDT. Software writes are ignored when the sub-counter is enabled.
      bit_offset: 0
      bit_size: 16
    - name: WDT_CTR1
      description: Current value of sub-counter 1 for this MCWDT. Software writes are ignored when the sub-counter is enabled
      bit_offset: 16
      bit_size: 16
fieldset/MCWDT_CONFIG:
  description: Multi-Counter Watchdog Counter Configuration
  fields:
    - name: WDT_MODE0
      description: Watchdog Counter Action on Match. Action is taken on the next increment after the values match (WDT_CTR0=WDT_MATCH0).
      bit_offset: 0
      bit_size: 2
      enum: WDT_MODE0
    - name: WDT_CLEAR0
      description: "Clear Watchdog Counter when WDT_CTR0=WDT_MATCH0. In other words WDT_CTR0 divides LFCLK by (WDT_MATCH0+1). 0: Free running counter 1: Clear on match. In this mode, the minimum legal setting of WDT_MATCH0 is 1."
      bit_offset: 2
      bit_size: 1
    - name: WDT_CASCADE0_1
      description: "Cascade Watchdog Counters 0,1. Counter 1 increments the cycle after WDT_CTR0=WDT_MATCH0. 0: Independent counters 1: Cascaded counters"
      bit_offset: 3
      bit_size: 1
    - name: WDT_MODE1
      description: Watchdog Counter Action on Match. Action is taken on the next increment after the values match (WDT_CTR1=WDT_MATCH1).
      bit_offset: 8
      bit_size: 2
      enum: WDT_MODE1
    - name: WDT_CLEAR1
      description: "Clear Watchdog Counter when WDT_CTR1==WDT_MATCH1. In other words WDT_CTR1 divides LFCLK by (WDT_MATCH1+1). 0: Free running counter 1: Clear on match. In this mode, the minimum legal setting of WDT_MATCH1 is 1."
      bit_offset: 10
      bit_size: 1
    - name: WDT_CASCADE1_2
      description: "Cascade Watchdog Counters 1,2. Counter 2 increments the cycle after WDT_CTR1=WDT_MATCH1. It is allowed to cascade all three WDT counters. 0: Independent counters 1: Cascaded counters. When cascading all three counters, WDT_CLEAR1 must be 1."
      bit_offset: 11
      bit_size: 1
    - name: WDT_MODE2
      description: Watchdog Counter 2 Mode.
      bit_offset: 16
      bit_size: 1
      enum: WDT_MODE2
    - name: WDT_BITS2
      description: "Bit to observe for WDT_INT2: 0: Assert after bit0 of WDT_CTR2 toggles (one int every tick) ... 31: Assert after bit31 of WDT_CTR2 toggles (one int every 2^31 ticks)"
      bit_offset: 24
      bit_size: 5
fieldset/MCWDT_CTL:
  description: Multi-Counter Watchdog Counter Control
  fields:
    - name: WDT_ENABLE0
      description: "Enable subcounter 0. May take up to 2 LFCLK cycles to take effect. 0: Counter is disabled (not clocked) 1: Counter is enabled (counting up)"
      bit_offset: 0
      bit_size: 1
    - name: WDT_ENABLED0
      description: Indicates actual state of counter. May lag WDT_ENABLE0 by up to two LFCLK cycles.
      bit_offset: 1
      bit_size: 1
    - name: WDT_RESET0
      description: Resets counter 0 back to 0000. Hardware will reset this bit after counter was reset. This will take up to one LFCLK cycle to take effect.
      bit_offset: 3
      bit_size: 1
    - name: WDT_ENABLE1
      description: "Enable subcounter 1. May take up to 2 LFCLK cycles to take effect. 0: Counter is disabled (not clocked) 1: Counter is enabled (counting up)"
      bit_offset: 8
      bit_size: 1
    - name: WDT_ENABLED1
      description: Indicates actual state of counter. May lag WDT_ENABLE1 by up to two LFCLK cycles.
      bit_offset: 9
      bit_size: 1
    - name: WDT_RESET1
      description: Resets counter 1 back to 0000. Hardware will reset this bit after counter was reset. This will take up to one LFCLK cycle to take effect.
      bit_offset: 11
      bit_size: 1
    - name: WDT_ENABLE2
      description: "Enable subcounter 2. May take up to 2 LFCLK cycles to take effect. 0: Counter is disabled (not clocked) 1: Counter is enabled (counting up)"
      bit_offset: 16
      bit_size: 1
    - name: WDT_ENABLED2
      description: Indicates actual state of counter. May lag WDT_ENABLE2 by up to two LFCLK cycles.
      bit_offset: 17
      bit_size: 1
    - name: WDT_RESET2
      description: Resets counter 2 back to 0000. Hardware will reset this bit after counter was reset. This will take up to one LFCLK cycle to take effect.
      bit_offset: 19
      bit_size: 1
fieldset/MCWDT_INTR:
  description: Multi-Counter Watchdog Counter Interrupt Register
  fields:
    - name: MCWDT_INT0
      description: MCWDT Interrupt Request for sub-counter 0. This bit is set by hardware as configured by this registers. This bit must be cleared by firmware. Clearing this bit also prevents Reset from happening when WDT_MODE0=3.
      bit_offset: 0
      bit_size: 1
    - name: MCWDT_INT1
      description: MCWDT Interrupt Request for sub-counter 1. This bit is set by hardware as configured by this registers. This bit must be cleared by firmware. Clearing this bit also prevents Reset from happening when WDT_MODE1=3.
      bit_offset: 1
      bit_size: 1
    - name: MCWDT_INT2
      description: MCWDT Interrupt Request for sub-counter 2. This bit is set by hardware as configured by this registers. This bit must be cleared by firmware. Clearing this bit also prevents Reset from happening when WDT_MODE2=3.
      bit_offset: 2
      bit_size: 1
fieldset/MCWDT_INTR_MASK:
  description: Multi-Counter Watchdog Counter Interrupt Mask Register
  fields:
    - name: MCWDT_INT0
      description: Mask for sub-counter 0
      bit_offset: 0
      bit_size: 1
    - name: MCWDT_INT1
      description: Mask for sub-counter 1
      bit_offset: 1
      bit_size: 1
    - name: MCWDT_INT2
      description: Mask for sub-counter 2
      bit_offset: 2
      bit_size: 1
fieldset/MCWDT_INTR_MASKED:
  description: Multi-Counter Watchdog Counter Interrupt Masked Register
  fields:
    - name: MCWDT_INT0
      description: Logical and of corresponding request and mask bits.
      bit_offset: 0
      bit_size: 1
    - name: MCWDT_INT1
      description: Logical and of corresponding request and mask bits.
      bit_offset: 1
      bit_size: 1
    - name: MCWDT_INT2
      description: Logical and of corresponding request and mask bits.
      bit_offset: 2
      bit_size: 1
fieldset/MCWDT_INTR_SET:
  description: Multi-Counter Watchdog Counter Interrupt Set Register
  fields:
    - name: MCWDT_INT0
      description: Set interrupt for MCWDT_INT0
      bit_offset: 0
      bit_size: 1
    - name: MCWDT_INT1
      description: Set interrupt for MCWDT_INT1
      bit_offset: 1
      bit_size: 1
    - name: MCWDT_INT2
      description: Set interrupt for MCWDT_INT2
      bit_offset: 2
      bit_size: 1
fieldset/MCWDT_LOCK_REG:
  description: Multi-Counter Watchdog Counter Lock Register
  fields:
    - name: MCWDT_LOCK
      description: "Prohibits writing control and configuration registers related to this MCWDT when not equal 0 (as specified in the other register descriptions). Requires at least two different writes to unlock. Note that this field is 2 bits to force multiple writes only. Each MCWDT has a separate local lock. LFCLK settings are locked by the global WDT_LOCK register, and this register has no effect on that."
      bit_offset: 30
      bit_size: 2
      enum: MCWDT_LOCK
fieldset/MCWDT_MATCH:
  description: Multi-Counter Watchdog Counter Match Register
  fields:
    - name: WDT_MATCH0
      description: Match value for sub-counter 0 of this MCWDT
      bit_offset: 0
      bit_size: 16
    - name: WDT_MATCH1
      description: Match value for sub-counter 1 of this MCWDT
      bit_offset: 16
      bit_size: 16
fieldset/PWR_BUCK_CTL:
  description: Buck Control Register
  fields:
    - name: BUCK_OUT1_SEL
      description: "Voltage output selection for vccbuck1 output. This register is only reset by XRES/POR/BOD/HIBERNATE. When increasing the voltage, it can take up to 200us for the output voltage to settle. When decreasing the voltage, the settling time depends on the load current. 0: 0.85V 1: 0.875V 2: 0.90V 3: 0.95V 4: 1.05V 5: 1.10V 6: 1.15V 7: 1.20V"
      bit_offset: 0
      bit_size: 3
    - name: BUCK_EN
      description: Master enable for buck converter. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 30
      bit_size: 1
    - name: BUCK_OUT1_EN
      description: "Enable for vccbuck1 output. The value in this register is ignored unless PWR_BUCK_CTL.BUCK_EN==1. This register is only reset by XRES/POR/BOD/HIBERNATE. The regulator takes up to 600us to charge the external capacitor. If there is additional load current while charging, this will increase the startup time. The TRM specifies the required sequence when transitioning vccd from the LDO to SIMO Buck output #1."
      bit_offset: 31
      bit_size: 1
fieldset/PWR_BUCK_CTL2:
  description: Buck Control Register 2
  fields:
    - name: BUCK_OUT2_SEL
      description: "Voltage output selection for vccbuck2 output. When increasing the voltage, it can take up to 200us for the output voltage to settle. When decreasing the voltage, the settling time depends on the load current. 0: 1.15V 1: 1.20V 2: 1.25V 3: 1.30V 4: 1.35V 5: 1.40V 6: 1.45V 7: 1.50V"
      bit_offset: 0
      bit_size: 3
    - name: BUCK_OUT2_HW_SEL
      description: "Hardware control for vccbuck2 output. When this bit is set, the value in BUCK_OUT2_EN is ignored and a hardware signal is used instead. If the product has supporting hardware, it can directly control the enable signal for vccbuck2. The same charging time in BUCK_OUT2_EN applies."
      bit_offset: 30
      bit_size: 1
    - name: BUCK_OUT2_EN
      description: "Enable for vccbuck2 output. The value in this register is ignored unless PWR_BUCK_CTL.BUCK_EN==1. The regulator takes up to 600us to charge the external capacitor. If there is additional load current while charging, this will increase the startup time."
      bit_offset: 31
      bit_size: 1
fieldset/PWR_CTL:
  description: Power Mode Control
  fields:
    - name: POWER_MODE
      description: Current power mode of the device. Note that this field cannot be read in all power modes on actual silicon.
      bit_offset: 0
      bit_size: 2
      enum: POWER_MODE
    - name: DEBUG_SESSION
      description: Indicates whether a debug session is active (CDBGPWRUPREQ signal is 1)
      bit_offset: 4
      bit_size: 1
      enum: DEBUG_SESSION
    - name: LPM_READY
      description: "Indicates whether certain low power functions are ready. The low current circuits take longer to startup after XRES/POR/BOD/HIBERNATE wakeup than the normal mode circuits. HIBERNATE mode may be entered regardless of this bit. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: If a low power circuit operation is requested, it will stay in its normal operating mode until it is ready. If DEEPSLEEP is requested by all processors WFI/WFE, the device will instead enter SLEEP. When low power circuits are ready, device will automatically enter the originally requested mode. 1: Normal operation. DEEPSLEEP and low power circuits operate as requested in other registers."
      bit_offset: 5
      bit_size: 1
    - name: IREF_LPMODE
      description: "Control the power mode of the reference current generator. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Current reference generator operates in normal mode. It works for vddd ramp rates of 100mV/us or less. 1: Current reference generator operates in low power mode. Response time is reduced to save current, and it works for vddd ramp rates of 10mV/us or less."
      bit_offset: 18
      bit_size: 1
    - name: VREFBUF_OK
      description: "Indicates that the voltage reference buffer is ready. Due to synchronization delays, it may take two IMO clock cycles for hardware to clear this bit after asserting VREFBUF_DIS=1."
      bit_offset: 19
      bit_size: 1
    - name: DPSLP_REG_DIS
      description: "Disable the DeepSleep regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: DeepSleep Regulator is on. 1: DeepSleep Regulator is off."
      bit_offset: 20
      bit_size: 1
    - name: RET_REG_DIS
      description: "Disable the Retention regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Retention Regulator is on. 1: Retention Regulator is off."
      bit_offset: 21
      bit_size: 1
    - name: NWELL_REG_DIS
      description: "Disable the Nwell regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Nwell Regulator is on. 1: Nwell Regulator is off."
      bit_offset: 22
      bit_size: 1
    - name: LINREG_DIS
      description: "Disable the linear Core Regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Linear regulator is on. 1: Linear regulator is off."
      bit_offset: 23
      bit_size: 1
    - name: LINREG_LPMODE
      description: "Control the power mode of the Linear Regulator. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Linear Regulator operates in normal mode. Internal current consumption is 50uA and load current capability is 50mA to 300mA, depending on the number of regulator modules present in the product. 1: Linear Regulator operates in low power mode. Internal current consumption is 5uA and load current capability is 25mA. Firmware must ensure the current is kept within the limit."
      bit_offset: 24
      bit_size: 1
    - name: PORBOD_LPMODE
      description: "Control the power mode of the POR/BOD circuits. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: POR/BOD circuits operate in normal mode. They work for vddd ramp rates of 100mV/us or less. 1: POR/BOD circuits operate in low power mode. Response time is reduced to save current, and they work for vddd ramp rates of 10mV/us or less."
      bit_offset: 25
      bit_size: 1
    - name: BGREF_LPMODE
      description: "Control the power mode of the Bandgap Voltage and Current References. This applies to voltage and current generation and is different than the reference voltage buffer. The value in this register is ignored and normal mode is used until LPM_READY==1. When lower power mode is used, the Active Reference circuit can be disabled to reduce current. Firmware is responsible to ensure ACT_REF_OK==1 before changing back to normal mode. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Active Bandgap Voltage and Current Reference operates in normal mode. They work for vddd ramp rates of 100mV/us or less. 1: Active Bandgap Voltage and Current Reference operates in low power mode. Power supply rejection is reduced to save current, and they work for vddd ramp rates of 10mV/us or less. The Active Reference may be disabled using ACT_REF_DIS=0."
      bit_offset: 26
      bit_size: 1
    - name: PLL_LS_BYPASS
      description: "Bypass level shifter inside the PLL. 0: Do not bypass the level shifter. This setting is ok for all operational modes and vccd target voltage. 1: Bypass the level shifter. This may reduce jitter on the PLL output clock, but can only be used when vccd is targeted to 1.1V nominal. Otherwise, it can result in clock degradation and static current."
      bit_offset: 27
      bit_size: 1
    - name: VREFBUF_LPMODE
      description: "Control the power mode of the 800mV voltage reference buffer. The value in this register is ignored and normal mode is used until LPM_READY==1. 0: Voltage Reference Buffer operates in normal mode. They work for vddd ramp rates of 100mV/us or less. This register is only reset by XRES/POR/BOD/HIBERNATE. 1: Voltage Reference Buffer operates in low power mode. Power supply rejection is reduced to save current, and they work for vddd ramp rates of 10mV/us or less."
      bit_offset: 28
      bit_size: 1
    - name: VREFBUF_DIS
      description: Disable the 800mV voltage reference buffer. Firmware should only disable the buffer when there is no connected circuit that is using it. SRSS circuits that require it are the PLL and ECO. A particular product may have circuits outside the SRSS that use the buffer. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 29
      bit_size: 1
    - name: ACT_REF_DIS
      description: "Disables the Active Reference. Firmware must ensure that LPM_READY==1 and BGREF_LPMODE==1 for at least 1us before disabling the Active Reference. When enabling the Active Reference, use ACT_REF_OK indicator to know when it is ready. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Active Reference is enabled 1: Active Reference is disabled"
      bit_offset: 30
      bit_size: 1
    - name: ACT_REF_OK
      description: Indicates that the normal mode of the Active Reference is ready.
      bit_offset: 31
      bit_size: 1
fieldset/PWR_HIBERNATE:
  description: HIBERNATE Mode Register
  fields:
    - name: TOKEN
      description: Contains a 8-bit token that is retained through a HIBERNATE/WAKEUP sequence that can be used by firmware to differentiate WAKEUP from a general RESET event. Note that waking up from HIBERNATE using XRES will reset this register.
      bit_offset: 0
      bit_size: 8
    - name: UNLOCK
      description: "This byte must be set to 0x3A for FREEZE or HIBERNATE fields to operate. Any other value in this register will cause FREEZE/HIBERNATE to have no effect, except as noted in the FREEZE description."
      bit_offset: 8
      bit_size: 8
    - name: FREEZE
      description: "Firmware sets this bit to freeze the configuration, mode and state of all GPIOs and SIOs in the system. When entering HIBERNATE mode, the first write instructs DEEPSLEEP peripherals that they cannot ignore the upcoming freeze command. This occurs even in the illegal condition where UNLOCK is not set. If UNLOCK and HIBERNATE are properly set, the IOs actually freeze on the second write."
      bit_offset: 17
      bit_size: 1
    - name: MASK_HIBALARM
      description: "When set, HIBERNATE will wakeup for a RTC interrupt"
      bit_offset: 18
      bit_size: 1
    - name: MASK_HIBWDT
      description: "When set, HIBERNATE will wakeup if WDT matches"
      bit_offset: 19
      bit_size: 1
    - name: POLARITY_HIBPIN
      description: "Each bit sets the active polarity of the corresponding wakeup pin. 0: Pin input of 0 will wakeup the part from HIBERNATE 1: Pin input of 1 will wakeup the part from HIBERNATE"
      bit_offset: 20
      bit_size: 4
    - name: MASK_HIBPIN
      description: "When set, HIBERNATE will wakeup if the corresponding pin input matches the POLARITY_HIBPIN setting. Each bit corresponds to one of the wakeup pins."
      bit_offset: 24
      bit_size: 4
    - name: HIBERNATE_DISABLE
      description: "Hibernate disable bit. 0: Normal operation, HIBERNATE works as described 1: Further writes to this register are ignored Note: This bit is a write-once bit until the next reset. Avoid changing any other bits in this register while disabling HIBERNATE mode. Also, it is recommended to clear the UNLOCK code, if it was previously written.."
      bit_offset: 30
      bit_size: 1
    - name: HIBERNATE
      description: "Firmware sets this bit to enter HIBERNATE mode. The system will enter HIBERNATE mode immediately after writing to this bit and will wakeup only in response to XRES or WAKEUP event. Both UNLOCK and FREEZE must have been set correctly in a previous write operations. Otherwise, it will not enter HIBERNATE. External supplies must have been stable for 250us before entering HIBERNATE mode."
      bit_offset: 31
      bit_size: 1
fieldset/PWR_HIB_DATA:
  description: HIBERNATE Data Register
  fields:
    - name: HIB_DATA
      description: Additional data that is retained through a HIBERNATE/WAKEUP sequence that can be used by firmware for any application-specific purpose. Note that waking up from HIBERNATE using XRES will reset this register.
      bit_offset: 0
      bit_size: 32
fieldset/PWR_LVD_CTL:
  description: Low Voltage Detector (LVD) Configuration Register
  fields:
    - name: HVLVD1_TRIPSEL
      description: "Threshold selection for HVLVD1. Disable the LVD (HVLVD1_EN=0) before changing the threshold. 0: rise=1.225V (nom), fall=1.2V (nom) 1: rise=1.425V (nom), fall=1.4V (nom) 2: rise=1.625V (nom), fall=1.6V (nom) 3: rise=1.825V (nom), fall=1.8V (nom) 4: rise=2.025V (nom), fall=2V (nom) 5: rise=2.125V (nom), fall=2.1V (nom) 6: rise=2.225V (nom), fall=2.2V (nom) 7: rise=2.325V (nom), fall=2.3V (nom) 8: rise=2.425V (nom), fall=2.4V (nom) 9: rise=2.525V (nom), fall=2.5V (nom) 10: rise=2.625V (nom), fall=2.6V (nom) 11: rise=2.725V (nom), fall=2.7V (nom) 12: rise=2.825V (nom), fall=2.8V (nom) 13: rise=2.925V (nom), fall=2.9V (nom) 14: rise=3.025V (nom), fall=3.0V (nom) 15: rise=3.125V (nom), fall=3.1V (nom)"
      bit_offset: 0
      bit_size: 4
    - name: HVLVD1_SRCSEL
      description: Source selection for HVLVD1
      bit_offset: 4
      bit_size: 3
      enum: HVLVD1_SRCSEL
    - name: HVLVD1_EN
      description: "Enable HVLVD1 voltage monitor. When the LVD is enabled, it takes 20us for it to settle. There is no hardware stabilization counter, and it may falsely trigger during settling. It is recommended that firmware keep the interrupt masked for at least 8us, write a 1'b1 to the corresponding SRSS_INTR field to any falsely pended interrupt, and then optionally unmask the interrupt. After enabling, it is further recommended to read the related PWR_LVD_STATUS field, since the interrupt only triggers on edges. This bit is cleared (LVD is disabled) when entering DEEPSLEEP to prevent false interrupts during wakeup."
      bit_offset: 7
      bit_size: 1
fieldset/PWR_LVD_STATUS:
  description: Low Voltage Detector (LVD) Status Register
  fields:
    - name: HVLVD1_OK
      description: "HVLVD1 output. 0: below voltage threshold 1: above voltage threshold"
      bit_offset: 0
      bit_size: 1
fieldset/PWR_TRIM_BODOVP_CTL:
  description: BOD/OVP Trim Register
  fields:
    - name: HVPORBOD_TRIPSEL
      description: HVPORBOD trip point selection. Monitors vddd. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 0
      bit_size: 3
    - name: HVPORBOD_OFSTRIM
      description: HVPORBOD offset trim. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 4
      bit_size: 3
    - name: HVPORBOD_ITRIM
      description: HVPORBOD current trim. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 7
      bit_size: 3
    - name: LVPORBOD_TRIPSEL
      description: LVPORBOD trip point selection. Monitors vccd. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 10
      bit_size: 3
    - name: LVPORBOD_OFSTRIM
      description: LVPORBOD offset trim. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 14
      bit_size: 3
    - name: LVPORBOD_ITRIM
      description: LVPORBOD current trim. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 17
      bit_size: 3
fieldset/PWR_TRIM_LVD_CTL:
  description: LVD Trim Register
  fields:
    - name: HVLVD1_OFSTRIM
      description: HVLVD1 offset trim
      bit_offset: 0
      bit_size: 3
    - name: HVLVD1_ITRIM
      description: HVLVD1 current trim
      bit_offset: 4
      bit_size: 3
fieldset/PWR_TRIM_PWRSYS_CTL:
  description: Power System Trim Register
  fields:
    - name: ACT_REG_TRIM
      description: "Trim for the Active-Regulator. This sets the output voltage level. This register is only reset by XRES/POR/BOD/HIBERNATE. The nominal output voltage is vccd=812.5mV + ACT_REG_TRIM*12.5mV. The actual output voltage will vary depending on conditions and load. The following settings are explicitly shown for convenience, and other values may be calculated using the formula: 5'h07: 900mV (nominal) 5'h17: 1100mV (nominal)"
      bit_offset: 0
      bit_size: 5
    - name: ACT_REG_BOOST
      description: "Controls the tradeoff between output current and internal operating current for the Active Regulator. The maximum output current depends on the silicon implementation, but an application may limit its maximum current to less than that. This may allow a reduction in the internal operating current of the regulator. The regulator internal operating current depends on the boost setting: 2'b00: 50uA 2'b01: 100uA 2'b10: 150uA 2'b11: 200uA The allowed setting is a lookup table based on the chip-specific maximum (set in factory) and an application-specific maximum (set by customer). The defaults are set assuming the application consumes the maximum allowed by the chip. 50mA chip: 2'b00 (default); 100mA chip: 2'b00 (default); 150mA chip: 50..100mA app => 2'b00, 150mA app => 2'b01 (default); 200mA chip: 50mA app => 2'b00, 100..150mA app => 2'b01, 200mA app => 2'b10 (default); 250mA chip: 50mA app => 2'b00, 100..150mA app => 2'b01, 200..250mA app => 2'b10 (default); 300mA chip: 50mA app => 2'b00, 100..150mA app => 2'b01, 200..250mA app => 2'b10, 300mA app => 2'b11 (default); This register is only reset by XRES/POR/BOD/HIBERNATE."
      bit_offset: 30
      bit_size: 2
fieldset/PWR_TRIM_REF_CTL:
  description: Reference Trim Register
  fields:
    - name: ACT_REF_TCTRIM
      description: Active-Reference temperature trim. This register is only reset by XRES/POR/BOD/HIBERNATE. 0 -> default setting at POR; not for trimming use others -> normal trim range
      bit_offset: 0
      bit_size: 4
    - name: ACT_REF_ITRIM
      description: Active-Reference current trim. This register is only reset by XRES/POR/BOD/HIBERNATE. 0 -> default setting at POR; not for trimming use others -> normal trim range
      bit_offset: 4
      bit_size: 4
    - name: ACT_REF_ABSTRIM
      description: Active-Reference absolute voltage trim. This register is only reset by XRES/POR/BOD/HIBERNATE. 0 -> default setting at POR; not for trimming use others -> normal trim range
      bit_offset: 8
      bit_size: 5
    - name: ACT_REF_IBOOST
      description: "Active-Reference current boost. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: normal operation others: risk mitigation"
      bit_offset: 14
      bit_size: 1
    - name: DPSLP_REF_TCTRIM
      description: DeepSleep-Reference temperature trim. This register is only reset by XRES/POR/BOD/HIBERNATE. 0 -> default setting at POR; not for trimming use others -> normal trim range
      bit_offset: 16
      bit_size: 4
    - name: DPSLP_REF_ABSTRIM
      description: DeepSleep-Reference absolute voltage trim. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 20
      bit_size: 5
    - name: DPSLP_REF_ITRIM
      description: DeepSleep current reference trim. This register is only reset by XRES/POR/BOD/HIBERNATE.
      bit_offset: 28
      bit_size: 4
fieldset/PWR_TRIM_WAKE_CTL:
  description: Wakeup Trim Register
  fields:
    - name: WAKE_DELAY
      description: Wakeup holdoff. Spec (fastest) wake time is achieved with a setting of 0. Additional delay can be added for debugging or workaround. The delay is counted by the IMO.
      bit_offset: 0
      bit_size: 8
fieldset/RES_CAUSE:
  description: Reset Cause Observation Register
  fields:
    - name: RESET_WDT
      description: A basic WatchDog Timer (WDT) reset has occurred since last power cycle.
      bit_offset: 0
      bit_size: 1
    - name: RESET_ACT_FAULT
      description: Fault logging system requested a reset from its Active logic.
      bit_offset: 1
      bit_size: 1
    - name: RESET_DPSLP_FAULT
      description: Fault logging system requested a reset from its DeepSleep logic.
      bit_offset: 2
      bit_size: 1
    - name: RESET_CSV_WCO_LOSS
      description: Clock supervision logic requested a reset due to loss of a watch-crystal clock.
      bit_offset: 3
      bit_size: 1
    - name: RESET_SOFT
      description: "A CPU requested a system reset through it's SYSRESETREQ. This can be done via a debugger probe or in firmware."
      bit_offset: 4
      bit_size: 1
    - name: RESET_MCWDT0
      description: "Multi-Counter Watchdog timer reset #0 has occurred since last power cycle."
      bit_offset: 5
      bit_size: 1
    - name: RESET_MCWDT1
      description: "Multi-Counter Watchdog timer reset #1 has occurred since last power cycle."
      bit_offset: 6
      bit_size: 1
    - name: RESET_MCWDT2
      description: "Multi-Counter Watchdog timer reset #2 has occurred since last power cycle."
      bit_offset: 7
      bit_size: 1
    - name: RESET_MCWDT3
      description: "Multi-Counter Watchdog timer reset #3 has occurred since last power cycle."
      bit_offset: 8
      bit_size: 1
fieldset/RES_CAUSE2:
  description: Reset Cause Observation Register 2
  fields:
    - name: RESET_CSV_HF_LOSS
      description: Clock supervision logic requested a reset due to loss of a high-frequency clock. Each bit index K corresponds to a HFCLK<K>. Unimplemented clock bits return zero.
      bit_offset: 0
      bit_size: 16
    - name: RESET_CSV_HF_FREQ
      description: Clock supervision logic requested a reset due to frequency error of high-frequency clock. Each bit index K corresponds to a HFCLK<K>. Unimplemented clock bits return zero.
      bit_offset: 16
      bit_size: 16
fieldset/SRSS_INTR:
  description: SRSS Interrupt Register
  fields:
    - name: WDT_MATCH
      description: "WDT Interrupt Request. This bit is set each time WDT_COUNTR==WDT_MATCH. W1C also feeds the watch dog. Missing 2 interrupts in a row will generate a reset. Due to internal synchronization, it takes 2 SYSCLK cycles to update after a W1C."
      bit_offset: 0
      bit_size: 1
    - name: HVLVD1
      description: Interrupt for low voltage detector HVLVD1
      bit_offset: 1
      bit_size: 1
    - name: CLK_CAL
      description: Clock calibration counter is done. This field is reset during DEEPSLEEP mode.
      bit_offset: 5
      bit_size: 1
fieldset/SRSS_INTR_CFG:
  description: SRSS Interrupt Configuration Register
  fields:
    - name: HVLVD1_EDGE_SEL
      description: Sets which edge(s) will trigger an IRQ for HVLVD1
      bit_offset: 0
      bit_size: 2
      enum: HVLVD1_EDGE_SEL
fieldset/SRSS_INTR_MASK:
  description: SRSS Interrupt Mask Register
  fields:
    - name: WDT_MATCH
      description: "Mask for watchdog timer. Clearing this bit will not forward the interrupt to the CPU. It will not, however, disable the WDT reset generation on 2 missed interrupts. When WDT resets the chip, it also internally pends an interrupt that survives the reset. To prevent unintended ISR execution, clear SRSS_INTR.WDT_MATCH before setting this bit."
      bit_offset: 0
      bit_size: 1
    - name: HVLVD1
      description: Mask for low voltage detector HVLVD1
      bit_offset: 1
      bit_size: 1
    - name: CLK_CAL
      description: Mask for clock calibration done
      bit_offset: 5
      bit_size: 1
fieldset/SRSS_INTR_MASKED:
  description: SRSS Interrupt Masked Register
  fields:
    - name: WDT_MATCH
      description: Logical and of corresponding request and mask bits.
      bit_offset: 0
      bit_size: 1
    - name: HVLVD1
      description: Logical and of corresponding request and mask bits.
      bit_offset: 1
      bit_size: 1
    - name: CLK_CAL
      description: Logical and of corresponding request and mask bits.
      bit_offset: 5
      bit_size: 1
fieldset/SRSS_INTR_SET:
  description: SRSS Interrupt Set Register
  fields:
    - name: WDT_MATCH
      description: Set interrupt for low voltage detector WDT_MATCH
      bit_offset: 0
      bit_size: 1
    - name: HVLVD1
      description: Set interrupt for low voltage detector HVLVD1
      bit_offset: 1
      bit_size: 1
    - name: CLK_CAL
      description: Set interrupt for clock calibration counter done. This field is reset during DEEPSLEEP mode.
      bit_offset: 5
      bit_size: 1
fieldset/WDT_CNT:
  description: Watchdog Counter Count Register
  fields:
    - name: COUNTER
      description: "Current value of WDT Counter. The write feature of this register is for engineering use (DfV), have no synchronization, and can only be applied when the WDT is fully off. When writing, the value is updated immediately in the WDT counter, but it will read back as the old value until this register resynchronizes just after the negedge of ILO. Writes will be ignored if they occur when the WDT is enabled."
      bit_offset: 0
      bit_size: 16
fieldset/WDT_CTL:
  description: Watchdog Counter Control Register
  fields:
    - name: WDT_EN
      description: Enable this watchdog timer. This field is retained during DEEPSLEEP and HIBERNATE modes.
      bit_offset: 0
      bit_size: 1
    - name: WDT_LOCK
      description: "Prohibits writing to WDT_*, CLK_ILO_CONFIG, CLK_SELECT.LFCLK_SEL, and CLK_TRIM_ILO_CTL registers when not equal 0. Requires at least two different writes to unlock. A change in WDT_LOCK takes effect beginning with the next write cycle. Note that this field is 2 bits to force multiple writes only. It represents only a single write protect signal protecting all those registers at the same time. WDT will lock on any reset. This field is not retained during DEEPSLEEP or HIBERNATE mode, so the WDT will be locked after wakeup from these modes."
      bit_offset: 30
      bit_size: 2
      enum: WDT_LOCK
fieldset/WDT_MATCH:
  description: Watchdog Counter Match Register
  fields:
    - name: MATCH
      description: Match value for Watchdog counter. Every time WDT_COUNTER reaches MATCH an interrupt is generated. Two unserviced interrupts will lead to a system reset (i.e. at the third match).
      bit_offset: 0
      bit_size: 16
    - name: IGNORE_BITS
      description: The number of MSB bits of the watchdog timer that are NOT checked against MATCH. This value provides control over the time-to-reset of the watchdog (which happens after 3 successive matches). Up to 12 MSB can be ignored. Settings >12 behave like a setting of 12.
      bit_offset: 16
      bit_size: 4
enum/CCO_RANGE:
  bit_size: 3
  variants:
    - name: RANGE0
      description: "Target frequency is in range [48, 64) MHz"
      value: 0
    - name: RANGE1
      description: "Target frequency is in range [64, 85) MHz"
      value: 1
    - name: RANGE2
      description: "Target frequency is in range [85, 113) MHz"
      value: 2
    - name: RANGE3
      description: "Target frequency is in range [113, 150) MHz"
      value: 3
    - name: RANGE4
      description: "Target frequency is in range [150, 200] MHz"
      value: 4
enum/CLK_FLL_CONFIG3_BYPASS_SEL:
  bit_size: 2
  variants:
    - name: AUTO
      description: N/A
      value: 0
    - name: AUTO1
      description: N/A
      value: 1
    - name: FLL_REF
      description: Select FLL reference input (bypass mode). Ignores lock indicator
      value: 2
    - name: FLL_OUT
      description: Select FLL output. Ignores lock indicator.
      value: 3
enum/CLK_PLL_CONFIG_BYPASS_SEL:
  bit_size: 2
  variants:
    - name: AUTO
      description: "Automatic using lock indicator. When unlocked, automatically selects PLL reference input (bypass mode). When locked, automatically selects PLL output."
      value: 0
    - name: AUTO1
      description: Same as AUTO
      value: 1
    - name: PLL_REF
      description: Select PLL reference input (bypass mode). Ignores lock indicator
      value: 2
    - name: PLL_OUT
      description: Select PLL output. Ignores lock indicator.
      value: 3
enum/DEBUG_SESSION:
  bit_size: 1
  variants:
    - name: NO_SESSION
      description: No debug session active
      value: 0
    - name: SESSION_ACTIVE
      description: Debug session is active. Power modes behave differently to keep the debug session active.
      value: 1
enum/DSI_MUX:
  bit_size: 5
  variants:
    - name: DSI_OUT0
      description: "DSI0 - dsi_out[0]"
      value: 0
    - name: DSI_OUT1
      description: "DSI1 - dsi_out[1]"
      value: 1
    - name: DSI_OUT2
      description: "DSI2 - dsi_out[2]"
      value: 2
    - name: DSI_OUT3
      description: "DSI3 - dsi_out[3]"
      value: 3
    - name: DSI_OUT4
      description: "DSI4 - dsi_out[4]"
      value: 4
    - name: DSI_OUT5
      description: "DSI5 - dsi_out[5]"
      value: 5
    - name: DSI_OUT6
      description: "DSI6 - dsi_out[6]"
      value: 6
    - name: DSI_OUT7
      description: "DSI7 - dsi_out[7]"
      value: 7
    - name: DSI_OUT8
      description: "DSI8 - dsi_out[8]"
      value: 8
    - name: DSI_OUT9
      description: "DSI9 - dsi_out[9]"
      value: 9
    - name: DSI_OUT10
      description: "DSI10 - dsi_out[10]"
      value: 10
    - name: DSI_OUT11
      description: "DSI11 - dsi_out[11]"
      value: 11
    - name: DSI_OUT12
      description: "DSI12 - dsi_out[12]"
      value: 12
    - name: DSI_OUT13
      description: "DSI13 - dsi_out[13]"
      value: 13
    - name: DSI_OUT14
      description: "DSI14 - dsi_out[14]"
      value: 14
    - name: DSI_OUT15
      description: "DSI15 - dsi_out[15]"
      value: 15
    - name: ILO
      description: ILO - Internal Low-speed Oscillator
      value: 16
    - name: WCO
      description: WCO - Watch-Crystal Oscillator
      value: 17
    - name: ALTLF
      description: ALTLF - Alternate Low-Frequency Clock
      value: 18
    - name: PILO
      description: PILO - Precision Internal Low-speed Oscillator
      value: 19
enum/FAST_SEL0:
  bit_size: 4
  variants:
    - name: NC
      description: "Disabled - output is 0. For power savings, clocks are blocked before entering any muxes, including PATH_SEL0 and HFCLK_SEL0."
      value: 0
    - name: ECO
      description: External Crystal Oscillator (ECO)
      value: 1
    - name: EXTCLK
      description: External clock input (EXTCLK)
      value: 2
    - name: ALTHF
      description: Alternate High-Frequency (ALTHF) clock input to SRSS
      value: 3
    - name: TIMERCLK
      description: "Timer clock. It is grouped with the fast clocks because it may be a gated version of a fast clock, and therefore may have a short high pulse."
      value: 4
    - name: PATH_SEL0
      description: Selects the clock path chosen by PATH_SEL0 field
      value: 5
    - name: HFCLK_SEL0
      description: Selects the output of the HFCLK_SEL0 mux
      value: 6
    - name: SLOW_SEL0
      description: Selects the output of CLK_OUTPUT_SLOW.SLOW_SEL0
      value: 7
enum/FAST_SEL1:
  bit_size: 4
  variants:
    - name: NC
      description: "Disabled - output is 0. For power savings, clocks are blocked before entering any muxes, including PATH_SEL1 and HFCLK_SEL1."
      value: 0
    - name: ECO
      description: External Crystal Oscillator (ECO)
      value: 1
    - name: EXTCLK
      description: External clock input (EXTCLK)
      value: 2
    - name: ALTHF
      description: Alternate High-Frequency (ALTHF) clock input to SRSS
      value: 3
    - name: TIMERCLK
      description: "Timer clock. It is grouped with the fast clocks because it may be a gated version of a fast clock, and therefore may have a short high pulse."
      value: 4
    - name: PATH_SEL1
      description: Selects the clock path chosen by PATH_SEL1 field
      value: 5
    - name: HFCLK_SEL1
      description: Selects the output of the HFCLK_SEL1 mux
      value: 6
    - name: SLOW_SEL1
      description: Selects the output of CLK_OUTPUT_SLOW.SLOW_SEL1
      value: 7
enum/HVLVD1_EDGE_SEL:
  bit_size: 2
  variants:
    - name: DISABLE
      description: Disabled
      value: 0
    - name: RISING
      description: Rising edge
      value: 1
    - name: FALLING
      description: Falling edge
      value: 2
    - name: BOTH
      description: Both rising and falling edges
      value: 3
enum/HVLVD1_SRCSEL:
  bit_size: 3
  variants:
    - name: VDDD
      description: Select VDDD
      value: 0
    - name: AMUXBUSA
      description: Select AMUXBUSA (VDDD branch)
      value: 1
    - name: RSVD
      description: N/A
      value: 2
    - name: VDDIO
      description: N/A
      value: 3
    - name: AMUXBUSB
      description: Select AMUXBUSB (VDDD branch)
      value: 4
enum/LFCLK_SEL:
  bit_size: 2
  variants:
    - name: ILO
      description: ILO - Internal Low-speed Oscillator
      value: 0
    - name: WCO
      description: "WCO - Watch-Crystal Oscillator. Requires Backup domain to be present and properly configured (including external watch crystal, if used)."
      value: 1
    - name: ALTLF
      description: ALTLF - Alternate Low-Frequency Clock. Capability is product-specific
      value: 2
    - name: PILO
      description: "PILO - Precision ILO. If present, it works in DEEPSLEEP and higher modes. Does not work in HIBERNATE mode."
      value: 3
enum/MCWDT_LOCK:
  bit_size: 2
  variants:
    - name: NO_CHG
      description: No effect
      value: 0
    - name: CLR0
      description: Clears bit 0
      value: 1
    - name: CLR1
      description: Clears bit 1
      value: 2
    - name: SET01
      description: Sets both bits 0 and 1
      value: 3
enum/MFCLK_SEL:
  bit_size: 3
  variants:
    - name: MFO
      description: MFO - medium frequency oscillator
      value: 0
enum/PATH_MUX:
  bit_size: 3
  variants:
    - name: IMO
      description: IMO - Internal R/C Oscillator
      value: 0
    - name: EXTCLK
      description: EXTCLK - External Clock Pin
      value: 1
    - name: ECO
      description: ECO - External-Crystal Oscillator
      value: 2
    - name: ALTHF
      description: ALTHF - Alternate High-Frequency clock input (product-specific clock)
      value: 3
    - name: DSI_MUX
      description: DSI_MUX - Output of DSI mux for this path. Using a DSI source directly as root of HFCLK will result in undefined behavior.
      value: 4
enum/POWER_MODE:
  bit_size: 2
  variants:
    - name: RESET
      description: System is resetting.
      value: 0
    - name: ACTIVE
      description: At least one CPU is running.
      value: 1
    - name: SLEEP
      description: No CPUs are running. Peripherals may be running.
      value: 2
    - name: DEEPSLEEP
      description: Main high-frequency clock is off; low speed clocks are available. Communication interface clocks may be present.
      value: 3
enum/PUMP_DIV:
  bit_size: 3
  variants:
    - name: NO_DIV
      description: "Transparent mode, feed through selected clock source w/o dividing."
      value: 0
    - name: DIV_BY_2
      description: Divide selected clock source by 2
      value: 1
    - name: DIV_BY_4
      description: Divide selected clock source by 4
      value: 2
    - name: DIV_BY_8
      description: Divide selected clock source by 8
      value: 3
    - name: DIV_BY_16
      description: Divide selected clock source by 16
      value: 4
enum/ROOT_DIV:
  bit_size: 2
  variants:
    - name: NO_DIV
      description: "Transparent mode, feed through selected clock source w/o dividing."
      value: 0
    - name: DIV_BY_2
      description: Divide selected clock source by 2
      value: 1
    - name: DIV_BY_4
      description: Divide selected clock source by 4
      value: 2
    - name: DIV_BY_8
      description: Divide selected clock source by 8
      value: 3
enum/ROOT_MUX:
  bit_size: 4
  variants:
    - name: PATH0
      description: Select PATH0 (can be configured for FLL)
      value: 0
    - name: PATH1
      description: "Select PATH1 (can be configured for PLL0, if available in the product)"
      value: 1
    - name: PATH2
      description: "Select PATH2 (can be configured for PLL1, if available in the product)"
      value: 2
    - name: PATH3
      description: "Select PATH3 (can be configured for PLL2, if available in the product)"
      value: 3
    - name: PATH4
      description: "Select PATH4 (can be configured for PLL3, if available in the product)"
      value: 4
    - name: PATH5
      description: "Select PATH5 (can be configured for PLL4, if available in the product)"
      value: 5
    - name: PATH6
      description: "Select PATH6 (can be configured for PLL5, if available in the product)"
      value: 6
    - name: PATH7
      description: "Select PATH7 (can be configured for PLL6, if available in the product)"
      value: 7
    - name: PATH8
      description: "Select PATH8 (can be configured for PLL7, if available in the product)"
      value: 8
    - name: PATH9
      description: "Select PATH9 (can be configured for PLL8, if available in the product)"
      value: 9
    - name: PATH10
      description: "Select PATH10 (can be configured for PLL9, if available in the product)"
      value: 10
    - name: PATH11
      description: "Select PATH11 (can be configured for PLL10, if available in the product)"
      value: 11
    - name: PATH12
      description: "Select PATH12 (can be configured for PLL11, if available in the product)"
      value: 12
    - name: PATH13
      description: "Select PATH13 (can be configured for PLL12, if available in the product)"
      value: 13
    - name: PATH14
      description: "Select PATH14 (can be configured for PLL13, if available in the product)"
      value: 14
    - name: PATH15
      description: "Select PATH15 (can be configured for PLL14, if available in the product)"
      value: 15
enum/SLOW_SEL0:
  bit_size: 4
  variants:
    - name: NC
      description: "Disabled - output is 0. For power savings, clocks are blocked before entering any muxes."
      value: 0
    - name: ILO
      description: Internal Low Speed Oscillator (ILO)
      value: 1
    - name: WCO
      description: Watch-Crystal Oscillator (WCO)
      value: 2
    - name: BAK
      description: Root of the Backup domain clock tree (BAK)
      value: 3
    - name: ALTLF
      description: Alternate low-frequency clock input to SRSS (ALTLF)
      value: 4
    - name: LFCLK
      description: Root of the low-speed clock tree (LFCLK)
      value: 5
    - name: IMO
      description: Internal Main Oscillator (IMO). This is grouped with the slow clocks so it can be observed during DEEPSLEEP entry/exit.
      value: 6
    - name: SLPCTRL
      description: Sleep Controller clock (SLPCTRL). This is grouped with the slow clocks so it can be observed during DEEPSLEEP entry/exit.
      value: 7
    - name: PILO
      description: Precision Internal Low Speed Oscillator (PILO)
      value: 8
enum/SLOW_SEL1:
  bit_size: 4
  variants:
    - name: NC
      description: "Disabled - output is 0. For power savings, clocks are blocked before entering any muxes."
      value: 0
    - name: ILO
      description: Internal Low Speed Oscillator (ILO)
      value: 1
    - name: WCO
      description: Watch-Crystal Oscillator (WCO)
      value: 2
    - name: BAK
      description: Root of the Backup domain clock tree (BAK)
      value: 3
    - name: ALTLF
      description: Alternate low-frequency clock input to SRSS (ALTLF)
      value: 4
    - name: LFCLK
      description: Root of the low-speed clock tree (LFCLK)
      value: 5
    - name: IMO
      description: Internal Main Oscillator (IMO). This is grouped with the slow clocks so it can be observed during DEEPSLEEP entry/exit.
      value: 6
    - name: SLPCTRL
      description: Sleep Controller clock (SLPCTRL). This is grouped with the slow clocks so it can be observed during DEEPSLEEP entry/exit.
      value: 7
    - name: PILO
      description: Precision Internal Low Speed Oscillator (PILO)
      value: 8
enum/TIMER_HF0_DIV:
  bit_size: 2
  variants:
    - name: NO_DIV
      description: "Transparent mode, feed through selected clock source w/o dividing or correcting duty cycle."
      value: 0
    - name: DIV_BY_2
      description: Divide HFCLK0 by 2.
      value: 1
    - name: DIV_BY_4
      description: Divide HFCLK0 by 4.
      value: 2
    - name: DIV_BY_8
      description: Divide HFCLK0 by 8.
      value: 3
enum/TIMER_SEL:
  bit_size: 1
  variants:
    - name: IMO
      description: IMO - Internal Main Oscillator
      value: 0
    - name: HF0_DIV
      description: Select the output of the predivider configured by TIMER_HF0_DIV.
      value: 1
enum/WDT_LOCK:
  bit_size: 2
  variants:
    - name: NO_CHG
      description: No effect
      value: 0
    - name: CLR0
      description: Clears bit 0
      value: 1
    - name: CLR1
      description: Clears bit 1
      value: 2
    - name: SET01
      description: Sets both bits 0 and 1
      value: 3
enum/WDT_MODE0:
  bit_size: 2
  variants:
    - name: NOTHING
      description: Do nothing
      value: 0
    - name: INT
      description: Assert WDT_INTx
      value: 1
    - name: RESET
      description: Assert WDT Reset
      value: 2
    - name: INT_THEN_RESET
      description: "Assert WDT_INTx, assert WDT Reset after 3rd unhandled interrupt"
      value: 3
enum/WDT_MODE1:
  bit_size: 2
  variants:
    - name: NOTHING
      description: Do nothing
      value: 0
    - name: INT
      description: Assert WDT_INTx
      value: 1
    - name: RESET
      description: Assert WDT Reset
      value: 2
    - name: INT_THEN_RESET
      description: "Assert WDT_INTx, assert WDT Reset after 3rd unhandled interrupt"
      value: 3
enum/WDT_MODE2:
  bit_size: 1
  variants:
    - name: NOTHING
      description: Free running counter with no interrupt requests
      value: 0
    - name: INT
      description: Free running counter with interrupt request that occurs one LFCLK cycle after the specified bit in CTR2 toggles (see WDT_BITS2).
      value: 1
