In archive lib7/libarm.a:

cache-v7.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <invalidate_data_cache_l1_only>:
   0:	e92d0070 	push	{r4, r5, r6}
   4:	e3a00000 	mov	r0, #0
   8:	ee400f10 	mcr	15, 2, r0, cr0, cr0, {0}
   c:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
  10:	e3071fff 	movw	r1, #32767	; 0x7fff
  14:	e00126a0 	and	r2, r1, r0, lsr #13
  18:	e30013ff 	movw	r1, #1023	; 0x3ff
  1c:	e00131a0 	and	r3, r1, r0, lsr #3
  20:	e2822001 	add	r2, r2, #1
  24:	e2000007 	and	r0, r0, #7
  28:	e2800004 	add	r0, r0, #4
  2c:	e16f1f13 	clz	r1, r3
  30:	e2834001 	add	r4, r3, #1
  34:	e2422001 	sub	r2, r2, #1
  38:	e1a03004 	mov	r3, r4
  3c:	e2533001 	subs	r3, r3, #1
  40:	e1a05113 	lsl	r5, r3, r1
  44:	e1a06012 	lsl	r6, r2, r0
  48:	e1855006 	orr	r5, r5, r6
  4c:	ee075f56 	mcr	15, 0, r5, cr7, cr6, {2}
  50:	cafffff9 	bgt	3c <invalidate_data_cache_l1_only+0x3c>
  54:	e3520000 	cmp	r2, #0
  58:	cafffff5 	bgt	34 <invalidate_data_cache_l1_only+0x34>
  5c:	f57ff04e 	dsb	st
  60:	f57ff06f 	isb	sy
  64:	e8bd0070 	pop	{r4, r5, r6}
  68:	e12fff1e 	bx	lr

0000006c <invalidate_data_cache>:
  6c:	e92d0eb0 	push	{r4, r5, r7, r9, sl, fp}
  70:	f57ff05f 	dmb	sy
  74:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
  78:	e1a03ba0 	lsr	r3, r0, #23
  7c:	e213300e 	ands	r3, r3, #14
  80:	0a00001d 	beq	fc <invalidate_data_cache+0x90>
  84:	e3a0a000 	mov	sl, #0
  88:	e08a20aa 	add	r2, sl, sl, lsr #1
  8c:	e1a01230 	lsr	r1, r0, r2
  90:	e2011007 	and	r1, r1, #7
  94:	e3510002 	cmp	r1, #2
  98:	ba000014 	blt	f0 <invalidate_data_cache+0x84>
  9c:	e10f9000 	mrs	r9, CPSR
  a0:	f10c0080 	cpsid	i
  a4:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
  a8:	f57ff06f 	isb	sy
  ac:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
  b0:	e121f009 	msr	CPSR_c, r9
  b4:	e2012007 	and	r2, r1, #7
  b8:	e2822004 	add	r2, r2, #4
  bc:	e30043ff 	movw	r4, #1023	; 0x3ff
  c0:	e01441a1 	ands	r4, r4, r1, lsr #3
  c4:	e16f5f14 	clz	r5, r4
  c8:	e3077fff 	movw	r7, #32767	; 0x7fff
  cc:	e01776a1 	ands	r7, r7, r1, lsr #13
  d0:	e1a09007 	mov	r9, r7
  d4:	e18ab514 	orr	fp, sl, r4, lsl r5
  d8:	e18bb219 	orr	fp, fp, r9, lsl r2
  dc:	ee07bf56 	mcr	15, 0, fp, cr7, cr6, {2}
  e0:	e2599001 	subs	r9, r9, #1
  e4:	aafffffa 	bge	d4 <invalidate_data_cache+0x68>
  e8:	e2544001 	subs	r4, r4, #1
  ec:	aafffff7 	bge	d0 <invalidate_data_cache+0x64>
  f0:	e28aa002 	add	sl, sl, #2
  f4:	e153000a 	cmp	r3, sl
  f8:	caffffe2 	bgt	88 <invalidate_data_cache+0x1c>
  fc:	e3a0a000 	mov	sl, #0
 100:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
 104:	f57ff04e 	dsb	st
 108:	f57ff06f 	isb	sy
 10c:	e8bd0eb0 	pop	{r4, r5, r7, r9, sl, fp}
 110:	e12fff1e 	bx	lr

00000114 <clean_data_cache>:
 114:	e92d0eb0 	push	{r4, r5, r7, r9, sl, fp}
 118:	f57ff05f 	dmb	sy
 11c:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
 120:	e1a03ba0 	lsr	r3, r0, #23
 124:	e213300e 	ands	r3, r3, #14
 128:	0a00001d 	beq	1a4 <clean_data_cache+0x90>
 12c:	e3a0a000 	mov	sl, #0
 130:	e08a20aa 	add	r2, sl, sl, lsr #1
 134:	e1a01230 	lsr	r1, r0, r2
 138:	e2011007 	and	r1, r1, #7
 13c:	e3510002 	cmp	r1, #2
 140:	ba000014 	blt	198 <clean_data_cache+0x84>
 144:	e10f9000 	mrs	r9, CPSR
 148:	f10c0080 	cpsid	i
 14c:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
 150:	f57ff06f 	isb	sy
 154:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
 158:	e121f009 	msr	CPSR_c, r9
 15c:	e2012007 	and	r2, r1, #7
 160:	e2822004 	add	r2, r2, #4
 164:	e30043ff 	movw	r4, #1023	; 0x3ff
 168:	e01441a1 	ands	r4, r4, r1, lsr #3
 16c:	e16f5f14 	clz	r5, r4
 170:	e3077fff 	movw	r7, #32767	; 0x7fff
 174:	e01776a1 	ands	r7, r7, r1, lsr #13
 178:	e1a09007 	mov	r9, r7
 17c:	e18ab514 	orr	fp, sl, r4, lsl r5
 180:	e18bb219 	orr	fp, fp, r9, lsl r2
 184:	ee07bf5a 	mcr	15, 0, fp, cr7, cr10, {2}
 188:	e2599001 	subs	r9, r9, #1
 18c:	aafffffa 	bge	17c <clean_data_cache+0x68>
 190:	e2544001 	subs	r4, r4, #1
 194:	aafffff7 	bge	178 <clean_data_cache+0x64>
 198:	e28aa002 	add	sl, sl, #2
 19c:	e153000a 	cmp	r3, sl
 1a0:	caffffe2 	bgt	130 <clean_data_cache+0x1c>
 1a4:	e3a0a000 	mov	sl, #0
 1a8:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
 1ac:	f57ff04e 	dsb	st
 1b0:	f57ff06f 	isb	sy
 1b4:	e8bd0eb0 	pop	{r4, r5, r7, r9, sl, fp}
 1b8:	e12fff1e 	bx	lr

000001bc <CleanAndInvalidateDataCacheRange>:
 1bc:	ee103f30 	mrc	15, 0, r3, cr0, cr0, {1}
 1c0:	e1a03823 	lsr	r3, r3, #16
 1c4:	e203300f 	and	r3, r3, #15
 1c8:	e3a02004 	mov	r2, #4
 1cc:	e1a02312 	lsl	r2, r2, r3
 1d0:	e0801001 	add	r1, r0, r1
 1d4:	e2423001 	sub	r3, r2, #1
 1d8:	e1c00003 	bic	r0, r0, r3
 1dc:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
 1e0:	e0800002 	add	r0, r0, r2
 1e4:	e1500001 	cmp	r0, r1
 1e8:	3afffffb 	bcc	1dc <CleanAndInvalidateDataCacheRange+0x20>
 1ec:	f57ff04e 	dsb	st
 1f0:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002041 	andeq	r2, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000016 	andeq	r0, r0, r6, lsl r0
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	Address 0x0000000000000020 is out of bounds.


memcpy_blk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy_blk>:
   0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4:	e8b107f8 	ldm	r1!, {r3, r4, r5, r6, r7, r8, r9, sl}
   8:	e8a007f8 	stmia	r0!, {r3, r4, r5, r6, r7, r8, r9, sl}
   c:	e2522001 	subs	r2, r2, #1
  10:	1afffffb 	bne	4 <memcpy_blk+0x4>
  14:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002041 	andeq	r2, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000016 	andeq	r0, r0, r6, lsl r0
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	Address 0x0000000000000020 is out of bounds.


spinlock.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <spin_lock>:
   0:	e3a02001 	mov	r2, #1
   4:	e1901f9f 	ldrex	r1, [r0]
   8:	e3510000 	cmp	r1, #0
   c:	1320f002 	wfene
  10:	01801f92 	strexeq	r1, r2, [r0]
  14:	03510000 	cmpeq	r1, #0
  18:	1afffff9 	bne	4 <spin_lock+0x4>
  1c:	f57ff05f 	dmb	sy
  20:	e12fff1e 	bx	lr

00000024 <spin_unlock>:
  24:	e3a01000 	mov	r1, #0
  28:	f57ff05f 	dmb	sy
  2c:	e5801000 	str	r1, [r0]
  30:	e320f004 	sev
  34:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002041 	andeq	r2, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000016 	andeq	r0, r0, r6, lsl r0
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	Address 0x0000000000000020 is out of bounds.


fiq.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <c_fiq_handler>:
   0:	e25ef004 	subs	pc, lr, #4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


irq.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <c_irq_handler>:
   0:	e25ef004 	subs	pc, lr, #4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


vfp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <vfp_init>:
   0:	ee113f50 	mrc	15, 0, r3, cr1, cr0, {2}
   4:	e383360f 	orr	r3, r3, #15728640	; 0xf00000
   8:	ee013f50 	mcr	15, 0, r3, cr1, cr0, {2}
   c:	f57ff06f 	isb	sy
  10:	e3a03101 	mov	r3, #1073741824	; 0x40000000
  14:	eee83a10 	vmsr	fpexc, r3
  18:	e3a03000 	mov	r3, #0
  1c:	eee13a10 	vmsr	fpscr, r3
  20:	e12fff1e 	bx	lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


arm_dump_memmap.o:     file format elf32-littlearm


Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
   4:	000a7061 	andeq	r7, sl, r1, rrx

00000008 <.LC1>:
   8:	61725f5f 	cmnvs	r2, pc, asr pc
   c:	74735f6d 	ldrbtvc	r5, [r3], #-3949	; 0xfffff093
  10:	20747261 	rsbscs	r7, r4, r1, ror #4
  14:	7025203d 	eorvc	r2, r5, sp, lsr r0
  18:	0000000a 	andeq	r0, r0, sl

0000001c <.LC2>:
  1c:	5f5f2020 	svcpl	0x005f2020
  20:	61746164 	cmnvs	r4, r4, ror #2
  24:	6174735f 	cmnvs	r4, pc, asr r3
  28:	3d207472 	cfstrscc	mvf7, [r0, #-456]!	; 0xfffffe38
  2c:	0a702520 	beq	1c094b4 <.LC19+0x1c092d8>
  30:	00000000 	andeq	r0, r0, r0

00000034 <.LC3>:
  34:	5f5f2020 	svcpl	0x005f2020
  38:	61746164 	cmnvs	r4, r4, ror #2
  3c:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  40:	3d202020 	stccc	0, cr2, [r0, #-128]!	; 0xffffff80
  44:	0a702520 	beq	1c094cc <.LC19+0x1c092f0>
  48:	00000000 	andeq	r0, r0, r0

0000004c <.LC4>:
  4c:	5f202020 	svcpl	0x00202020
  50:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  54:	6174735f 	cmnvs	r4, pc, asr r3
  58:	3d207472 	cfstrscc	mvf7, [r0, #-456]!	; 0xfffffe38
  5c:	0a702520 	beq	1c094e4 <.LC19+0x1c09308>
  60:	00000000 	andeq	r0, r0, r0

00000064 <.LC5>:
  64:	5f202020 	svcpl	0x00202020
  68:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  6c:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  70:	3d202020 	stccc	0, cr2, [r0, #-128]!	; 0xffffff80
  74:	0a702520 	beq	1c094fc <.LC19+0x1c09320>
  78:	00000000 	andeq	r0, r0, r0

0000007c <.LC6>:
  7c:	5f5f2020 	svcpl	0x005f2020
  80:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
  84:	74735f6b 	ldrbtvc	r5, [r3], #-3947	; 0xfffff095
  88:	20747261 	rsbscs	r7, r4, r1, ror #4
  8c:	7025203d 	eorvc	r2, r5, sp, lsr r0
  90:	0000000a 	andeq	r0, r0, sl

00000094 <.LC7>:
  94:	20202020 	eorcs	r2, r0, r0, lsr #32
  98:	6e755f5f 	mrcvs	15, 3, r5, cr5, cr15, {2}
  9c:	74735f64 	ldrbtvc	r5, [r3], #-3940	; 0xfffff09c
  a0:	5f6b6361 	svcpl	0x006b6361
  a4:	20706f74 	rsbscs	r6, r0, r4, ror pc
  a8:	7025203d 	eorvc	r2, r5, sp, lsr r0
  ac:	0000000a 	andeq	r0, r0, sl

000000b0 <.LC8>:
  b0:	20202020 	eorcs	r2, r0, r0, lsr #32
  b4:	62615f5f 	rsbvs	r5, r1, #380	; 0x17c
  b8:	74735f74 	ldrbtvc	r5, [r3], #-3956	; 0xfffff08c
  bc:	5f6b6361 	svcpl	0x006b6361
  c0:	20706f74 	rsbscs	r6, r0, r4, ror pc
  c4:	7025203d 	eorvc	r2, r5, sp, lsr r0
  c8:	0000000a 	andeq	r0, r0, sl

000000cc <.LC9>:
  cc:	20202020 	eorcs	r2, r0, r0, lsr #32
  d0:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
  d4:	74735f71 	ldrbtvc	r5, [r3], #-3953	; 0xfffff08f
  d8:	5f6b6361 	svcpl	0x006b6361
  dc:	20706f74 	rsbscs	r6, r0, r4, ror pc
  e0:	7025203d 	eorvc	r2, r5, sp, lsr r0
  e4:	0000000a 	andeq	r0, r0, sl

000000e8 <.LC10>:
  e8:	20202020 	eorcs	r2, r0, r0, lsr #32
  ec:	72695f5f 	rsbvc	r5, r9, #380	; 0x17c
  f0:	74735f71 	ldrbtvc	r5, [r3], #-3953	; 0xfffff08f
  f4:	5f6b6361 	svcpl	0x006b6361
  f8:	20706f74 	rsbscs	r6, r0, r4, ror pc
  fc:	7025203d 	eorvc	r2, r5, sp, lsr r0
 100:	0000000a 	andeq	r0, r0, sl

00000104 <.LC11>:
 104:	20202020 	eorcs	r2, r0, r0, lsr #32
 108:	76735f5f 	uhsaxvc	r5, r3, pc	; <UNPREDICTABLE>
 10c:	74735f63 	ldrbtvc	r5, [r3], #-3939	; 0xfffff09d
 110:	5f6b6361 	svcpl	0x006b6361
 114:	20706f74 	rsbscs	r6, r0, r4, ror pc
 118:	7025203d 	eorvc	r2, r5, sp, lsr r0
 11c:	0000000a 	andeq	r0, r0, sl

00000120 <.LC12>:
 120:	20202020 	eorcs	r2, r0, r0, lsr #32
 124:	79735f5f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 128:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
 12c:	5f6b6361 	svcpl	0x006b6361
 130:	20706f74 	rsbscs	r6, r0, r4, ror pc
 134:	7025203d 	eorvc	r2, r5, sp, lsr r0
 138:	0000000a 	andeq	r0, r0, sl

0000013c <.LC13>:
 13c:	20202020 	eorcs	r2, r0, r0, lsr #32
 140:	76735f5f 	uhsaxvc	r5, r3, pc	; <UNPREDICTABLE>
 144:	74735f63 	ldrbtvc	r5, [r3], #-3939	; 0xfffff09d
 148:	5f6b6361 	svcpl	0x006b6361
 14c:	5f706f74 	svcpl	0x00706f74
 150:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 154:	203d2031 	eorscs	r2, sp, r1, lsr r0
 158:	000a7025 	andeq	r7, sl, r5, lsr #32

0000015c <.LC14>:
 15c:	20202020 	eorcs	r2, r0, r0, lsr #32
 160:	76735f5f 	uhsaxvc	r5, r3, pc	; <UNPREDICTABLE>
 164:	74735f63 	ldrbtvc	r5, [r3], #-3939	; 0xfffff09d
 168:	5f6b6361 	svcpl	0x006b6361
 16c:	5f706f74 	svcpl	0x00706f74
 170:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 174:	203d2032 	eorscs	r2, sp, r2, lsr r0
 178:	000a7025 	andeq	r7, sl, r5, lsr #32

0000017c <.LC15>:
 17c:	20202020 	eorcs	r2, r0, r0, lsr #32
 180:	76735f5f 	uhsaxvc	r5, r3, pc	; <UNPREDICTABLE>
 184:	74735f63 	ldrbtvc	r5, [r3], #-3939	; 0xfffff09d
 188:	5f6b6361 	svcpl	0x006b6361
 18c:	5f706f74 	svcpl	0x00706f74
 190:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 194:	203d2033 	eorscs	r2, sp, r3, lsr r0
 198:	000a7025 	andeq	r7, sl, r5, lsr #32

0000019c <.LC16>:
 19c:	5f5f2020 	svcpl	0x005f2020
 1a0:	70616568 	rsbvc	r6, r1, r8, ror #10
 1a4:	6174735f 	cmnvs	r4, pc, asr r3
 1a8:	3d207472 	cfstrscc	mvf7, [r0, #-456]!	; 0xfffffe38
 1ac:	0a702520 	beq	1c09634 <.LC19+0x1c09458>
 1b0:	00000000 	andeq	r0, r0, r0

000001b4 <.LC17>:
 1b4:	20202020 	eorcs	r2, r0, r0, lsr #32
 1b8:	70616568 	rsbvc	r6, r1, r8, ror #10
 1bc:	776f6c5f 			; <UNDEFINED> instruction: 0x776f6c5f
 1c0:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xfffff2e0
 1c4:	00000a70 	andeq	r0, r0, r0, ror sl

000001c8 <.LC18>:
 1c8:	20202020 	eorcs	r2, r0, r0, lsr #32
 1cc:	70616568 	rsbvc	r6, r1, r8, ror #10
 1d0:	706f745f 	rsbvc	r7, pc, pc, asr r4	; <UNPREDICTABLE>
 1d4:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xfffff2e0
 1d8:	00000a70 	andeq	r0, r0, r0, ror sl

000001dc <.LC19>:
 1dc:	61725f5f 	cmnvs	r2, pc, asr pc
 1e0:	6e655f6d 	cdpvs	15, 6, cr5, cr5, cr13, {3}
 1e4:	203d2064 	eorscs	r2, sp, r4, rrx
 1e8:	000a7025 	andeq	r7, sl, r5, lsr #32

Disassembly of section .text.unlikely:

00000000 <arm_dump_memmap>:
   0:	e3000000 	movw	r0, #0
   4:	e92d4010 	push	{r4, lr}
   8:	e3400000 	movt	r0, #0
   c:	ebfffffe 	bl	0 <uart0_printf>
  10:	e3001000 	movw	r1, #0
  14:	e3000000 	movw	r0, #0
  18:	e3401000 	movt	r1, #0
  1c:	e3400000 	movt	r0, #0
  20:	ebfffffe 	bl	0 <uart0_printf>
  24:	e3001000 	movw	r1, #0
  28:	e3000000 	movw	r0, #0
  2c:	e3401000 	movt	r1, #0
  30:	e3400000 	movt	r0, #0
  34:	ebfffffe 	bl	0 <uart0_printf>
  38:	e3001000 	movw	r1, #0
  3c:	e3000000 	movw	r0, #0
  40:	e3401000 	movt	r1, #0
  44:	e3400000 	movt	r0, #0
  48:	ebfffffe 	bl	0 <uart0_printf>
  4c:	e3001000 	movw	r1, #0
  50:	e3000000 	movw	r0, #0
  54:	e3401000 	movt	r1, #0
  58:	e3400000 	movt	r0, #0
  5c:	ebfffffe 	bl	0 <uart0_printf>
  60:	e3001000 	movw	r1, #0
  64:	e3000000 	movw	r0, #0
  68:	e3401000 	movt	r1, #0
  6c:	e3400000 	movt	r0, #0
  70:	ebfffffe 	bl	0 <uart0_printf>
  74:	e3001000 	movw	r1, #0
  78:	e3000000 	movw	r0, #0
  7c:	e3401000 	movt	r1, #0
  80:	e3400000 	movt	r0, #0
  84:	ebfffffe 	bl	0 <uart0_printf>
  88:	e3001000 	movw	r1, #0
  8c:	e3000000 	movw	r0, #0
  90:	e3401000 	movt	r1, #0
  94:	e3400000 	movt	r0, #0
  98:	ebfffffe 	bl	0 <uart0_printf>
  9c:	e3001000 	movw	r1, #0
  a0:	e3000000 	movw	r0, #0
  a4:	e3401000 	movt	r1, #0
  a8:	e3400000 	movt	r0, #0
  ac:	ebfffffe 	bl	0 <uart0_printf>
  b0:	e3001000 	movw	r1, #0
  b4:	e3000000 	movw	r0, #0
  b8:	e3401000 	movt	r1, #0
  bc:	e3400000 	movt	r0, #0
  c0:	ebfffffe 	bl	0 <uart0_printf>
  c4:	e3001000 	movw	r1, #0
  c8:	e3000000 	movw	r0, #0
  cc:	e3401000 	movt	r1, #0
  d0:	e3400000 	movt	r0, #0
  d4:	ebfffffe 	bl	0 <uart0_printf>
  d8:	e3001000 	movw	r1, #0
  dc:	e3000000 	movw	r0, #0
  e0:	e3401000 	movt	r1, #0
  e4:	e3400000 	movt	r0, #0
  e8:	ebfffffe 	bl	0 <uart0_printf>
  ec:	e3001000 	movw	r1, #0
  f0:	e3000000 	movw	r0, #0
  f4:	e3401000 	movt	r1, #0
  f8:	e3400000 	movt	r0, #0
  fc:	ebfffffe 	bl	0 <uart0_printf>
 100:	e3001000 	movw	r1, #0
 104:	e3000000 	movw	r0, #0
 108:	e3401000 	movt	r1, #0
 10c:	e3400000 	movt	r0, #0
 110:	ebfffffe 	bl	0 <uart0_printf>
 114:	e3001000 	movw	r1, #0
 118:	e3000000 	movw	r0, #0
 11c:	e3401000 	movt	r1, #0
 120:	e3400000 	movt	r0, #0
 124:	ebfffffe 	bl	0 <uart0_printf>
 128:	e3001000 	movw	r1, #0
 12c:	e3000000 	movw	r0, #0
 130:	e3401000 	movt	r1, #0
 134:	e3400000 	movt	r0, #0
 138:	ebfffffe 	bl	0 <uart0_printf>
 13c:	e3001000 	movw	r1, #0
 140:	e3000000 	movw	r0, #0
 144:	e3401000 	movt	r1, #0
 148:	e3400000 	movt	r0, #0
 14c:	ebfffffe 	bl	0 <uart0_printf>
 150:	e3001000 	movw	r1, #0
 154:	e3000000 	movw	r0, #0
 158:	e3401000 	movt	r1, #0
 15c:	e3400000 	movt	r0, #0
 160:	ebfffffe 	bl	0 <uart0_printf>
 164:	e3001000 	movw	r1, #0
 168:	e3000000 	movw	r0, #0
 16c:	e3401000 	movt	r1, #0
 170:	e3400000 	movt	r0, #0
 174:	ebfffffe 	bl	0 <uart0_printf>
 178:	e3001000 	movw	r1, #0
 17c:	e3000000 	movw	r0, #0
 180:	e8bd4010 	pop	{r4, lr}
 184:	e3401000 	movt	r1, #0
 188:	e3400000 	movt	r0, #0
 18c:	eafffffe 	b	0 <uart0_printf>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


arm_dump_page_table.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <arm_dump_page_table>:
   0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	e24dd00c 	sub	sp, sp, #12
   8:	ee125f10 	mrc	15, 0, r5, cr2, cr0, {0}
   c:	f57ff06f 	isb	sy
  10:	e3c550ff 	bic	r5, r5, #255	; 0xff
  14:	e3000000 	movw	r0, #0
  18:	e3400000 	movt	r0, #0
  1c:	e1a01005 	mov	r1, r5
  20:	e3a07000 	mov	r7, #0
  24:	e300a000 	movw	sl, #0
  28:	e340a000 	movt	sl, #0
  2c:	e3008000 	movw	r8, #0
  30:	e3408000 	movt	r8, #0
  34:	e3009000 	movw	r9, #0
  38:	e3409000 	movt	r9, #0
  3c:	ebfffffe 	bl	0 <uart0_printf>
  40:	e1a03007 	mov	r3, r7
  44:	ea000009 	b	70 <arm_dump_page_table+0x70>
  48:	e2866001 	add	r6, r6, #1
  4c:	e3560020 	cmp	r6, #32
  50:	1a000012 	bne	a0 <arm_dump_page_table+0xa0>
  54:	e1a00009 	mov	r0, r9
  58:	ebfffffe 	bl	0 <uart0_printf>
  5c:	e1a03004 	mov	r3, r4
  60:	e2877001 	add	r7, r7, #1
  64:	e2855004 	add	r5, r5, #4
  68:	e3570a01 	cmp	r7, #4096	; 0x1000
  6c:	0a000012 	beq	bc <arm_dump_page_table+0xbc>
  70:	e5954000 	ldr	r4, [r5]
  74:	e7f34054 	ubfx	r4, r4, #0, #20
  78:	e1540003 	cmp	r4, r3
  7c:	0afffff7 	beq	60 <arm_dump_page_table+0x60>
  80:	e1a03a07 	lsl	r3, r7, #20
  84:	e1a02005 	mov	r2, r5
  88:	e58d4000 	str	r4, [sp]
  8c:	e1a01007 	mov	r1, r7
  90:	e1a0000a 	mov	r0, sl
  94:	e1a0b004 	mov	fp, r4
  98:	e3a06000 	mov	r6, #0
  9c:	ebfffffe 	bl	0 <uart0_printf>
  a0:	e31b0001 	tst	fp, #1
  a4:	e1a0b0ab 	lsr	fp, fp, #1
  a8:	0affffe6 	beq	48 <arm_dump_page_table+0x48>
  ac:	e1a01006 	mov	r1, r6
  b0:	e1a00008 	mov	r0, r8
  b4:	ebfffffe 	bl	0 <uart0_printf>
  b8:	eaffffe2 	b	48 <arm_dump_page_table+0x48>
  bc:	e28dd00c 	add	sp, sp, #12
  c0:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	52425454 	subpl	r5, r2, #84, 8	; 0x54000000
   4:	74612030 	strbtvc	r2, [r1], #-48	; 0xffffffd0
   8:	64646120 	strbtvs	r6, [r4], #-288	; 0xfffffee0
   c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
  10:	7025203a 	eorvc	r2, r5, sl, lsr r0
  14:	0000000a 	andeq	r0, r0, sl

00000018 <.LC1>:
  18:	342e2520 	strtcc	r2, [lr], #-1312	; 0xfffffae0
  1c:	203a2064 	eorscs	r2, sl, r4, rrx
  20:	3a207025 	bcc	81c0bc <.LC3+0x81c078>
  24:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
  28:	2078382e 	rsbscs	r3, r8, lr, lsr #16
  2c:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
  30:	2d207835 	stccs	8, cr7, [r0, #-212]!	; 0xffffff2c
  34:	6962203e 	stmdbvs	r2!, {r1, r2, r3, r4, r5, sp}^
  38:	00207374 	eoreq	r7, r0, r4, ror r3

0000003c <.LC2>:
  3c:	64322d25 	ldrtvs	r2, [r2], #-3365	; 0xfffff2db
  40:	00000020 	andeq	r0, r0, r0, lsr #32

00000044 <.LC3>:
  44:	Address 0x0000000000000044 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


arm_dump_vector_table.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <arm_dump_vector_table>:
   0:	e92d4010 	push	{r4, lr}
   4:	ee1c4f10 	mrc	15, 0, r4, cr12, cr0, {0}
   8:	f57ff06f 	isb	sy
   c:	e3000000 	movw	r0, #0
  10:	e1a01004 	mov	r1, r4
  14:	e3400000 	movt	r0, #0
  18:	ebfffffe 	bl	0 <printf>
  1c:	e5941000 	ldr	r1, [r4]
  20:	e3000000 	movw	r0, #0
  24:	e3400000 	movt	r0, #0
  28:	ebfffffe 	bl	0 <printf>
  2c:	e5941004 	ldr	r1, [r4, #4]
  30:	e3000000 	movw	r0, #0
  34:	e3400000 	movt	r0, #0
  38:	ebfffffe 	bl	0 <printf>
  3c:	e5941008 	ldr	r1, [r4, #8]
  40:	e3000000 	movw	r0, #0
  44:	e3400000 	movt	r0, #0
  48:	ebfffffe 	bl	0 <printf>
  4c:	e594100c 	ldr	r1, [r4, #12]
  50:	e3000000 	movw	r0, #0
  54:	e3400000 	movt	r0, #0
  58:	ebfffffe 	bl	0 <printf>
  5c:	e5941010 	ldr	r1, [r4, #16]
  60:	e3000000 	movw	r0, #0
  64:	e3400000 	movt	r0, #0
  68:	ebfffffe 	bl	0 <printf>
  6c:	e5941014 	ldr	r1, [r4, #20]
  70:	e3000000 	movw	r0, #0
  74:	e3400000 	movt	r0, #0
  78:	ebfffffe 	bl	0 <printf>
  7c:	e5941018 	ldr	r1, [r4, #24]
  80:	e3000000 	movw	r0, #0
  84:	e3400000 	movt	r0, #0
  88:	ebfffffe 	bl	0 <printf>
  8c:	e594101c 	ldr	r1, [r4, #28]
  90:	e3000000 	movw	r0, #0
  94:	e8bd4010 	pop	{r4, lr}
  98:	e3400000 	movt	r0, #0
  9c:	eafffffe 	b	0 <printf>

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	74636556 	strbtvc	r6, [r3], #-1366	; 0xfffffaaa
   4:	7420726f 	strtvc	r7, [r0], #-623	; 0xfffffd91
   8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
   c:	20746120 	rsbscs	r6, r4, r0, lsr #2
  10:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  14:	3a737365 	bcc	1cdcdb0 <.LC8+0x1cdcd14>
  18:	0a702520 	beq	1c094a0 <.LC8+0x1c09404>
  1c:	00000000 	andeq	r0, r0, r0

00000020 <.LC1>:
  20:	73655220 	cmnvc	r5, #32, 4
  24:	203a7465 	eorscs	r7, sl, r5, ror #8
  28:	000a7025 	andeq	r7, sl, r5, lsr #32

0000002c <.LC2>:
  2c:	646e5520 	strbtvs	r5, [lr], #-1312	; 0xfffffae0
  30:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
  34:	49206465 	stmdbmi	r0!, {r0, r2, r5, r6, sl, sp, lr}
  38:	7274736e 	rsbsvc	r7, r4, #-1207959551	; 0xb8000001
  3c:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
  40:	203a6e6f 	eorscs	r6, sl, pc, ror #28
  44:	000a7025 	andeq	r7, sl, r5, lsr #32

00000048 <.LC3>:
  48:	49575320 	ldmdbmi	r7, {r5, r8, r9, ip, lr}^
  4c:	7025203a 	eorvc	r2, r5, sl, lsr r0
  50:	0000000a 	andeq	r0, r0, sl

00000054 <.LC4>:
  54:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
  58:	63746566 	cmnvs	r4, #427819008	; 0x19800000
  5c:	62412068 	subvs	r2, r1, #104	; 0x68
  60:	3a74726f 	bcc	1d1ca24 <.LC8+0x1d1c988>
  64:	0a702520 	beq	1c094ec <.LC8+0x1c09450>
  68:	00000000 	andeq	r0, r0, r0

0000006c <.LC5>:
  6c:	74614420 	strbtvc	r4, [r1], #-1056	; 0xfffffbe0
  70:	62412061 	subvs	r2, r1, #97	; 0x61
  74:	3a74726f 	bcc	1d1ca38 <.LC8+0x1d1c99c>
  78:	0a702520 	beq	1c09500 <.LC8+0x1c09464>
  7c:	00000000 	andeq	r0, r0, r0

00000080 <.LC6>:
  80:	73655220 	cmnvc	r5, #32, 4
  84:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0xfffffd9b
  88:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
  8c:	00000a70 	andeq	r0, r0, r0, ror sl

00000090 <.LC7>:
  90:	51524920 	cmppl	r2, r0, lsr #18
  94:	7025203a 	eorvc	r2, r5, sl, lsr r0
  98:	0000000a 	andeq	r0, r0, sl

0000009c <.LC8>:
  9c:	51494620 	cmppl	r9, r0, lsr #12
  a0:	7025203a 	eorvc	r2, r5, sl, lsr r0
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.

