// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_write_result_Pipeline_VITIS_LOOP_21_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        sext_ln21,
        out_buf_0_address0,
        out_buf_0_ce0,
        out_buf_0_q0,
        out_buf_1_address0,
        out_buf_1_ce0,
        out_buf_1_q0,
        out_buf_2_address0,
        out_buf_2_ce0,
        out_buf_2_q0,
        out_buf_3_address0,
        out_buf_3_ce0,
        out_buf_3_q0,
        out_buf_4_address0,
        out_buf_4_ce0,
        out_buf_4_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [61:0] sext_ln21;
output  [12:0] out_buf_0_address0;
output   out_buf_0_ce0;
input  [15:0] out_buf_0_q0;
output  [12:0] out_buf_1_address0;
output   out_buf_1_ce0;
input  [15:0] out_buf_1_q0;
output  [12:0] out_buf_2_address0;
output   out_buf_2_ce0;
input  [15:0] out_buf_2_q0;
output  [12:0] out_buf_3_address0;
output   out_buf_3_ce0;
input  [15:0] out_buf_3_q0;
output  [12:0] out_buf_4_address0;
output   out_buf_4_ce0;
input  [15:0] out_buf_4_q0;

reg ap_idle;
reg m_axi_gmem1_WVALID;
reg[31:0] m_axi_gmem1_WDATA;
reg out_buf_0_ce0;
reg out_buf_1_ce0;
reg out_buf_2_ce0;
reg out_buf_3_ce0;
reg out_buf_4_ce0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln21_reg_1780;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage4_subdone;
reg    gmem1_blk_n_W;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln21_fu_249_p2;
wire   [0:0] icmp_ln1090_fu_275_p2;
reg   [0:0] icmp_ln1090_reg_1809;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] p_Result_35_fu_281_p3;
reg   [0:0] p_Result_35_reg_1814;
wire   [15:0] tmp_V_10_fu_295_p3;
reg   [15:0] tmp_V_10_reg_1819;
wire   [31:0] sub_ln1099_fu_333_p2;
reg   [31:0] sub_ln1099_reg_1826;
wire   [15:0] trunc_ln1099_fu_339_p1;
reg   [15:0] trunc_ln1099_reg_1833;
wire   [3:0] trunc_ln1102_fu_343_p1;
reg   [3:0] trunc_ln1102_reg_1838;
wire   [7:0] trunc_ln1098_fu_347_p1;
reg   [7:0] trunc_ln1098_reg_1843;
reg   [15:0] p_Val2_3_reg_1848;
reg   [0:0] p_Result_38_reg_1855;
reg   [15:0] p_Val2_6_reg_1861;
reg   [0:0] p_Result_41_reg_1868;
reg   [15:0] p_Val2_9_reg_1874;
reg   [0:0] p_Result_44_reg_1881;
reg   [15:0] p_Val2_12_reg_1887;
reg   [0:0] p_Result_47_reg_1894;
reg   [0:0] p_Result_47_reg_1894_pp0_iter1_reg;
reg   [62:0] m_26_reg_1900;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [0:0] p_Result_5_reg_1905;
wire   [0:0] icmp_ln1090_1_fu_557_p2;
reg   [0:0] icmp_ln1090_1_reg_1910;
wire   [15:0] tmp_V_11_fu_567_p3;
reg   [15:0] tmp_V_11_reg_1915;
wire   [31:0] sub_ln1099_1_fu_603_p2;
reg   [31:0] sub_ln1099_1_reg_1922;
wire   [15:0] trunc_ln1099_1_fu_609_p1;
reg   [15:0] trunc_ln1099_1_reg_1929;
wire   [3:0] trunc_ln1102_1_fu_613_p1;
reg   [3:0] trunc_ln1102_1_reg_1934;
wire   [7:0] trunc_ln1098_1_fu_617_p1;
reg   [7:0] trunc_ln1098_1_reg_1939;
wire   [31:0] select_ln1090_fu_665_p3;
reg   [31:0] select_ln1090_reg_1944;
reg    ap_block_pp0_stage3_11001;
reg   [62:0] m_27_reg_1949;
reg   [0:0] p_Result_12_reg_1954;
wire   [0:0] icmp_ln1090_2_fu_846_p2;
reg   [0:0] icmp_ln1090_2_reg_1959;
wire   [15:0] tmp_V_12_fu_856_p3;
reg   [15:0] tmp_V_12_reg_1964;
wire   [31:0] sub_ln1099_2_fu_892_p2;
reg   [31:0] sub_ln1099_2_reg_1971;
wire   [15:0] trunc_ln1099_2_fu_898_p1;
reg   [15:0] trunc_ln1099_2_reg_1978;
wire   [3:0] trunc_ln1102_2_fu_902_p1;
reg   [3:0] trunc_ln1102_2_reg_1983;
wire   [7:0] trunc_ln1098_2_fu_906_p1;
reg   [7:0] trunc_ln1098_2_reg_1988;
wire   [31:0] select_ln1090_1_fu_954_p3;
reg   [31:0] select_ln1090_1_reg_1993;
reg    ap_block_pp0_stage4_11001;
reg   [62:0] m_reg_1998;
reg   [0:0] p_Result_19_reg_2003;
wire   [0:0] icmp_ln1090_3_fu_1135_p2;
reg   [0:0] icmp_ln1090_3_reg_2008;
wire   [15:0] tmp_V_13_fu_1145_p3;
reg   [15:0] tmp_V_13_reg_2013;
wire   [31:0] sub_ln1099_3_fu_1181_p2;
reg   [31:0] sub_ln1099_3_reg_2020;
wire   [15:0] trunc_ln1099_3_fu_1187_p1;
reg   [15:0] trunc_ln1099_3_reg_2027;
wire   [3:0] trunc_ln1102_3_fu_1191_p1;
reg   [3:0] trunc_ln1102_3_reg_2032;
wire   [7:0] trunc_ln1098_3_fu_1195_p1;
reg   [7:0] trunc_ln1098_3_reg_2037;
wire   [31:0] select_ln1090_2_fu_1243_p3;
reg   [31:0] select_ln1090_2_reg_2042;
reg   [62:0] m_28_reg_2047;
reg   [0:0] p_Result_26_reg_2052;
wire   [0:0] icmp_ln1090_4_fu_1424_p2;
reg   [0:0] icmp_ln1090_4_reg_2057;
wire   [15:0] tmp_V_14_fu_1434_p3;
reg   [15:0] tmp_V_14_reg_2062;
wire   [31:0] sub_ln1099_4_fu_1470_p2;
reg   [31:0] sub_ln1099_4_reg_2069;
wire   [15:0] trunc_ln1099_4_fu_1476_p1;
reg   [15:0] trunc_ln1099_4_reg_2076;
wire   [3:0] trunc_ln1102_4_fu_1480_p1;
reg   [3:0] trunc_ln1102_4_reg_2081;
wire   [7:0] trunc_ln1098_4_fu_1484_p1;
reg   [7:0] trunc_ln1098_4_reg_2086;
wire   [31:0] select_ln1090_3_fu_1532_p3;
reg   [31:0] select_ln1090_3_reg_2091;
reg   [62:0] m_29_reg_2096;
reg   [0:0] p_Result_33_reg_2101;
wire   [31:0] select_ln1090_4_fu_1757_p3;
reg   [31:0] select_ln1090_4_reg_2106;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln21_fu_261_p1;
wire    ap_block_pp0_stage4_01001;
wire    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage3_01001;
reg   [13:0] i_fu_116;
wire   [13:0] add_ln21_fu_255_p2;
wire    ap_loop_init;
reg   [13:0] ap_sig_allocacmp_i_1;
wire   [15:0] tmp_V_fu_289_p2;
reg   [15:0] p_Result_s_fu_303_p4;
wire   [16:0] p_Result_36_fu_313_p3;
wire  signed [31:0] sext_ln1198_fu_321_p1;
reg   [31:0] l_fu_325_p3;
wire   [31:0] lsb_index_fu_383_p2;
wire   [30:0] tmp_fu_388_p4;
wire   [3:0] sub_ln1102_fu_404_p2;
wire   [15:0] zext_ln1102_fu_409_p1;
wire   [15:0] lshr_ln1102_fu_413_p2;
wire   [15:0] p_Result_4_fu_419_p2;
wire   [0:0] icmp_ln1101_fu_398_p2;
wire   [0:0] icmp_ln1102_fu_424_p2;
wire   [0:0] tmp_2_fu_436_p3;
wire   [15:0] add_ln1104_fu_450_p2;
wire   [0:0] p_Result_3_fu_455_p3;
wire   [0:0] xor_ln1104_fu_444_p2;
wire   [0:0] and_ln1104_fu_462_p2;
wire   [0:0] a_fu_430_p2;
wire   [0:0] or_ln1104_5_fu_468_p2;
wire   [31:0] add_ln1113_fu_491_p2;
wire   [63:0] zext_ln1112_fu_482_p1;
wire   [63:0] zext_ln1113_fu_496_p1;
wire   [31:0] sub_ln1114_fu_506_p2;
wire   [63:0] zext_ln1114_fu_511_p1;
wire   [0:0] icmp_ln1113_fu_485_p2;
wire   [63:0] lshr_ln1113_fu_500_p2;
wire   [63:0] shl_ln1114_fu_515_p2;
wire   [1:0] or_ln_fu_474_p3;
wire   [63:0] m_2_fu_521_p3;
wire   [63:0] zext_ln1116_fu_529_p1;
wire   [63:0] m_3_fu_533_p2;
wire   [15:0] tmp_V_2_fu_562_p2;
reg   [15:0] p_Result_8_fu_573_p4;
wire   [16:0] p_Result_39_fu_583_p3;
wire  signed [31:0] sext_ln1198_1_fu_591_p1;
reg   [31:0] l_1_fu_595_p3;
wire   [7:0] sub_ln1119_fu_631_p2;
wire   [7:0] select_ln1098_fu_624_p3;
wire   [7:0] add_ln1124_fu_636_p2;
wire   [63:0] zext_ln1117_fu_621_p1;
wire   [8:0] tmp_1_fu_642_p3;
wire   [63:0] p_Result_37_fu_649_p5;
wire   [31:0] LD_fu_661_p1;
wire   [31:0] lsb_index_1_fu_672_p2;
wire   [30:0] tmp_8_fu_677_p4;
wire   [3:0] sub_ln1102_1_fu_693_p2;
wire   [15:0] zext_ln1102_1_fu_698_p1;
wire   [15:0] lshr_ln1102_1_fu_702_p2;
wire   [15:0] p_Result_10_fu_708_p2;
wire   [0:0] icmp_ln1101_1_fu_687_p2;
wire   [0:0] icmp_ln1102_1_fu_713_p2;
wire   [0:0] tmp_10_fu_725_p3;
wire   [15:0] add_ln1104_1_fu_739_p2;
wire   [0:0] p_Result_11_fu_744_p3;
wire   [0:0] xor_ln1104_1_fu_733_p2;
wire   [0:0] and_ln1104_1_fu_751_p2;
wire   [0:0] a_1_fu_719_p2;
wire   [0:0] or_ln1104_fu_757_p2;
wire   [31:0] add_ln1113_1_fu_780_p2;
wire   [63:0] zext_ln1112_1_fu_771_p1;
wire   [63:0] zext_ln1113_1_fu_785_p1;
wire   [31:0] sub_ln1114_1_fu_795_p2;
wire   [63:0] zext_ln1114_1_fu_800_p1;
wire   [0:0] icmp_ln1113_1_fu_774_p2;
wire   [63:0] lshr_ln1113_1_fu_789_p2;
wire   [63:0] shl_ln1114_1_fu_804_p2;
wire   [1:0] or_ln1104_1_fu_763_p3;
wire   [63:0] m_12_fu_810_p3;
wire   [63:0] zext_ln1116_1_fu_818_p1;
wire   [63:0] m_13_fu_822_p2;
wire   [15:0] tmp_V_4_fu_851_p2;
reg   [15:0] p_Result_15_fu_862_p4;
wire   [16:0] p_Result_42_fu_872_p3;
wire  signed [31:0] sext_ln1198_2_fu_880_p1;
reg   [31:0] l_2_fu_884_p3;
wire   [7:0] sub_ln1119_1_fu_920_p2;
wire   [7:0] select_ln1098_1_fu_913_p3;
wire   [7:0] add_ln1124_1_fu_925_p2;
wire   [63:0] zext_ln1117_1_fu_910_p1;
wire   [8:0] tmp_3_fu_931_p3;
wire   [63:0] p_Result_40_fu_938_p5;
wire   [31:0] LD_1_fu_950_p1;
wire   [31:0] lsb_index_2_fu_961_p2;
wire   [30:0] tmp_13_fu_966_p4;
wire   [3:0] sub_ln1102_2_fu_982_p2;
wire   [15:0] zext_ln1102_2_fu_987_p1;
wire   [15:0] lshr_ln1102_2_fu_991_p2;
wire   [15:0] p_Result_17_fu_997_p2;
wire   [0:0] icmp_ln1101_2_fu_976_p2;
wire   [0:0] icmp_ln1102_2_fu_1002_p2;
wire   [0:0] tmp_14_fu_1014_p3;
wire   [15:0] add_ln1104_2_fu_1028_p2;
wire   [0:0] p_Result_18_fu_1033_p3;
wire   [0:0] xor_ln1104_2_fu_1022_p2;
wire   [0:0] and_ln1104_2_fu_1040_p2;
wire   [0:0] a_2_fu_1008_p2;
wire   [0:0] or_ln1104_6_fu_1046_p2;
wire   [31:0] add_ln1113_2_fu_1069_p2;
wire   [63:0] zext_ln1112_2_fu_1060_p1;
wire   [63:0] zext_ln1113_2_fu_1074_p1;
wire   [31:0] sub_ln1114_2_fu_1084_p2;
wire   [63:0] zext_ln1114_2_fu_1089_p1;
wire   [0:0] icmp_ln1113_2_fu_1063_p2;
wire   [63:0] lshr_ln1113_2_fu_1078_p2;
wire   [63:0] shl_ln1114_2_fu_1093_p2;
wire   [1:0] or_ln1104_2_fu_1052_p3;
wire   [63:0] m_15_fu_1099_p3;
wire   [63:0] zext_ln1116_2_fu_1107_p1;
wire   [63:0] m_16_fu_1111_p2;
wire   [15:0] tmp_V_6_fu_1140_p2;
reg   [15:0] p_Result_22_fu_1151_p4;
wire   [16:0] p_Result_45_fu_1161_p3;
wire  signed [31:0] sext_ln1198_3_fu_1169_p1;
reg   [31:0] l_3_fu_1173_p3;
wire   [7:0] sub_ln1119_2_fu_1209_p2;
wire   [7:0] select_ln1098_2_fu_1202_p3;
wire   [7:0] add_ln1124_2_fu_1214_p2;
wire   [63:0] zext_ln1117_2_fu_1199_p1;
wire   [8:0] tmp_5_fu_1220_p3;
wire   [63:0] p_Result_43_fu_1227_p5;
wire   [31:0] LD_2_fu_1239_p1;
wire   [31:0] lsb_index_3_fu_1250_p2;
wire   [30:0] tmp_17_fu_1255_p4;
wire   [3:0] sub_ln1102_3_fu_1271_p2;
wire   [15:0] zext_ln1102_3_fu_1276_p1;
wire   [15:0] lshr_ln1102_3_fu_1280_p2;
wire   [15:0] p_Result_24_fu_1286_p2;
wire   [0:0] icmp_ln1101_3_fu_1265_p2;
wire   [0:0] icmp_ln1102_3_fu_1291_p2;
wire   [0:0] tmp_18_fu_1303_p3;
wire   [15:0] add_ln1104_3_fu_1317_p2;
wire   [0:0] p_Result_25_fu_1322_p3;
wire   [0:0] xor_ln1104_3_fu_1311_p2;
wire   [0:0] and_ln1104_3_fu_1329_p2;
wire   [0:0] a_3_fu_1297_p2;
wire   [0:0] or_ln1104_7_fu_1335_p2;
wire   [31:0] add_ln1113_3_fu_1358_p2;
wire   [63:0] zext_ln1112_3_fu_1349_p1;
wire   [63:0] zext_ln1113_3_fu_1363_p1;
wire   [31:0] sub_ln1114_3_fu_1373_p2;
wire   [63:0] zext_ln1114_3_fu_1378_p1;
wire   [0:0] icmp_ln1113_3_fu_1352_p2;
wire   [63:0] lshr_ln1113_3_fu_1367_p2;
wire   [63:0] shl_ln1114_3_fu_1382_p2;
wire   [1:0] or_ln1104_3_fu_1341_p3;
wire   [63:0] m_19_fu_1388_p3;
wire   [63:0] zext_ln1116_3_fu_1396_p1;
wire   [63:0] m_20_fu_1400_p2;
wire   [15:0] tmp_V_8_fu_1429_p2;
reg   [15:0] p_Result_29_fu_1440_p4;
wire   [16:0] p_Result_48_fu_1450_p3;
wire  signed [31:0] sext_ln1198_4_fu_1458_p1;
reg   [31:0] l_4_fu_1462_p3;
wire   [7:0] sub_ln1119_3_fu_1498_p2;
wire   [7:0] select_ln1098_3_fu_1491_p3;
wire   [7:0] add_ln1124_3_fu_1503_p2;
wire   [63:0] zext_ln1117_3_fu_1488_p1;
wire   [8:0] tmp_7_fu_1509_p3;
wire   [63:0] p_Result_46_fu_1516_p5;
wire   [31:0] LD_3_fu_1528_p1;
wire   [31:0] lsb_index_4_fu_1539_p2;
wire   [30:0] tmp_21_fu_1544_p4;
wire   [3:0] sub_ln1102_4_fu_1560_p2;
wire   [15:0] zext_ln1102_4_fu_1565_p1;
wire   [15:0] lshr_ln1102_4_fu_1569_p2;
wire   [15:0] p_Result_31_fu_1575_p2;
wire   [0:0] icmp_ln1101_4_fu_1554_p2;
wire   [0:0] icmp_ln1102_4_fu_1580_p2;
wire   [0:0] tmp_22_fu_1592_p3;
wire   [15:0] add_ln1104_4_fu_1606_p2;
wire   [0:0] p_Result_32_fu_1611_p3;
wire   [0:0] xor_ln1104_4_fu_1600_p2;
wire   [0:0] and_ln1104_4_fu_1618_p2;
wire   [0:0] a_4_fu_1586_p2;
wire   [0:0] or_ln1104_8_fu_1624_p2;
wire   [31:0] add_ln1113_4_fu_1647_p2;
wire   [63:0] zext_ln1112_4_fu_1638_p1;
wire   [63:0] zext_ln1113_4_fu_1652_p1;
wire   [31:0] sub_ln1114_4_fu_1662_p2;
wire   [63:0] zext_ln1114_4_fu_1667_p1;
wire   [0:0] icmp_ln1113_4_fu_1641_p2;
wire   [63:0] lshr_ln1113_4_fu_1656_p2;
wire   [63:0] shl_ln1114_4_fu_1671_p2;
wire   [1:0] or_ln1104_4_fu_1630_p3;
wire   [63:0] m_23_fu_1677_p3;
wire   [63:0] zext_ln1116_4_fu_1685_p1;
wire   [63:0] m_24_fu_1689_p2;
wire   [7:0] sub_ln1119_4_fu_1723_p2;
wire   [7:0] select_ln1098_4_fu_1716_p3;
wire   [7:0] add_ln1124_4_fu_1728_p2;
wire   [63:0] zext_ln1117_4_fu_1713_p1;
wire   [8:0] tmp_9_fu_1734_p3;
wire   [63:0] p_Result_49_fu_1741_p5;
wire   [31:0] LD_4_fu_1753_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [4:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln21_fu_249_p2 == 1'd0))) begin
            i_fu_116 <= add_ln21_fu_255_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_116 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln21_reg_1780 == 1'd0))) begin
        icmp_ln1090_1_reg_1910 <= icmp_ln1090_1_fu_557_p2;
        sub_ln1099_1_reg_1922 <= sub_ln1099_1_fu_603_p2;
        tmp_V_11_reg_1915 <= tmp_V_11_fu_567_p3;
        trunc_ln1098_1_reg_1939 <= trunc_ln1098_1_fu_617_p1;
        trunc_ln1099_1_reg_1929 <= trunc_ln1099_1_fu_609_p1;
        trunc_ln1102_1_reg_1934 <= trunc_ln1102_1_fu_613_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln21_reg_1780 == 1'd0))) begin
        icmp_ln1090_2_reg_1959 <= icmp_ln1090_2_fu_846_p2;
        select_ln1090_reg_1944 <= select_ln1090_fu_665_p3;
        sub_ln1099_2_reg_1971 <= sub_ln1099_2_fu_892_p2;
        tmp_V_12_reg_1964 <= tmp_V_12_fu_856_p3;
        trunc_ln1098_2_reg_1988 <= trunc_ln1098_2_fu_906_p1;
        trunc_ln1099_2_reg_1978 <= trunc_ln1099_2_fu_898_p1;
        trunc_ln1102_2_reg_1983 <= trunc_ln1102_2_fu_902_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln21_reg_1780 == 1'd0))) begin
        icmp_ln1090_3_reg_2008 <= icmp_ln1090_3_fu_1135_p2;
        select_ln1090_1_reg_1993 <= select_ln1090_1_fu_954_p3;
        sub_ln1099_3_reg_2020 <= sub_ln1099_3_fu_1181_p2;
        tmp_V_13_reg_2013 <= tmp_V_13_fu_1145_p3;
        trunc_ln1098_3_reg_2037 <= trunc_ln1098_3_fu_1195_p1;
        trunc_ln1099_3_reg_2027 <= trunc_ln1099_3_fu_1187_p1;
        trunc_ln1102_3_reg_2032 <= trunc_ln1102_3_fu_1191_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1090_4_reg_2057 <= icmp_ln1090_4_fu_1424_p2;
        icmp_ln21_reg_1780 <= icmp_ln21_fu_249_p2;
        select_ln1090_2_reg_2042 <= select_ln1090_2_fu_1243_p3;
        sub_ln1099_4_reg_2069 <= sub_ln1099_4_fu_1470_p2;
        tmp_V_14_reg_2062 <= tmp_V_14_fu_1434_p3;
        trunc_ln1098_4_reg_2086 <= trunc_ln1098_4_fu_1484_p1;
        trunc_ln1099_4_reg_2076 <= trunc_ln1099_4_fu_1476_p1;
        trunc_ln1102_4_reg_2081 <= trunc_ln1102_4_fu_1480_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln21_reg_1780 == 1'd0))) begin
        icmp_ln1090_reg_1809 <= icmp_ln1090_fu_275_p2;
        p_Result_35_reg_1814 <= out_buf_0_q0[32'd15];
        p_Result_38_reg_1855 <= out_buf_1_q0[32'd15];
        p_Result_41_reg_1868 <= out_buf_2_q0[32'd15];
        p_Result_44_reg_1881 <= out_buf_3_q0[32'd15];
        p_Result_47_reg_1894 <= out_buf_4_q0[32'd15];
        p_Val2_12_reg_1887 <= out_buf_4_q0;
        p_Val2_3_reg_1848 <= out_buf_1_q0;
        p_Val2_6_reg_1861 <= out_buf_2_q0;
        p_Val2_9_reg_1874 <= out_buf_3_q0;
        sub_ln1099_reg_1826 <= sub_ln1099_fu_333_p2;
        tmp_V_10_reg_1819 <= tmp_V_10_fu_295_p3;
        trunc_ln1098_reg_1843 <= trunc_ln1098_fu_347_p1;
        trunc_ln1099_reg_1833 <= trunc_ln1099_fu_339_p1;
        trunc_ln1102_reg_1838 <= trunc_ln1102_fu_343_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1090_reg_1809 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln21_reg_1780 == 1'd0))) begin
        m_26_reg_1900 <= {{m_3_fu_533_p2[63:1]}};
        p_Result_5_reg_1905 <= m_3_fu_533_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1090_1_reg_1910 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln21_reg_1780 == 1'd0))) begin
        m_27_reg_1949 <= {{m_13_fu_822_p2[63:1]}};
        p_Result_12_reg_1954 <= m_13_fu_822_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1090_3_reg_2008 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_28_reg_2047 <= {{m_20_fu_1400_p2[63:1]}};
        p_Result_26_reg_2052 <= m_20_fu_1400_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1090_4_reg_2057 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_29_reg_2096 <= {{m_24_fu_1689_p2[63:1]}};
        p_Result_33_reg_2101 <= m_24_fu_1689_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1090_2_reg_1959 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln21_reg_1780 == 1'd0))) begin
        m_reg_1998 <= {{m_16_fu_1111_p2[63:1]}};
        p_Result_19_reg_2003 <= m_16_fu_1111_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_47_reg_1894_pp0_iter1_reg <= p_Result_47_reg_1894;
        select_ln1090_3_reg_2091 <= select_ln1090_3_fu_1532_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln1090_4_reg_2106 <= select_ln1090_4_fu_1757_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln21_reg_1780 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 14'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_116;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln21_reg_1780 == 1'd0)))) begin
        gmem1_blk_n_W = m_axi_gmem1_WREADY;
    end else begin
        gmem1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        m_axi_gmem1_WDATA = select_ln1090_4_reg_2106;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m_axi_gmem1_WDATA = select_ln1090_3_reg_2091;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axi_gmem1_WDATA = select_ln1090_2_reg_2042;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem1_WDATA = select_ln1090_1_reg_1993;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln21_reg_1780 == 1'd0))) begin
        m_axi_gmem1_WDATA = select_ln1090_reg_1944;
    end else begin
        m_axi_gmem1_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln21_reg_1780 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_gmem1_WVALID = 1'b1;
    end else begin
        m_axi_gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_ce0 = 1'b1;
    end else begin
        out_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_1_ce0 = 1'b1;
    end else begin
        out_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_2_ce0 = 1'b1;
    end else begin
        out_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_3_ce0 = 1'b1;
    end else begin
        out_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_4_ce0 = 1'b1;
    end else begin
        out_buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_950_p1 = p_Result_40_fu_938_p5[31:0];

assign LD_2_fu_1239_p1 = p_Result_43_fu_1227_p5[31:0];

assign LD_3_fu_1528_p1 = p_Result_46_fu_1516_p5[31:0];

assign LD_4_fu_1753_p1 = p_Result_49_fu_1741_p5[31:0];

assign LD_fu_661_p1 = p_Result_37_fu_649_p5[31:0];

assign a_1_fu_719_p2 = (icmp_ln1102_1_fu_713_p2 & icmp_ln1101_1_fu_687_p2);

assign a_2_fu_1008_p2 = (icmp_ln1102_2_fu_1002_p2 & icmp_ln1101_2_fu_976_p2);

assign a_3_fu_1297_p2 = (icmp_ln1102_3_fu_1291_p2 & icmp_ln1101_3_fu_1265_p2);

assign a_4_fu_1586_p2 = (icmp_ln1102_4_fu_1580_p2 & icmp_ln1101_4_fu_1554_p2);

assign a_fu_430_p2 = (icmp_ln1102_fu_424_p2 & icmp_ln1101_fu_398_p2);

assign add_ln1104_1_fu_739_p2 = ($signed(trunc_ln1099_1_reg_1929) + $signed(16'd65512));

assign add_ln1104_2_fu_1028_p2 = ($signed(trunc_ln1099_2_reg_1978) + $signed(16'd65512));

assign add_ln1104_3_fu_1317_p2 = ($signed(trunc_ln1099_3_reg_2027) + $signed(16'd65512));

assign add_ln1104_4_fu_1606_p2 = ($signed(trunc_ln1099_4_reg_2076) + $signed(16'd65512));

assign add_ln1104_fu_450_p2 = ($signed(trunc_ln1099_reg_1833) + $signed(16'd65512));

assign add_ln1113_1_fu_780_p2 = ($signed(sub_ln1099_1_reg_1922) + $signed(32'd4294967271));

assign add_ln1113_2_fu_1069_p2 = ($signed(sub_ln1099_2_reg_1971) + $signed(32'd4294967271));

assign add_ln1113_3_fu_1358_p2 = ($signed(sub_ln1099_3_reg_2020) + $signed(32'd4294967271));

assign add_ln1113_4_fu_1647_p2 = ($signed(sub_ln1099_4_reg_2069) + $signed(32'd4294967271));

assign add_ln1113_fu_491_p2 = ($signed(sub_ln1099_reg_1826) + $signed(32'd4294967271));

assign add_ln1124_1_fu_925_p2 = (sub_ln1119_1_fu_920_p2 + select_ln1098_1_fu_913_p3);

assign add_ln1124_2_fu_1214_p2 = (sub_ln1119_2_fu_1209_p2 + select_ln1098_2_fu_1202_p3);

assign add_ln1124_3_fu_1503_p2 = (sub_ln1119_3_fu_1498_p2 + select_ln1098_3_fu_1491_p3);

assign add_ln1124_4_fu_1728_p2 = (sub_ln1119_4_fu_1723_p2 + select_ln1098_4_fu_1716_p3);

assign add_ln1124_fu_636_p2 = (sub_ln1119_fu_631_p2 + select_ln1098_fu_624_p3);

assign add_ln21_fu_255_p2 = (ap_sig_allocacmp_i_1 + 14'd1);

assign and_ln1104_1_fu_751_p2 = (xor_ln1104_1_fu_733_p2 & p_Result_11_fu_744_p3);

assign and_ln1104_2_fu_1040_p2 = (xor_ln1104_2_fu_1022_p2 & p_Result_18_fu_1033_p3);

assign and_ln1104_3_fu_1329_p2 = (xor_ln1104_3_fu_1311_p2 & p_Result_25_fu_1322_p3);

assign and_ln1104_4_fu_1618_p2 = (xor_ln1104_4_fu_1600_p2 & p_Result_32_fu_1611_p3);

assign and_ln1104_fu_462_p2 = (xor_ln1104_fu_444_p2 & p_Result_3_fu_455_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((m_axi_gmem1_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((m_axi_gmem1_WREADY == 1'b0) & (icmp_ln21_reg_1780 == 1'd0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign icmp_ln1090_1_fu_557_p2 = ((p_Val2_3_reg_1848 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1090_2_fu_846_p2 = ((p_Val2_6_reg_1861 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1090_3_fu_1135_p2 = ((p_Val2_9_reg_1874 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1090_4_fu_1424_p2 = ((p_Val2_12_reg_1887 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1090_fu_275_p2 = ((out_buf_0_q0 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1101_1_fu_687_p2 = (($signed(tmp_8_fu_677_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1101_2_fu_976_p2 = (($signed(tmp_13_fu_966_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1101_3_fu_1265_p2 = (($signed(tmp_17_fu_1255_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1101_4_fu_1554_p2 = (($signed(tmp_21_fu_1544_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1101_fu_398_p2 = (($signed(tmp_fu_388_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1102_1_fu_713_p2 = ((p_Result_10_fu_708_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1102_2_fu_1002_p2 = ((p_Result_17_fu_997_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1102_3_fu_1291_p2 = ((p_Result_24_fu_1286_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1102_4_fu_1580_p2 = ((p_Result_31_fu_1575_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1102_fu_424_p2 = ((p_Result_4_fu_419_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1113_1_fu_774_p2 = (($signed(lsb_index_1_fu_672_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1113_2_fu_1063_p2 = (($signed(lsb_index_2_fu_961_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1113_3_fu_1352_p2 = (($signed(lsb_index_3_fu_1250_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1113_4_fu_1641_p2 = (($signed(lsb_index_4_fu_1539_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1113_fu_485_p2 = (($signed(lsb_index_fu_383_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_249_p2 = ((ap_sig_allocacmp_i_1 == 14'd8192) ? 1'b1 : 1'b0);


always @ (sext_ln1198_1_fu_591_p1) begin
    if (sext_ln1198_1_fu_591_p1[0] == 1'b1) begin
        l_1_fu_595_p3 = 32'd0;
    end else if (sext_ln1198_1_fu_591_p1[1] == 1'b1) begin
        l_1_fu_595_p3 = 32'd1;
    end else if (sext_ln1198_1_fu_591_p1[2] == 1'b1) begin
        l_1_fu_595_p3 = 32'd2;
    end else if (sext_ln1198_1_fu_591_p1[3] == 1'b1) begin
        l_1_fu_595_p3 = 32'd3;
    end else if (sext_ln1198_1_fu_591_p1[4] == 1'b1) begin
        l_1_fu_595_p3 = 32'd4;
    end else if (sext_ln1198_1_fu_591_p1[5] == 1'b1) begin
        l_1_fu_595_p3 = 32'd5;
    end else if (sext_ln1198_1_fu_591_p1[6] == 1'b1) begin
        l_1_fu_595_p3 = 32'd6;
    end else if (sext_ln1198_1_fu_591_p1[7] == 1'b1) begin
        l_1_fu_595_p3 = 32'd7;
    end else if (sext_ln1198_1_fu_591_p1[8] == 1'b1) begin
        l_1_fu_595_p3 = 32'd8;
    end else if (sext_ln1198_1_fu_591_p1[9] == 1'b1) begin
        l_1_fu_595_p3 = 32'd9;
    end else if (sext_ln1198_1_fu_591_p1[10] == 1'b1) begin
        l_1_fu_595_p3 = 32'd10;
    end else if (sext_ln1198_1_fu_591_p1[11] == 1'b1) begin
        l_1_fu_595_p3 = 32'd11;
    end else if (sext_ln1198_1_fu_591_p1[12] == 1'b1) begin
        l_1_fu_595_p3 = 32'd12;
    end else if (sext_ln1198_1_fu_591_p1[13] == 1'b1) begin
        l_1_fu_595_p3 = 32'd13;
    end else if (sext_ln1198_1_fu_591_p1[14] == 1'b1) begin
        l_1_fu_595_p3 = 32'd14;
    end else if (sext_ln1198_1_fu_591_p1[15] == 1'b1) begin
        l_1_fu_595_p3 = 32'd15;
    end else if (sext_ln1198_1_fu_591_p1[16] == 1'b1) begin
        l_1_fu_595_p3 = 32'd16;
    end else if (sext_ln1198_1_fu_591_p1[17] == 1'b1) begin
        l_1_fu_595_p3 = 32'd17;
    end else if (sext_ln1198_1_fu_591_p1[18] == 1'b1) begin
        l_1_fu_595_p3 = 32'd18;
    end else if (sext_ln1198_1_fu_591_p1[19] == 1'b1) begin
        l_1_fu_595_p3 = 32'd19;
    end else if (sext_ln1198_1_fu_591_p1[20] == 1'b1) begin
        l_1_fu_595_p3 = 32'd20;
    end else if (sext_ln1198_1_fu_591_p1[21] == 1'b1) begin
        l_1_fu_595_p3 = 32'd21;
    end else if (sext_ln1198_1_fu_591_p1[22] == 1'b1) begin
        l_1_fu_595_p3 = 32'd22;
    end else if (sext_ln1198_1_fu_591_p1[23] == 1'b1) begin
        l_1_fu_595_p3 = 32'd23;
    end else if (sext_ln1198_1_fu_591_p1[24] == 1'b1) begin
        l_1_fu_595_p3 = 32'd24;
    end else if (sext_ln1198_1_fu_591_p1[25] == 1'b1) begin
        l_1_fu_595_p3 = 32'd25;
    end else if (sext_ln1198_1_fu_591_p1[26] == 1'b1) begin
        l_1_fu_595_p3 = 32'd26;
    end else if (sext_ln1198_1_fu_591_p1[27] == 1'b1) begin
        l_1_fu_595_p3 = 32'd27;
    end else if (sext_ln1198_1_fu_591_p1[28] == 1'b1) begin
        l_1_fu_595_p3 = 32'd28;
    end else if (sext_ln1198_1_fu_591_p1[29] == 1'b1) begin
        l_1_fu_595_p3 = 32'd29;
    end else if (sext_ln1198_1_fu_591_p1[30] == 1'b1) begin
        l_1_fu_595_p3 = 32'd30;
    end else if (sext_ln1198_1_fu_591_p1[31] == 1'b1) begin
        l_1_fu_595_p3 = 32'd31;
    end else begin
        l_1_fu_595_p3 = 32'd32;
    end
end


always @ (sext_ln1198_2_fu_880_p1) begin
    if (sext_ln1198_2_fu_880_p1[0] == 1'b1) begin
        l_2_fu_884_p3 = 32'd0;
    end else if (sext_ln1198_2_fu_880_p1[1] == 1'b1) begin
        l_2_fu_884_p3 = 32'd1;
    end else if (sext_ln1198_2_fu_880_p1[2] == 1'b1) begin
        l_2_fu_884_p3 = 32'd2;
    end else if (sext_ln1198_2_fu_880_p1[3] == 1'b1) begin
        l_2_fu_884_p3 = 32'd3;
    end else if (sext_ln1198_2_fu_880_p1[4] == 1'b1) begin
        l_2_fu_884_p3 = 32'd4;
    end else if (sext_ln1198_2_fu_880_p1[5] == 1'b1) begin
        l_2_fu_884_p3 = 32'd5;
    end else if (sext_ln1198_2_fu_880_p1[6] == 1'b1) begin
        l_2_fu_884_p3 = 32'd6;
    end else if (sext_ln1198_2_fu_880_p1[7] == 1'b1) begin
        l_2_fu_884_p3 = 32'd7;
    end else if (sext_ln1198_2_fu_880_p1[8] == 1'b1) begin
        l_2_fu_884_p3 = 32'd8;
    end else if (sext_ln1198_2_fu_880_p1[9] == 1'b1) begin
        l_2_fu_884_p3 = 32'd9;
    end else if (sext_ln1198_2_fu_880_p1[10] == 1'b1) begin
        l_2_fu_884_p3 = 32'd10;
    end else if (sext_ln1198_2_fu_880_p1[11] == 1'b1) begin
        l_2_fu_884_p3 = 32'd11;
    end else if (sext_ln1198_2_fu_880_p1[12] == 1'b1) begin
        l_2_fu_884_p3 = 32'd12;
    end else if (sext_ln1198_2_fu_880_p1[13] == 1'b1) begin
        l_2_fu_884_p3 = 32'd13;
    end else if (sext_ln1198_2_fu_880_p1[14] == 1'b1) begin
        l_2_fu_884_p3 = 32'd14;
    end else if (sext_ln1198_2_fu_880_p1[15] == 1'b1) begin
        l_2_fu_884_p3 = 32'd15;
    end else if (sext_ln1198_2_fu_880_p1[16] == 1'b1) begin
        l_2_fu_884_p3 = 32'd16;
    end else if (sext_ln1198_2_fu_880_p1[17] == 1'b1) begin
        l_2_fu_884_p3 = 32'd17;
    end else if (sext_ln1198_2_fu_880_p1[18] == 1'b1) begin
        l_2_fu_884_p3 = 32'd18;
    end else if (sext_ln1198_2_fu_880_p1[19] == 1'b1) begin
        l_2_fu_884_p3 = 32'd19;
    end else if (sext_ln1198_2_fu_880_p1[20] == 1'b1) begin
        l_2_fu_884_p3 = 32'd20;
    end else if (sext_ln1198_2_fu_880_p1[21] == 1'b1) begin
        l_2_fu_884_p3 = 32'd21;
    end else if (sext_ln1198_2_fu_880_p1[22] == 1'b1) begin
        l_2_fu_884_p3 = 32'd22;
    end else if (sext_ln1198_2_fu_880_p1[23] == 1'b1) begin
        l_2_fu_884_p3 = 32'd23;
    end else if (sext_ln1198_2_fu_880_p1[24] == 1'b1) begin
        l_2_fu_884_p3 = 32'd24;
    end else if (sext_ln1198_2_fu_880_p1[25] == 1'b1) begin
        l_2_fu_884_p3 = 32'd25;
    end else if (sext_ln1198_2_fu_880_p1[26] == 1'b1) begin
        l_2_fu_884_p3 = 32'd26;
    end else if (sext_ln1198_2_fu_880_p1[27] == 1'b1) begin
        l_2_fu_884_p3 = 32'd27;
    end else if (sext_ln1198_2_fu_880_p1[28] == 1'b1) begin
        l_2_fu_884_p3 = 32'd28;
    end else if (sext_ln1198_2_fu_880_p1[29] == 1'b1) begin
        l_2_fu_884_p3 = 32'd29;
    end else if (sext_ln1198_2_fu_880_p1[30] == 1'b1) begin
        l_2_fu_884_p3 = 32'd30;
    end else if (sext_ln1198_2_fu_880_p1[31] == 1'b1) begin
        l_2_fu_884_p3 = 32'd31;
    end else begin
        l_2_fu_884_p3 = 32'd32;
    end
end


always @ (sext_ln1198_3_fu_1169_p1) begin
    if (sext_ln1198_3_fu_1169_p1[0] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd0;
    end else if (sext_ln1198_3_fu_1169_p1[1] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd1;
    end else if (sext_ln1198_3_fu_1169_p1[2] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd2;
    end else if (sext_ln1198_3_fu_1169_p1[3] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd3;
    end else if (sext_ln1198_3_fu_1169_p1[4] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd4;
    end else if (sext_ln1198_3_fu_1169_p1[5] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd5;
    end else if (sext_ln1198_3_fu_1169_p1[6] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd6;
    end else if (sext_ln1198_3_fu_1169_p1[7] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd7;
    end else if (sext_ln1198_3_fu_1169_p1[8] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd8;
    end else if (sext_ln1198_3_fu_1169_p1[9] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd9;
    end else if (sext_ln1198_3_fu_1169_p1[10] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd10;
    end else if (sext_ln1198_3_fu_1169_p1[11] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd11;
    end else if (sext_ln1198_3_fu_1169_p1[12] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd12;
    end else if (sext_ln1198_3_fu_1169_p1[13] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd13;
    end else if (sext_ln1198_3_fu_1169_p1[14] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd14;
    end else if (sext_ln1198_3_fu_1169_p1[15] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd15;
    end else if (sext_ln1198_3_fu_1169_p1[16] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd16;
    end else if (sext_ln1198_3_fu_1169_p1[17] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd17;
    end else if (sext_ln1198_3_fu_1169_p1[18] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd18;
    end else if (sext_ln1198_3_fu_1169_p1[19] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd19;
    end else if (sext_ln1198_3_fu_1169_p1[20] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd20;
    end else if (sext_ln1198_3_fu_1169_p1[21] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd21;
    end else if (sext_ln1198_3_fu_1169_p1[22] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd22;
    end else if (sext_ln1198_3_fu_1169_p1[23] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd23;
    end else if (sext_ln1198_3_fu_1169_p1[24] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd24;
    end else if (sext_ln1198_3_fu_1169_p1[25] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd25;
    end else if (sext_ln1198_3_fu_1169_p1[26] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd26;
    end else if (sext_ln1198_3_fu_1169_p1[27] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd27;
    end else if (sext_ln1198_3_fu_1169_p1[28] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd28;
    end else if (sext_ln1198_3_fu_1169_p1[29] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd29;
    end else if (sext_ln1198_3_fu_1169_p1[30] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd30;
    end else if (sext_ln1198_3_fu_1169_p1[31] == 1'b1) begin
        l_3_fu_1173_p3 = 32'd31;
    end else begin
        l_3_fu_1173_p3 = 32'd32;
    end
end


always @ (sext_ln1198_4_fu_1458_p1) begin
    if (sext_ln1198_4_fu_1458_p1[0] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd0;
    end else if (sext_ln1198_4_fu_1458_p1[1] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd1;
    end else if (sext_ln1198_4_fu_1458_p1[2] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd2;
    end else if (sext_ln1198_4_fu_1458_p1[3] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd3;
    end else if (sext_ln1198_4_fu_1458_p1[4] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd4;
    end else if (sext_ln1198_4_fu_1458_p1[5] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd5;
    end else if (sext_ln1198_4_fu_1458_p1[6] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd6;
    end else if (sext_ln1198_4_fu_1458_p1[7] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd7;
    end else if (sext_ln1198_4_fu_1458_p1[8] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd8;
    end else if (sext_ln1198_4_fu_1458_p1[9] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd9;
    end else if (sext_ln1198_4_fu_1458_p1[10] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd10;
    end else if (sext_ln1198_4_fu_1458_p1[11] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd11;
    end else if (sext_ln1198_4_fu_1458_p1[12] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd12;
    end else if (sext_ln1198_4_fu_1458_p1[13] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd13;
    end else if (sext_ln1198_4_fu_1458_p1[14] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd14;
    end else if (sext_ln1198_4_fu_1458_p1[15] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd15;
    end else if (sext_ln1198_4_fu_1458_p1[16] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd16;
    end else if (sext_ln1198_4_fu_1458_p1[17] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd17;
    end else if (sext_ln1198_4_fu_1458_p1[18] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd18;
    end else if (sext_ln1198_4_fu_1458_p1[19] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd19;
    end else if (sext_ln1198_4_fu_1458_p1[20] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd20;
    end else if (sext_ln1198_4_fu_1458_p1[21] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd21;
    end else if (sext_ln1198_4_fu_1458_p1[22] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd22;
    end else if (sext_ln1198_4_fu_1458_p1[23] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd23;
    end else if (sext_ln1198_4_fu_1458_p1[24] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd24;
    end else if (sext_ln1198_4_fu_1458_p1[25] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd25;
    end else if (sext_ln1198_4_fu_1458_p1[26] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd26;
    end else if (sext_ln1198_4_fu_1458_p1[27] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd27;
    end else if (sext_ln1198_4_fu_1458_p1[28] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd28;
    end else if (sext_ln1198_4_fu_1458_p1[29] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd29;
    end else if (sext_ln1198_4_fu_1458_p1[30] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd30;
    end else if (sext_ln1198_4_fu_1458_p1[31] == 1'b1) begin
        l_4_fu_1462_p3 = 32'd31;
    end else begin
        l_4_fu_1462_p3 = 32'd32;
    end
end


always @ (sext_ln1198_fu_321_p1) begin
    if (sext_ln1198_fu_321_p1[0] == 1'b1) begin
        l_fu_325_p3 = 32'd0;
    end else if (sext_ln1198_fu_321_p1[1] == 1'b1) begin
        l_fu_325_p3 = 32'd1;
    end else if (sext_ln1198_fu_321_p1[2] == 1'b1) begin
        l_fu_325_p3 = 32'd2;
    end else if (sext_ln1198_fu_321_p1[3] == 1'b1) begin
        l_fu_325_p3 = 32'd3;
    end else if (sext_ln1198_fu_321_p1[4] == 1'b1) begin
        l_fu_325_p3 = 32'd4;
    end else if (sext_ln1198_fu_321_p1[5] == 1'b1) begin
        l_fu_325_p3 = 32'd5;
    end else if (sext_ln1198_fu_321_p1[6] == 1'b1) begin
        l_fu_325_p3 = 32'd6;
    end else if (sext_ln1198_fu_321_p1[7] == 1'b1) begin
        l_fu_325_p3 = 32'd7;
    end else if (sext_ln1198_fu_321_p1[8] == 1'b1) begin
        l_fu_325_p3 = 32'd8;
    end else if (sext_ln1198_fu_321_p1[9] == 1'b1) begin
        l_fu_325_p3 = 32'd9;
    end else if (sext_ln1198_fu_321_p1[10] == 1'b1) begin
        l_fu_325_p3 = 32'd10;
    end else if (sext_ln1198_fu_321_p1[11] == 1'b1) begin
        l_fu_325_p3 = 32'd11;
    end else if (sext_ln1198_fu_321_p1[12] == 1'b1) begin
        l_fu_325_p3 = 32'd12;
    end else if (sext_ln1198_fu_321_p1[13] == 1'b1) begin
        l_fu_325_p3 = 32'd13;
    end else if (sext_ln1198_fu_321_p1[14] == 1'b1) begin
        l_fu_325_p3 = 32'd14;
    end else if (sext_ln1198_fu_321_p1[15] == 1'b1) begin
        l_fu_325_p3 = 32'd15;
    end else if (sext_ln1198_fu_321_p1[16] == 1'b1) begin
        l_fu_325_p3 = 32'd16;
    end else if (sext_ln1198_fu_321_p1[17] == 1'b1) begin
        l_fu_325_p3 = 32'd17;
    end else if (sext_ln1198_fu_321_p1[18] == 1'b1) begin
        l_fu_325_p3 = 32'd18;
    end else if (sext_ln1198_fu_321_p1[19] == 1'b1) begin
        l_fu_325_p3 = 32'd19;
    end else if (sext_ln1198_fu_321_p1[20] == 1'b1) begin
        l_fu_325_p3 = 32'd20;
    end else if (sext_ln1198_fu_321_p1[21] == 1'b1) begin
        l_fu_325_p3 = 32'd21;
    end else if (sext_ln1198_fu_321_p1[22] == 1'b1) begin
        l_fu_325_p3 = 32'd22;
    end else if (sext_ln1198_fu_321_p1[23] == 1'b1) begin
        l_fu_325_p3 = 32'd23;
    end else if (sext_ln1198_fu_321_p1[24] == 1'b1) begin
        l_fu_325_p3 = 32'd24;
    end else if (sext_ln1198_fu_321_p1[25] == 1'b1) begin
        l_fu_325_p3 = 32'd25;
    end else if (sext_ln1198_fu_321_p1[26] == 1'b1) begin
        l_fu_325_p3 = 32'd26;
    end else if (sext_ln1198_fu_321_p1[27] == 1'b1) begin
        l_fu_325_p3 = 32'd27;
    end else if (sext_ln1198_fu_321_p1[28] == 1'b1) begin
        l_fu_325_p3 = 32'd28;
    end else if (sext_ln1198_fu_321_p1[29] == 1'b1) begin
        l_fu_325_p3 = 32'd29;
    end else if (sext_ln1198_fu_321_p1[30] == 1'b1) begin
        l_fu_325_p3 = 32'd30;
    end else if (sext_ln1198_fu_321_p1[31] == 1'b1) begin
        l_fu_325_p3 = 32'd31;
    end else begin
        l_fu_325_p3 = 32'd32;
    end
end

assign lsb_index_1_fu_672_p2 = ($signed(sub_ln1099_1_reg_1922) + $signed(32'd4294967272));

assign lsb_index_2_fu_961_p2 = ($signed(sub_ln1099_2_reg_1971) + $signed(32'd4294967272));

assign lsb_index_3_fu_1250_p2 = ($signed(sub_ln1099_3_reg_2020) + $signed(32'd4294967272));

assign lsb_index_4_fu_1539_p2 = ($signed(sub_ln1099_4_reg_2069) + $signed(32'd4294967272));

assign lsb_index_fu_383_p2 = ($signed(sub_ln1099_reg_1826) + $signed(32'd4294967272));

assign lshr_ln1102_1_fu_702_p2 = 16'd65535 >> zext_ln1102_1_fu_698_p1;

assign lshr_ln1102_2_fu_991_p2 = 16'd65535 >> zext_ln1102_2_fu_987_p1;

assign lshr_ln1102_3_fu_1280_p2 = 16'd65535 >> zext_ln1102_3_fu_1276_p1;

assign lshr_ln1102_4_fu_1569_p2 = 16'd65535 >> zext_ln1102_4_fu_1565_p1;

assign lshr_ln1102_fu_413_p2 = 16'd65535 >> zext_ln1102_fu_409_p1;

assign lshr_ln1113_1_fu_789_p2 = zext_ln1112_1_fu_771_p1 >> zext_ln1113_1_fu_785_p1;

assign lshr_ln1113_2_fu_1078_p2 = zext_ln1112_2_fu_1060_p1 >> zext_ln1113_2_fu_1074_p1;

assign lshr_ln1113_3_fu_1367_p2 = zext_ln1112_3_fu_1349_p1 >> zext_ln1113_3_fu_1363_p1;

assign lshr_ln1113_4_fu_1656_p2 = zext_ln1112_4_fu_1638_p1 >> zext_ln1113_4_fu_1652_p1;

assign lshr_ln1113_fu_500_p2 = zext_ln1112_fu_482_p1 >> zext_ln1113_fu_496_p1;

assign m_12_fu_810_p3 = ((icmp_ln1113_1_fu_774_p2[0:0] == 1'b1) ? lshr_ln1113_1_fu_789_p2 : shl_ln1114_1_fu_804_p2);

assign m_13_fu_822_p2 = (m_12_fu_810_p3 + zext_ln1116_1_fu_818_p1);

assign m_15_fu_1099_p3 = ((icmp_ln1113_2_fu_1063_p2[0:0] == 1'b1) ? lshr_ln1113_2_fu_1078_p2 : shl_ln1114_2_fu_1093_p2);

assign m_16_fu_1111_p2 = (m_15_fu_1099_p3 + zext_ln1116_2_fu_1107_p1);

assign m_19_fu_1388_p3 = ((icmp_ln1113_3_fu_1352_p2[0:0] == 1'b1) ? lshr_ln1113_3_fu_1367_p2 : shl_ln1114_3_fu_1382_p2);

assign m_20_fu_1400_p2 = (m_19_fu_1388_p3 + zext_ln1116_3_fu_1396_p1);

assign m_23_fu_1677_p3 = ((icmp_ln1113_4_fu_1641_p2[0:0] == 1'b1) ? lshr_ln1113_4_fu_1656_p2 : shl_ln1114_4_fu_1671_p2);

assign m_24_fu_1689_p2 = (m_23_fu_1677_p3 + zext_ln1116_4_fu_1685_p1);

assign m_2_fu_521_p3 = ((icmp_ln1113_fu_485_p2[0:0] == 1'b1) ? lshr_ln1113_fu_500_p2 : shl_ln1114_fu_515_p2);

assign m_3_fu_533_p2 = (m_2_fu_521_p3 + zext_ln1116_fu_529_p1);

assign m_axi_gmem1_ARADDR = 64'd0;

assign m_axi_gmem1_ARBURST = 2'd0;

assign m_axi_gmem1_ARCACHE = 4'd0;

assign m_axi_gmem1_ARID = 1'd0;

assign m_axi_gmem1_ARLEN = 32'd0;

assign m_axi_gmem1_ARLOCK = 2'd0;

assign m_axi_gmem1_ARPROT = 3'd0;

assign m_axi_gmem1_ARQOS = 4'd0;

assign m_axi_gmem1_ARREGION = 4'd0;

assign m_axi_gmem1_ARSIZE = 3'd0;

assign m_axi_gmem1_ARUSER = 1'd0;

assign m_axi_gmem1_ARVALID = 1'b0;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = 1'b0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd15;

assign m_axi_gmem1_WUSER = 1'd0;

assign or_ln1104_1_fu_763_p3 = {{1'd0}, {or_ln1104_fu_757_p2}};

assign or_ln1104_2_fu_1052_p3 = {{1'd0}, {or_ln1104_6_fu_1046_p2}};

assign or_ln1104_3_fu_1341_p3 = {{1'd0}, {or_ln1104_7_fu_1335_p2}};

assign or_ln1104_4_fu_1630_p3 = {{1'd0}, {or_ln1104_8_fu_1624_p2}};

assign or_ln1104_5_fu_468_p2 = (and_ln1104_fu_462_p2 | a_fu_430_p2);

assign or_ln1104_6_fu_1046_p2 = (and_ln1104_2_fu_1040_p2 | a_2_fu_1008_p2);

assign or_ln1104_7_fu_1335_p2 = (and_ln1104_3_fu_1329_p2 | a_3_fu_1297_p2);

assign or_ln1104_8_fu_1624_p2 = (and_ln1104_4_fu_1618_p2 | a_4_fu_1586_p2);

assign or_ln1104_fu_757_p2 = (and_ln1104_1_fu_751_p2 | a_1_fu_719_p2);

assign or_ln_fu_474_p3 = {{1'd0}, {or_ln1104_5_fu_468_p2}};

assign out_buf_0_address0 = zext_ln21_fu_261_p1;

assign out_buf_1_address0 = zext_ln21_fu_261_p1;

assign out_buf_2_address0 = zext_ln21_fu_261_p1;

assign out_buf_3_address0 = zext_ln21_fu_261_p1;

assign out_buf_4_address0 = zext_ln21_fu_261_p1;

assign p_Result_10_fu_708_p2 = (tmp_V_11_reg_1915 & lshr_ln1102_1_fu_702_p2);

assign p_Result_11_fu_744_p3 = tmp_V_11_reg_1915[add_ln1104_1_fu_739_p2];

integer ap_tvar_int_0;

always @ (tmp_V_12_fu_856_p3) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_15_fu_862_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_15_fu_862_p4[ap_tvar_int_0] = tmp_V_12_fu_856_p3[15 - ap_tvar_int_0];
        end
    end
end

assign p_Result_17_fu_997_p2 = (tmp_V_12_reg_1964 & lshr_ln1102_2_fu_991_p2);

assign p_Result_18_fu_1033_p3 = tmp_V_12_reg_1964[add_ln1104_2_fu_1028_p2];

integer ap_tvar_int_1;

always @ (tmp_V_13_fu_1145_p3) begin
    for (ap_tvar_int_1 = 16 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 15 - 0) begin
            p_Result_22_fu_1151_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_22_fu_1151_p4[ap_tvar_int_1] = tmp_V_13_fu_1145_p3[15 - ap_tvar_int_1];
        end
    end
end

assign p_Result_24_fu_1286_p2 = (tmp_V_13_reg_2013 & lshr_ln1102_3_fu_1280_p2);

assign p_Result_25_fu_1322_p3 = tmp_V_13_reg_2013[add_ln1104_3_fu_1317_p2];

integer ap_tvar_int_2;

always @ (tmp_V_14_fu_1434_p3) begin
    for (ap_tvar_int_2 = 16 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 15 - 0) begin
            p_Result_29_fu_1440_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_29_fu_1440_p4[ap_tvar_int_2] = tmp_V_14_fu_1434_p3[15 - ap_tvar_int_2];
        end
    end
end

assign p_Result_31_fu_1575_p2 = (tmp_V_14_reg_2062 & lshr_ln1102_4_fu_1569_p2);

assign p_Result_32_fu_1611_p3 = tmp_V_14_reg_2062[add_ln1104_4_fu_1606_p2];

assign p_Result_35_fu_281_p3 = out_buf_0_q0[32'd15];

assign p_Result_36_fu_313_p3 = {{1'd1}, {p_Result_s_fu_303_p4}};

assign p_Result_37_fu_649_p5 = {{zext_ln1117_fu_621_p1[63:32]}, {tmp_1_fu_642_p3}, {zext_ln1117_fu_621_p1[22:0]}};

assign p_Result_39_fu_583_p3 = {{1'd1}, {p_Result_8_fu_573_p4}};

assign p_Result_3_fu_455_p3 = tmp_V_10_reg_1819[add_ln1104_fu_450_p2];

assign p_Result_40_fu_938_p5 = {{zext_ln1117_1_fu_910_p1[63:32]}, {tmp_3_fu_931_p3}, {zext_ln1117_1_fu_910_p1[22:0]}};

assign p_Result_42_fu_872_p3 = {{1'd1}, {p_Result_15_fu_862_p4}};

assign p_Result_43_fu_1227_p5 = {{zext_ln1117_2_fu_1199_p1[63:32]}, {tmp_5_fu_1220_p3}, {zext_ln1117_2_fu_1199_p1[22:0]}};

assign p_Result_45_fu_1161_p3 = {{1'd1}, {p_Result_22_fu_1151_p4}};

assign p_Result_46_fu_1516_p5 = {{zext_ln1117_3_fu_1488_p1[63:32]}, {tmp_7_fu_1509_p3}, {zext_ln1117_3_fu_1488_p1[22:0]}};

assign p_Result_48_fu_1450_p3 = {{1'd1}, {p_Result_29_fu_1440_p4}};

assign p_Result_49_fu_1741_p5 = {{zext_ln1117_4_fu_1713_p1[63:32]}, {tmp_9_fu_1734_p3}, {zext_ln1117_4_fu_1713_p1[22:0]}};

assign p_Result_4_fu_419_p2 = (tmp_V_10_reg_1819 & lshr_ln1102_fu_413_p2);

integer ap_tvar_int_3;

always @ (tmp_V_11_fu_567_p3) begin
    for (ap_tvar_int_3 = 16 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 15 - 0) begin
            p_Result_8_fu_573_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_8_fu_573_p4[ap_tvar_int_3] = tmp_V_11_fu_567_p3[15 - ap_tvar_int_3];
        end
    end
end

integer ap_tvar_int_4;

always @ (tmp_V_10_fu_295_p3) begin
    for (ap_tvar_int_4 = 16 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 15 - 0) begin
            p_Result_s_fu_303_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_s_fu_303_p4[ap_tvar_int_4] = tmp_V_10_fu_295_p3[15 - ap_tvar_int_4];
        end
    end
end

assign select_ln1090_1_fu_954_p3 = ((icmp_ln1090_1_reg_1910[0:0] == 1'b1) ? 32'd0 : LD_1_fu_950_p1);

assign select_ln1090_2_fu_1243_p3 = ((icmp_ln1090_2_reg_1959[0:0] == 1'b1) ? 32'd0 : LD_2_fu_1239_p1);

assign select_ln1090_3_fu_1532_p3 = ((icmp_ln1090_3_reg_2008[0:0] == 1'b1) ? 32'd0 : LD_3_fu_1528_p1);

assign select_ln1090_4_fu_1757_p3 = ((icmp_ln1090_4_reg_2057[0:0] == 1'b1) ? 32'd0 : LD_4_fu_1753_p1);

assign select_ln1090_fu_665_p3 = ((icmp_ln1090_reg_1809[0:0] == 1'b1) ? 32'd0 : LD_fu_661_p1);

assign select_ln1098_1_fu_913_p3 = ((p_Result_12_reg_1954[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1098_2_fu_1202_p3 = ((p_Result_19_reg_2003[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1098_3_fu_1491_p3 = ((p_Result_26_reg_2052[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1098_4_fu_1716_p3 = ((p_Result_33_reg_2101[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1098_fu_624_p3 = ((p_Result_5_reg_1905[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1198_1_fu_591_p1 = $signed(p_Result_39_fu_583_p3);

assign sext_ln1198_2_fu_880_p1 = $signed(p_Result_42_fu_872_p3);

assign sext_ln1198_3_fu_1169_p1 = $signed(p_Result_45_fu_1161_p3);

assign sext_ln1198_4_fu_1458_p1 = $signed(p_Result_48_fu_1450_p3);

assign sext_ln1198_fu_321_p1 = $signed(p_Result_36_fu_313_p3);

assign shl_ln1114_1_fu_804_p2 = zext_ln1112_1_fu_771_p1 << zext_ln1114_1_fu_800_p1;

assign shl_ln1114_2_fu_1093_p2 = zext_ln1112_2_fu_1060_p1 << zext_ln1114_2_fu_1089_p1;

assign shl_ln1114_3_fu_1382_p2 = zext_ln1112_3_fu_1349_p1 << zext_ln1114_3_fu_1378_p1;

assign shl_ln1114_4_fu_1671_p2 = zext_ln1112_4_fu_1638_p1 << zext_ln1114_4_fu_1667_p1;

assign shl_ln1114_fu_515_p2 = zext_ln1112_fu_482_p1 << zext_ln1114_fu_511_p1;

assign sub_ln1099_1_fu_603_p2 = (32'd16 - l_1_fu_595_p3);

assign sub_ln1099_2_fu_892_p2 = (32'd16 - l_2_fu_884_p3);

assign sub_ln1099_3_fu_1181_p2 = (32'd16 - l_3_fu_1173_p3);

assign sub_ln1099_4_fu_1470_p2 = (32'd16 - l_4_fu_1462_p3);

assign sub_ln1099_fu_333_p2 = (32'd16 - l_fu_325_p3);

assign sub_ln1102_1_fu_693_p2 = ($signed(4'd9) - $signed(trunc_ln1102_1_reg_1934));

assign sub_ln1102_2_fu_982_p2 = ($signed(4'd9) - $signed(trunc_ln1102_2_reg_1983));

assign sub_ln1102_3_fu_1271_p2 = ($signed(4'd9) - $signed(trunc_ln1102_3_reg_2032));

assign sub_ln1102_4_fu_1560_p2 = ($signed(4'd9) - $signed(trunc_ln1102_4_reg_2081));

assign sub_ln1102_fu_404_p2 = ($signed(4'd9) - $signed(trunc_ln1102_reg_1838));

assign sub_ln1114_1_fu_795_p2 = (32'd25 - sub_ln1099_1_reg_1922);

assign sub_ln1114_2_fu_1084_p2 = (32'd25 - sub_ln1099_2_reg_1971);

assign sub_ln1114_3_fu_1373_p2 = (32'd25 - sub_ln1099_3_reg_2020);

assign sub_ln1114_4_fu_1662_p2 = (32'd25 - sub_ln1099_4_reg_2069);

assign sub_ln1114_fu_506_p2 = (32'd25 - sub_ln1099_reg_1826);

assign sub_ln1119_1_fu_920_p2 = (8'd6 - trunc_ln1098_1_reg_1939);

assign sub_ln1119_2_fu_1209_p2 = (8'd6 - trunc_ln1098_2_reg_1988);

assign sub_ln1119_3_fu_1498_p2 = (8'd6 - trunc_ln1098_3_reg_2037);

assign sub_ln1119_4_fu_1723_p2 = (8'd6 - trunc_ln1098_4_reg_2086);

assign sub_ln1119_fu_631_p2 = (8'd6 - trunc_ln1098_reg_1843);

assign tmp_10_fu_725_p3 = lsb_index_1_fu_672_p2[32'd31];

assign tmp_13_fu_966_p4 = {{lsb_index_2_fu_961_p2[31:1]}};

assign tmp_14_fu_1014_p3 = lsb_index_2_fu_961_p2[32'd31];

assign tmp_17_fu_1255_p4 = {{lsb_index_3_fu_1250_p2[31:1]}};

assign tmp_18_fu_1303_p3 = lsb_index_3_fu_1250_p2[32'd31];

assign tmp_1_fu_642_p3 = {{p_Result_35_reg_1814}, {add_ln1124_fu_636_p2}};

assign tmp_21_fu_1544_p4 = {{lsb_index_4_fu_1539_p2[31:1]}};

assign tmp_22_fu_1592_p3 = lsb_index_4_fu_1539_p2[32'd31];

assign tmp_2_fu_436_p3 = lsb_index_fu_383_p2[32'd31];

assign tmp_3_fu_931_p3 = {{p_Result_38_reg_1855}, {add_ln1124_1_fu_925_p2}};

assign tmp_5_fu_1220_p3 = {{p_Result_41_reg_1868}, {add_ln1124_2_fu_1214_p2}};

assign tmp_7_fu_1509_p3 = {{p_Result_44_reg_1881}, {add_ln1124_3_fu_1503_p2}};

assign tmp_8_fu_677_p4 = {{lsb_index_1_fu_672_p2[31:1]}};

assign tmp_9_fu_1734_p3 = {{p_Result_47_reg_1894_pp0_iter1_reg}, {add_ln1124_4_fu_1728_p2}};

assign tmp_V_10_fu_295_p3 = ((p_Result_35_fu_281_p3[0:0] == 1'b1) ? tmp_V_fu_289_p2 : out_buf_0_q0);

assign tmp_V_11_fu_567_p3 = ((p_Result_38_reg_1855[0:0] == 1'b1) ? tmp_V_2_fu_562_p2 : p_Val2_3_reg_1848);

assign tmp_V_12_fu_856_p3 = ((p_Result_41_reg_1868[0:0] == 1'b1) ? tmp_V_4_fu_851_p2 : p_Val2_6_reg_1861);

assign tmp_V_13_fu_1145_p3 = ((p_Result_44_reg_1881[0:0] == 1'b1) ? tmp_V_6_fu_1140_p2 : p_Val2_9_reg_1874);

assign tmp_V_14_fu_1434_p3 = ((p_Result_47_reg_1894[0:0] == 1'b1) ? tmp_V_8_fu_1429_p2 : p_Val2_12_reg_1887);

assign tmp_V_2_fu_562_p2 = (16'd0 - p_Val2_3_reg_1848);

assign tmp_V_4_fu_851_p2 = (16'd0 - p_Val2_6_reg_1861);

assign tmp_V_6_fu_1140_p2 = (16'd0 - p_Val2_9_reg_1874);

assign tmp_V_8_fu_1429_p2 = (16'd0 - p_Val2_12_reg_1887);

assign tmp_V_fu_289_p2 = (16'd0 - out_buf_0_q0);

assign tmp_fu_388_p4 = {{lsb_index_fu_383_p2[31:1]}};

assign trunc_ln1098_1_fu_617_p1 = l_1_fu_595_p3[7:0];

assign trunc_ln1098_2_fu_906_p1 = l_2_fu_884_p3[7:0];

assign trunc_ln1098_3_fu_1195_p1 = l_3_fu_1173_p3[7:0];

assign trunc_ln1098_4_fu_1484_p1 = l_4_fu_1462_p3[7:0];

assign trunc_ln1098_fu_347_p1 = l_fu_325_p3[7:0];

assign trunc_ln1099_1_fu_609_p1 = sub_ln1099_1_fu_603_p2[15:0];

assign trunc_ln1099_2_fu_898_p1 = sub_ln1099_2_fu_892_p2[15:0];

assign trunc_ln1099_3_fu_1187_p1 = sub_ln1099_3_fu_1181_p2[15:0];

assign trunc_ln1099_4_fu_1476_p1 = sub_ln1099_4_fu_1470_p2[15:0];

assign trunc_ln1099_fu_339_p1 = sub_ln1099_fu_333_p2[15:0];

assign trunc_ln1102_1_fu_613_p1 = sub_ln1099_1_fu_603_p2[3:0];

assign trunc_ln1102_2_fu_902_p1 = sub_ln1099_2_fu_892_p2[3:0];

assign trunc_ln1102_3_fu_1191_p1 = sub_ln1099_3_fu_1181_p2[3:0];

assign trunc_ln1102_4_fu_1480_p1 = sub_ln1099_4_fu_1470_p2[3:0];

assign trunc_ln1102_fu_343_p1 = sub_ln1099_fu_333_p2[3:0];

assign xor_ln1104_1_fu_733_p2 = (tmp_10_fu_725_p3 ^ 1'd1);

assign xor_ln1104_2_fu_1022_p2 = (tmp_14_fu_1014_p3 ^ 1'd1);

assign xor_ln1104_3_fu_1311_p2 = (tmp_18_fu_1303_p3 ^ 1'd1);

assign xor_ln1104_4_fu_1600_p2 = (tmp_22_fu_1592_p3 ^ 1'd1);

assign xor_ln1104_fu_444_p2 = (tmp_2_fu_436_p3 ^ 1'd1);

assign zext_ln1102_1_fu_698_p1 = sub_ln1102_1_fu_693_p2;

assign zext_ln1102_2_fu_987_p1 = sub_ln1102_2_fu_982_p2;

assign zext_ln1102_3_fu_1276_p1 = sub_ln1102_3_fu_1271_p2;

assign zext_ln1102_4_fu_1565_p1 = sub_ln1102_4_fu_1560_p2;

assign zext_ln1102_fu_409_p1 = sub_ln1102_fu_404_p2;

assign zext_ln1112_1_fu_771_p1 = tmp_V_11_reg_1915;

assign zext_ln1112_2_fu_1060_p1 = tmp_V_12_reg_1964;

assign zext_ln1112_3_fu_1349_p1 = tmp_V_13_reg_2013;

assign zext_ln1112_4_fu_1638_p1 = tmp_V_14_reg_2062;

assign zext_ln1112_fu_482_p1 = tmp_V_10_reg_1819;

assign zext_ln1113_1_fu_785_p1 = add_ln1113_1_fu_780_p2;

assign zext_ln1113_2_fu_1074_p1 = add_ln1113_2_fu_1069_p2;

assign zext_ln1113_3_fu_1363_p1 = add_ln1113_3_fu_1358_p2;

assign zext_ln1113_4_fu_1652_p1 = add_ln1113_4_fu_1647_p2;

assign zext_ln1113_fu_496_p1 = add_ln1113_fu_491_p2;

assign zext_ln1114_1_fu_800_p1 = sub_ln1114_1_fu_795_p2;

assign zext_ln1114_2_fu_1089_p1 = sub_ln1114_2_fu_1084_p2;

assign zext_ln1114_3_fu_1378_p1 = sub_ln1114_3_fu_1373_p2;

assign zext_ln1114_4_fu_1667_p1 = sub_ln1114_4_fu_1662_p2;

assign zext_ln1114_fu_511_p1 = sub_ln1114_fu_506_p2;

assign zext_ln1116_1_fu_818_p1 = or_ln1104_1_fu_763_p3;

assign zext_ln1116_2_fu_1107_p1 = or_ln1104_2_fu_1052_p3;

assign zext_ln1116_3_fu_1396_p1 = or_ln1104_3_fu_1341_p3;

assign zext_ln1116_4_fu_1685_p1 = or_ln1104_4_fu_1630_p3;

assign zext_ln1116_fu_529_p1 = or_ln_fu_474_p3;

assign zext_ln1117_1_fu_910_p1 = m_27_reg_1949;

assign zext_ln1117_2_fu_1199_p1 = m_reg_1998;

assign zext_ln1117_3_fu_1488_p1 = m_28_reg_2047;

assign zext_ln1117_4_fu_1713_p1 = m_29_reg_2096;

assign zext_ln1117_fu_621_p1 = m_26_reg_1900;

assign zext_ln21_fu_261_p1 = ap_sig_allocacmp_i_1;

endmodule //kernel_wrapper_write_result_Pipeline_VITIS_LOOP_21_1
