# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/sim/lab2_processing_system7_0_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2/ip/lab2_compute_sad_0_0/sim/lab2_compute_sad_0_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2/hdl/lab2.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2/ip/lab2_auto_pc_0/sim/lab2_auto_pc_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
