Analysis & Synthesis report for MIPS_final
Thu Nov 25 17:25:14 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_final
 13. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_DISPLAYS
 14. Parameter Settings for User Entity Instance: registradorGenerico:PC
 15. Parameter Settings for User Entity Instance: UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA
 16. Parameter Settings for User Entity Instance: somaConstante:SOMACONSTANTE
 17. Parameter Settings for User Entity Instance: estendeSinalGenerico:ESTENDE_SINAL
 18. Parameter Settings for User Entity Instance: estendeSinalLui:ESTENDE_SINAL_LUI
 19. Parameter Settings for User Entity Instance: deslocadorGenerico:DESLOCADOR
 20. Parameter Settings for User Entity Instance: deslocadorGenericoROM:DESLOCADOR_ROM
 21. Parameter Settings for User Entity Instance: somadorGenerico:SOMACONSTANTE_BEQ
 22. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_IMEDIATO_COMPONENTE
 23. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_BEQ_COMPONENTE
 24. Parameter Settings for User Entity Instance: muxGenerico3x1:MUX_ULA_MEM_COMPONENTE
 25. Parameter Settings for User Entity Instance: muxGenerico3x1:MUX_RT_RD_COMPONENTE
 26. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JMP_COMPONENTE
 27. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JR_COMPONENTE
 28. Parameter Settings for User Entity Instance: ROMMIPS:ROMMIPS
 29. Parameter Settings for User Entity Instance: RAMMIPS:RAMMIPS
 30. Parameter Settings for User Entity Instance: bancoReg:BANCO_REG
 31. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS
 32. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico2x1_1bit:MUX_B
 33. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico4x1:MUX_SAIDA
 34. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA1|muxGenerico2x1_1bit:MUX_B
 35. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA1|muxGenerico4x1:MUX_SAIDA
 36. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA2|muxGenerico2x1_1bit:MUX_B
 37. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA2|muxGenerico4x1:MUX_SAIDA
 38. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA3|muxGenerico2x1_1bit:MUX_B
 39. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA3|muxGenerico4x1:MUX_SAIDA
 40. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA4|muxGenerico2x1_1bit:MUX_B
 41. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA4|muxGenerico4x1:MUX_SAIDA
 42. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA5|muxGenerico2x1_1bit:MUX_B
 43. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA5|muxGenerico4x1:MUX_SAIDA
 44. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA6|muxGenerico2x1_1bit:MUX_B
 45. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA6|muxGenerico4x1:MUX_SAIDA
 46. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA7|muxGenerico2x1_1bit:MUX_B
 47. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA7|muxGenerico4x1:MUX_SAIDA
 48. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA8|muxGenerico2x1_1bit:MUX_B
 49. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA8|muxGenerico4x1:MUX_SAIDA
 50. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA9|muxGenerico2x1_1bit:MUX_B
 51. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA9|muxGenerico4x1:MUX_SAIDA
 52. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA10|muxGenerico2x1_1bit:MUX_B
 53. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA10|muxGenerico4x1:MUX_SAIDA
 54. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA11|muxGenerico2x1_1bit:MUX_B
 55. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA11|muxGenerico4x1:MUX_SAIDA
 56. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA12|muxGenerico2x1_1bit:MUX_B
 57. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA12|muxGenerico4x1:MUX_SAIDA
 58. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA13|muxGenerico2x1_1bit:MUX_B
 59. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA13|muxGenerico4x1:MUX_SAIDA
 60. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA14|muxGenerico2x1_1bit:MUX_B
 61. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA14|muxGenerico4x1:MUX_SAIDA
 62. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA15|muxGenerico2x1_1bit:MUX_B
 63. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA15|muxGenerico4x1:MUX_SAIDA
 64. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA16|muxGenerico2x1_1bit:MUX_B
 65. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA16|muxGenerico4x1:MUX_SAIDA
 66. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA17|muxGenerico2x1_1bit:MUX_B
 67. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA17|muxGenerico4x1:MUX_SAIDA
 68. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA18|muxGenerico2x1_1bit:MUX_B
 69. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA18|muxGenerico4x1:MUX_SAIDA
 70. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA19|muxGenerico2x1_1bit:MUX_B
 71. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA19|muxGenerico4x1:MUX_SAIDA
 72. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA20|muxGenerico2x1_1bit:MUX_B
 73. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA20|muxGenerico4x1:MUX_SAIDA
 74. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA21|muxGenerico2x1_1bit:MUX_B
 75. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA21|muxGenerico4x1:MUX_SAIDA
 76. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA22|muxGenerico2x1_1bit:MUX_B
 77. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA22|muxGenerico4x1:MUX_SAIDA
 78. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA23|muxGenerico2x1_1bit:MUX_B
 79. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA23|muxGenerico4x1:MUX_SAIDA
 80. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA24|muxGenerico2x1_1bit:MUX_B
 81. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA24|muxGenerico4x1:MUX_SAIDA
 82. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA25|muxGenerico2x1_1bit:MUX_B
 83. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA25|muxGenerico4x1:MUX_SAIDA
 84. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA26|muxGenerico2x1_1bit:MUX_B
 85. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA26|muxGenerico4x1:MUX_SAIDA
 86. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA27|muxGenerico2x1_1bit:MUX_B
 87. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA27|muxGenerico4x1:MUX_SAIDA
 88. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA28|muxGenerico2x1_1bit:MUX_B
 89. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA28|muxGenerico4x1:MUX_SAIDA
 90. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA29|muxGenerico2x1_1bit:MUX_B
 91. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA29|muxGenerico4x1:MUX_SAIDA
 92. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA30|muxGenerico2x1_1bit:MUX_B
 93. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA30|muxGenerico4x1:MUX_SAIDA
 94. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA31:ULA31|muxGenerico2x1_1bit:MUX_B
 95. Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA31:ULA31|muxGenerico4x1:MUX_SAIDA
 96. Port Connectivity Checks: "decoder:DECODER"
 97. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA31:ULA31"
 98. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA30"
 99. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA29"
100. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA28"
101. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA27"
102. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA26"
103. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA25"
104. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA24"
105. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA23"
106. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA22"
107. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA21"
108. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA20"
109. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA19"
110. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA18"
111. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA17"
112. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA16"
113. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA15"
114. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA14"
115. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA13"
116. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA12"
117. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA11"
118. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA10"
119. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA9"
120. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA8"
121. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA7"
122. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA6"
123. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA5"
124. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA4"
125. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA3"
126. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA2"
127. Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA1"
128. Port Connectivity Checks: "muxGenerico3x1:MUX_RT_RD_COMPONENTE"
129. Port Connectivity Checks: "UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA"
130. Port Connectivity Checks: "registradorGenerico:PC"
131. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX5"
132. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX4"
133. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX3"
134. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX2"
135. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX1"
136. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX0"
137. Port Connectivity Checks: "muxGenerico2x1:MUX_DISPLAYS"
138. Post-Synthesis Netlist Statistics for Top Partition
139. Elapsed Time Per Partition
140. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 25 17:25:14 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; MIPS_final                                  ;
; Top-level Entity Name           ; MIPS_final                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2368                                        ;
; Total pins                      ; 129                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; MIPS_final         ; MIPS_final         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 1                  ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                  ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                                                           ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; estendeSinalLui.vhd              ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/estendeSinalLui.vhd       ;         ;
; MIPS_final.vhd                   ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd            ;         ;
; somadorGenerico.vhd              ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadorGenerico.vhd       ;         ;
; somadaConstante.vhd              ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadaConstante.vhd       ;         ;
; ROMMIPS.vhd                      ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ROMMIPS.vhd               ;         ;
; registradorGenerico.vhd          ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/registradorGenerico.vhd   ;         ;
; RAMMIPS.vhd                      ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/RAMMIPS.vhd               ;         ;
; muxGenerico3x1.vhd               ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico3x1.vhd        ;         ;
; muxGenerico2x1.vhd               ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico2x1.vhd        ;         ;
; estendeSinalGenerico.vhd         ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/estendeSinalGenerico.vhd  ;         ;
; deslocadorGenericoROM.vhd        ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/deslocadorGenericoROM.vhd ;         ;
; deslocadorGenerico.vhd           ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/deslocadorGenerico.vhd    ;         ;
; decoder.vhd                      ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/decoder.vhd               ;         ;
; conversorHex7Seg.vhd             ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/conversorHex7Seg.vhd      ;         ;
; bancoReg.vhd                     ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/bancoReg.vhd              ;         ;
; muxGenerico4x1.vhd               ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico4x1.vhd        ;         ;
; somadorGenerico_ula.vhd          ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadorGenerico_ula.vhd   ;         ;
; ULA30.vhd                        ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA30.vhd                 ;         ;
; ULA31.vhd                        ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA31.vhd                 ;         ;
; ULA_completa.vhd                 ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA_completa.vhd          ;         ;
; muxGenerico2x1_1bit.vhd          ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico2x1_1bit.vhd   ;         ;
; UNIDADE_CONTROLE_ULA.vhd         ; yes             ; User VHDL File  ; C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/UNIDADE_CONTROLE_ULA.vhd  ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1783           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1594           ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 969            ;
;     -- 5 input functions                    ; 113            ;
;     -- 4 input functions                    ; 193            ;
;     -- <=3 input functions                  ; 314            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2368           ;
;                                             ;                ;
; I/O pins                                    ; 129            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2368           ;
; Total fan-out                               ; 15215          ;
; Average fan-out                             ; 3.61           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+----------------------+--------------+
; |MIPS_final                                    ; 1594 (9)            ; 2368 (0)                  ; 0                 ; 0          ; 129  ; 0            ; |MIPS_final                                                              ; MIPS_final           ; work         ;
;    |RAMMIPS:RAMMIPS|                           ; 809 (809)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|RAMMIPS:RAMMIPS                                              ; RAMMIPS              ; work         ;
;    |ROMMIPS:ROMMIPS|                           ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ROMMIPS:ROMMIPS                                              ; ROMMIPS              ; work         ;
;    |ULA_completa:ULAMIPS|                      ; 146 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS                                         ; ULA_completa         ; work         ;
;       |ULA30:ULA0|                             ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA0                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA0|somadorGenerico_ula:SOMADOR  ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA10|                            ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA10                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA10|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA10|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA10|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA11|                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA11                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA11|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA11|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA12|                            ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA12                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA12|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA12|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA12|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA13|                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA13                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA13|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA13|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA14|                            ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA14                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA14|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA14|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA14|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA15|                            ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA15                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA15|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA15|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA15|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA16|                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA16                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA16|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA16|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA17|                            ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA17                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA17|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA17|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA17|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA18|                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA18                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA18|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA18|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA19|                            ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA19                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA19|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA19|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA1|                             ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA1                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA1|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA1|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA20|                            ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA20                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA20|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA20|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA20|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA21|                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA21                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA21|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA21|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA22|                            ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA22                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA22|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA22|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA22|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA23|                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA23                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA23|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA23|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA24|                            ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA24                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA24|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA24|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA25|                            ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA25                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA25|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA25|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA25|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA26|                            ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA26                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA26|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA26|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA26|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA27|                            ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA27                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA27|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA27|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA27|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA28|                            ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA28                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA28|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA28|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA28|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA29|                            ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA29                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA29|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA29|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA29|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA2|                             ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA2                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA2|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA2|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA2|somadorGenerico_ula:SOMADOR  ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA30|                            ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA30                             ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA30|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA30|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA30|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA3|                             ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA3                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA3|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA3|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA4|                             ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA4                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA4|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA4|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA4|somadorGenerico_ula:SOMADOR  ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA5|                             ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA5                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA5|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA5|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA5|somadorGenerico_ula:SOMADOR  ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA6|                             ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA6                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA6|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA6|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA7|                             ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA7                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA7|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA7|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA7|somadorGenerico_ula:SOMADOR  ; somadorGenerico_ula  ; work         ;
;       |ULA30:ULA8|                             ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA8                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA8|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA8|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;       |ULA30:ULA9|                             ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA9                              ; ULA30                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA9|muxGenerico2x1_1bit:MUX_B    ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA9|muxGenerico4x1:MUX_SAIDA     ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA9|somadorGenerico_ula:SOMADOR  ; somadorGenerico_ula  ; work         ;
;       |ULA31:ULA31|                            ; 7 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA31:ULA31                             ; ULA31                ; work         ;
;          |muxGenerico2x1_1bit:MUX_B|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA31:ULA31|muxGenerico2x1_1bit:MUX_B   ; muxGenerico2x1_1bit  ; work         ;
;          |muxGenerico4x1:MUX_SAIDA|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA31:ULA31|muxGenerico4x1:MUX_SAIDA    ; muxGenerico4x1       ; work         ;
;          |somadorGenerico_ula:SOMADOR|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|ULA_completa:ULAMIPS|ULA31:ULA31|somadorGenerico_ula:SOMADOR ; somadorGenerico_ula  ; work         ;
;    |UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA                    ; UNIDADE_CONTROLE_ULA ; work         ;
;    |bancoReg:BANCO_REG|                        ; 383 (383)           ; 288 (288)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|bancoReg:BANCO_REG                                           ; bancoReg             ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX0|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|conversorHex7Seg:DISPLAY_HEX0                                ; conversorHex7Seg     ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX1|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|conversorHex7Seg:DISPLAY_HEX1                                ; conversorHex7Seg     ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX2|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|conversorHex7Seg:DISPLAY_HEX2                                ; conversorHex7Seg     ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX3|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|conversorHex7Seg:DISPLAY_HEX3                                ; conversorHex7Seg     ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX4|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|conversorHex7Seg:DISPLAY_HEX4                                ; conversorHex7Seg     ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX5|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|conversorHex7Seg:DISPLAY_HEX5                                ; conversorHex7Seg     ; work         ;
;    |decoder:DECODER|                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|decoder:DECODER                                              ; decoder              ; work         ;
;    |muxGenerico2x1:MUX_DISPLAYS|               ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|muxGenerico2x1:MUX_DISPLAYS                                  ; muxGenerico2x1       ; work         ;
;    |muxGenerico2x1:MUX_JR_COMPONENTE|          ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|muxGenerico2x1:MUX_JR_COMPONENTE                             ; muxGenerico2x1       ; work         ;
;    |muxGenerico3x1:MUX_RT_RD_COMPONENTE|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|muxGenerico3x1:MUX_RT_RD_COMPONENTE                          ; muxGenerico3x1       ; work         ;
;    |muxGenerico3x1:MUX_ULA_MEM_COMPONENTE|     ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|muxGenerico3x1:MUX_ULA_MEM_COMPONENTE                        ; muxGenerico3x1       ; work         ;
;    |registradorGenerico:PC|                    ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|registradorGenerico:PC                                       ; registradorGenerico  ; work         ;
;    |somaConstante:SOMACONSTANTE|               ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|somaConstante:SOMACONSTANTE                                  ; somaConstante        ; work         ;
;    |somadorGenerico:SOMACONSTANTE_BEQ|         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_final|somadorGenerico:SOMACONSTANTE_BEQ                            ; somadorGenerico      ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; bancoReg:BANCO_REG|registrador~550      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~551      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~552      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~553      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~554      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~555      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~556      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~557      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~558      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~559      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~560      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~561      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~562      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~563      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~564      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~565      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~566      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~567      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~568      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~569      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~570      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~571      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~572      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~573      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~574      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~575      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~576      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~577      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~578      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~579      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~580      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~581      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~582      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~583      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~584      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~585      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~586      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~587      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~588      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~589      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~590      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~591      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~592      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~593      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~594      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~595      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~596      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~597      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~598      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~599      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~600      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~601      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~602      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~603      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~604      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~605      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~606      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~607      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~608      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~609      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~610      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~611      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~612      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~613      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~614      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~615      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~616      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~617      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~618      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~619      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~620      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~621      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~622      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~623      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~624      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~625      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~626      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~627      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~628      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~629      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~630      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~631      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~632      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~633      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~634      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~635      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~636      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~637      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~638      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~639      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~640      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~641      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~642      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~643      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~644      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~645      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~646      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~647      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~648      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~649      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~650      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~651      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~652      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~653      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~654      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~655      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~656      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~657      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~658      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~659      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~660      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~661      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~662      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~663      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~664      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~665      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~666      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~667      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~668      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~669      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~670      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~671      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~672      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~673      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~674      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~675      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~676      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~677      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~678      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~679      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~680      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~681      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~682      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~683      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~684      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~685      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~686      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~687      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~688      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~689      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~690      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~691      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~692      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~693      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~694      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~695      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~696      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~697      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~698      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~699      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~700      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~701      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~702      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~703      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~704      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~705      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~706      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~707      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~708      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~709      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~710      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~711      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~712      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~713      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~714      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~715      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~716      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~717      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~718      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~719      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~720      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~721      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~722      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~723      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~724      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~725      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~726      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~727      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~728      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~729      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~730      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~731      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~732      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~733      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~734      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~735      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~736      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~737      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~738      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~739      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~740      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~741      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~742      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~743      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~744      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~745      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~746      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~747      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~748      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~749      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~750      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~751      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~752      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~753      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~754      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~755      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~756      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~757      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~758      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~759      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~760      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~761      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~762      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~763      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~764      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~765      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~766      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~767      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~768      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~769      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~770      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~771      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~772      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~773      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~774      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~775      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~776      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~777      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~778      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~779      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~780      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~781      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~782      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~783      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~784      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~785      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~786      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~787      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~788      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~789      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~790      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~791      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~792      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~793      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~794      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~795      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~796      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~797      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~798      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~799      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~800      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~801      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~802      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~803      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~804      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~805      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~806      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~807      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~808      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~809      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~810      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~811      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~812      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~813      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~814      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~815      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~816      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~817      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~818      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~819      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~820      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~821      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~822      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~823      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~824      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~825      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~826      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~827      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~828      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~829      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~830      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~831      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~832      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~833      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~834      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~835      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~836      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~837      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~838      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~839      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~840      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~841      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~842      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~843      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~844      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~845      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~846      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~847      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~848      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~849      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~850      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~851      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~852      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~853      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~854      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~855      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~856      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~857      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~858      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~859      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~860      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~861      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~862      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~863      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~864      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~865      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~866      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~867      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~868      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~869      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~870      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~871      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~872      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~873      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~874      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~875      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~876      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~877      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~878      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~879      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~880      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~881      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~882      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~883      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~884      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~885      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~886      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~887      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~888      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~889      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~890      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~891      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~892      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~893      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~894      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~895      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~896      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~897      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~898      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~899      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~900      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~901      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~902      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~903      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~904      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~905      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~906      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~907      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~908      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~909      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~910      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~911      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~912      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~913      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~914      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~915      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~916      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~917      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~918      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~919      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~920      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~921      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~922      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~923      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~924      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~925      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~926      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~927      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~928      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~929      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~930      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~931      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~932      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~933      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~934      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~935      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~936      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~937      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~938      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~939      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~940      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~941      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~942      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~943      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~944      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~945      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~946      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~947      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~948      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~949      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~950      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~951      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~952      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~953      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~954      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~955      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~956      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~957      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~958      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~959      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~960      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~961      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~962      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~963      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~964      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~965      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~966      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~967      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~968      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~969      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~970      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~971      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~972      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~973      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~974      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~975      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~976      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~977      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~978      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~979      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~980      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~981      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~982      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~983      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~984      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~985      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~986      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~987      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~988      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~989      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~990      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~991      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~992      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~993      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~994      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~995      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~996      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~997      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~998      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~999      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1000     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1001     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1002     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1003     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1004     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1005     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1006     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1007     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1008     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1009     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1010     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1011     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1012     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1013     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1014     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1015     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1016     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1017     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1018     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1019     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1020     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1021     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1022     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1023     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1024     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1025     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1026     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1027     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1028     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1029     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1030     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1031     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1032     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1033     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1034     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1035     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1036     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1037     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1038     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1039     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1040     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1041     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1042     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1043     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1044     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1045     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1046     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1047     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1048     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1049     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1050     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1051     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1052     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1053     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1054     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1055     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1056     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1057     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1058     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1059     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1060     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~1061     ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~169      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~73       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~201      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~105      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~233      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~137      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~265      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~167      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~71       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~199      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~103      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~231      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~135      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~263      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~70       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~102      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~134      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~166      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~198      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~230      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~262      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~72       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~104      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~136      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~168      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~200      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~232      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~264      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~101      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~133      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~165      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~197      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~229      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~261      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~293      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~170      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~74       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~202      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~106      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~234      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~138      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~266      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~75       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~107      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~139      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~171      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~203      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~235      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~267      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~172      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~76       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~204      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~108      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~236      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~140      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~268      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~77       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~109      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~141      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~173      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~205      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~237      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~269      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~174      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~78       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~206      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~110      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~238      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~142      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~270      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~79       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~111      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~143      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~175      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~207      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~239      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~271      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~176      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~80       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~208      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~112      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~240      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~144      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~272      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~81       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~113      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~145      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~177      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~209      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~241      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~273      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~178      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~82       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~210      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~114      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~242      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~146      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~274      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~83       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~115      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~147      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~179      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~211      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~243      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~275      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~180      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~84       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~212      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~116      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~244      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~148      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~276      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~85       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~117      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~149      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~181      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~213      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~245      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~277      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~182      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~86       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~214      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~118      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~246      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~150      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~278      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~87       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~119      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~151      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~183      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~215      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~247      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~279      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~184      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~88       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~216      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~120      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~248      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~152      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~280      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~89       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~121      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~153      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~185      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~217      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~249      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~281      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~186      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~90       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~218      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~122      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~250      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~154      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~282      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~91       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~123      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~155      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~187      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~219      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~251      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~283      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~188      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~92       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~220      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~124      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~252      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~156      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~284      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~93       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~125      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~157      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~189      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~221      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~253      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~285      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~190      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~94       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~222      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~126      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~254      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~158      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~286      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~95       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~127      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~159      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~191      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~223      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~255      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~287      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~192      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~96       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~224      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~128      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~256      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~160      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~288      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~97       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~129      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~161      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~193      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~225      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~257      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~289      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~194      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~98       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~226      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~130      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~258      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~162      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~290      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~99       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~131      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~163      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~195      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~227      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~259      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~291      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~196      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~100      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~228      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~132      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~260      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~164      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~292      ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 736 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+-----------------------------------+--------------------------------+-------------------------------------------------------------------------+
; Register name                     ; Reason for Removal             ; Registers Removed due to This Register                                  ;
+-----------------------------------+--------------------------------+-------------------------------------------------------------------------+
; bancoReg:BANCO_REG|registrador~75 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~174, bancoReg:BANCO_REG|registrador~78,  ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~206, bancoReg:BANCO_REG|registrador~110, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~238, bancoReg:BANCO_REG|registrador~142, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~270, bancoReg:BANCO_REG|registrador~79,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~111, bancoReg:BANCO_REG|registrador~143, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~175, bancoReg:BANCO_REG|registrador~207, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~239, bancoReg:BANCO_REG|registrador~271, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~176, bancoReg:BANCO_REG|registrador~80,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~208, bancoReg:BANCO_REG|registrador~112, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~240, bancoReg:BANCO_REG|registrador~144, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~272, bancoReg:BANCO_REG|registrador~81,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~113, bancoReg:BANCO_REG|registrador~145, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~177, bancoReg:BANCO_REG|registrador~209, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~241, bancoReg:BANCO_REG|registrador~273, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~83, bancoReg:BANCO_REG|registrador~115,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~147, bancoReg:BANCO_REG|registrador~179, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~211, bancoReg:BANCO_REG|registrador~243, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~275, bancoReg:BANCO_REG|registrador~180, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~84, bancoReg:BANCO_REG|registrador~212,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~116, bancoReg:BANCO_REG|registrador~244, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~148, bancoReg:BANCO_REG|registrador~276, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~85, bancoReg:BANCO_REG|registrador~117,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~149, bancoReg:BANCO_REG|registrador~181, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~213, bancoReg:BANCO_REG|registrador~245, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~277, bancoReg:BANCO_REG|registrador~182, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~86, bancoReg:BANCO_REG|registrador~214,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~118, bancoReg:BANCO_REG|registrador~246, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~150, bancoReg:BANCO_REG|registrador~278, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~87, bancoReg:BANCO_REG|registrador~119,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~151, bancoReg:BANCO_REG|registrador~183, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~215, bancoReg:BANCO_REG|registrador~247, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~279, bancoReg:BANCO_REG|registrador~184, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~88, bancoReg:BANCO_REG|registrador~216,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~120, bancoReg:BANCO_REG|registrador~248, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~152, bancoReg:BANCO_REG|registrador~280, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~186, bancoReg:BANCO_REG|registrador~90,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~218, bancoReg:BANCO_REG|registrador~122, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~250, bancoReg:BANCO_REG|registrador~154, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~282, bancoReg:BANCO_REG|registrador~91,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~123, bancoReg:BANCO_REG|registrador~155, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~187, bancoReg:BANCO_REG|registrador~219, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~251, bancoReg:BANCO_REG|registrador~283, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~188, bancoReg:BANCO_REG|registrador~92,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~220, bancoReg:BANCO_REG|registrador~124, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~252, bancoReg:BANCO_REG|registrador~156, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~284, bancoReg:BANCO_REG|registrador~93,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~125, bancoReg:BANCO_REG|registrador~157, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~189, bancoReg:BANCO_REG|registrador~221, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~253, bancoReg:BANCO_REG|registrador~285, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~190, bancoReg:BANCO_REG|registrador~94,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~222, bancoReg:BANCO_REG|registrador~126, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~254, bancoReg:BANCO_REG|registrador~158, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~286, bancoReg:BANCO_REG|registrador~95,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~127, bancoReg:BANCO_REG|registrador~159, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~191, bancoReg:BANCO_REG|registrador~223, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~255, bancoReg:BANCO_REG|registrador~287, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~192, bancoReg:BANCO_REG|registrador~96,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~224, bancoReg:BANCO_REG|registrador~128, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~256, bancoReg:BANCO_REG|registrador~160, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~288, bancoReg:BANCO_REG|registrador~97,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~129, bancoReg:BANCO_REG|registrador~161, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~193, bancoReg:BANCO_REG|registrador~225, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~257, bancoReg:BANCO_REG|registrador~289, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~194, bancoReg:BANCO_REG|registrador~98,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~226, bancoReg:BANCO_REG|registrador~130, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~258, bancoReg:BANCO_REG|registrador~162, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~290, bancoReg:BANCO_REG|registrador~99,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~131, bancoReg:BANCO_REG|registrador~163, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~195, bancoReg:BANCO_REG|registrador~227, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~259, bancoReg:BANCO_REG|registrador~291, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~196, bancoReg:BANCO_REG|registrador~100, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~228, bancoReg:BANCO_REG|registrador~132, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~260, bancoReg:BANCO_REG|registrador~164, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~292                                      ;
+-----------------------------------+--------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2368  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2338  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIPS_final|registradorGenerico:PC|DOUT[1]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_final|registradorGenerico:PC|DOUT[31]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_final|registradorGenerico:PC|DOUT[27]                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |MIPS_final|registradorGenerico:PC|DOUT[10]                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA9|muxGenerico4x1:MUX_SAIDA|saida_MUX   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_final|ULA_completa:ULAMIPS|ULA30:ULA27|muxGenerico2x1_1bit:MUX_B|saida_MUX ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_final|decoder:DECODER|saida[5]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_final|muxGenerico3x1:MUX_ULA_MEM_COMPONENTE|saida_MUX[22]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_final|muxGenerico3x1:MUX_RT_RD_COMPONENTE|saida_MUX[0]                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_final|UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA|ULActrl[2]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_final ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguraDados   ; 8     ; Signed Integer                                    ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_DISPLAYS ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somaConstante:SOMACONSTANTE ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                  ;
; constante      ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: estendeSinalGenerico:ESTENDE_SINAL ;
+--------------------+-------+----------------------------------------------------+
; Parameter Name     ; Value ; Type                                               ;
+--------------------+-------+----------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                     ;
; larguradadosaida   ; 32    ; Signed Integer                                     ;
+--------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: estendeSinalLui:ESTENDE_SINAL_LUI ;
+--------------------+-------+---------------------------------------------------+
; Parameter Name     ; Value ; Type                                              ;
+--------------------+-------+---------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                    ;
; larguradadosaida   ; 32    ; Signed Integer                                    ;
+--------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deslocadorGenerico:DESLOCADOR ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; larguradadoentrada ; 32    ; Signed Integer                                ;
; larguradadosaida   ; 32    ; Signed Integer                                ;
; deslocamento       ; 2     ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deslocadorGenericoROM:DESLOCADOR_ROM ;
+--------------------+-------+------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                 ;
+--------------------+-------+------------------------------------------------------+
; larguradadoentrada ; 26    ; Signed Integer                                       ;
; larguradadosaida   ; 28    ; Signed Integer                                       ;
; deslocamento       ; 2     ; Signed Integer                                       ;
+--------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:SOMACONSTANTE_BEQ ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_IMEDIATO_COMPONENTE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_BEQ_COMPONENTE ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico3x1:MUX_ULA_MEM_COMPONENTE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico3x1:MUX_RT_RD_COMPONENTE ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; larguradados   ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JMP_COMPONENTE ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JR_COMPONENTE ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROMMIPS:ROMMIPS ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMIPS:RAMMIPS ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoReg:BANCO_REG ;
+---------------------+-------+-----------------------------------+
; Parameter Name      ; Value ; Type                              ;
+---------------------+-------+-----------------------------------+
; larguradados        ; 32    ; Signed Integer                    ;
; larguraendbancoregs ; 5     ; Signed Integer                    ;
+---------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; larguradados   ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA1|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA1|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA2|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA2|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA3|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA3|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA4|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA4|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA5|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA5|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA6|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA6|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA7|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA7|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA8|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA8|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA9|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA9|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA10|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA10|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA11|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA11|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA12|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA12|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA13|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA13|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA14|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA14|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA15|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA15|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA16|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA16|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA17|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA17|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA18|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA18|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA19|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA19|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA20|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA20|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA21|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA21|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA22|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA22|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA23|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA23|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA24|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA24|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA25|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA25|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA26|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA26|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA27|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA27|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA28|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA28|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA29|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA29|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA30|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA30:ULA30|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA31:ULA31|muxGenerico2x1_1bit:MUX_B ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_completa:ULAMIPS|ULA31:ULA31|muxGenerico4x1:MUX_SAIDA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder:DECODER"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; saida[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA31:ULA31" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA30" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA29" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA28" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA27" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA26" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA25" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA24" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA23" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA22" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA21" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA20" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA19" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA18" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA17" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA16" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA15" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA14" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA13" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA12" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA11" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA10" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA9" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA8" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA7" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA6" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA5" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA4" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA3" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA2" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULAMIPS|ULA30:ULA1" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico3x1:MUX_RT_RD_COMPONENTE" ;
+--------------+-------+----------+-------------------------------+
; Port         ; Type  ; Severity ; Details                       ;
+--------------+-------+----------+-------------------------------+
; entradac_mux ; Input ; Info     ; Stuck at GND                  ;
+--------------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ulactrl[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:PC" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; enable ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX5" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX4" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX3" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX2" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX1" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX0" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico2x1:MUX_DISPLAYS"                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; saida_mux[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2368                        ;
;     ENA               ; 2338                        ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 1595                        ;
;     arith             ; 60                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 17                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1530                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 84                          ;
;         4 data inputs ; 176                         ;
;         5 data inputs ; 113                         ;
;         6 data inputs ; 969                         ;
; boundary_port         ; 129                         ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 7.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 25 17:24:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_final -c MIPS_final
Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Info (12021): Found 2 design units, including 1 entities, in source file estendesinallui.vhd
    Info (12022): Found design unit 1: estendeSinalLui-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/estendeSinalLui.vhd Line: 15
    Info (12023): Found entity 1: estendeSinalLui File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/estendeSinalLui.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mips_final.vhd
    Info (12022): Found design unit 1: MIPS_final-arch_name File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 27
    Info (12023): Found entity 1: MIPS_final File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ulasomasub.vhd
    Info (12022): Found design unit 1: ULASomaSub-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULASomaSub.vhd Line: 14
    Info (12023): Found entity 1: ULASomaSub File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULASomaSub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA.vhd Line: 19
    Info (12023): Found entity 1: ULA File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadaconstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadaConstante.vhd Line: 19
    Info (12023): Found entity 1: somaConstante File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadaConstante.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rommips.vhd
    Info (12022): Found design unit 1: ROMMIPS-assincrona File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ROMMIPS.vhd Line: 16
    Info (12023): Found entity 1: ROMMIPS File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ROMMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rammips.vhd
    Info (12022): Found design unit 1: RAMMIPS-assincrona File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/RAMMIPS.vhd Line: 19
    Info (12023): Found entity 1: RAMMIPS File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/RAMMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico3x1.vhd
    Info (12022): Found design unit 1: muxGenerico3x1-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico3x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico3x1 File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico3x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd
    Info (12022): Found design unit 1: estendeSinalGenerico-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/estendeSinalGenerico.vhd Line: 17
    Info (12023): Found entity 1: estendeSinalGenerico File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/estendeSinalGenerico.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file edgedetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file deslocadorgenericorom.vhd
    Info (12022): Found design unit 1: deslocadorGenericoROM-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/deslocadorGenericoROM.vhd Line: 18
    Info (12023): Found entity 1: deslocadorGenericoROM File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/deslocadorGenericoROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd
    Info (12022): Found design unit 1: deslocadorGenerico-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/deslocadorGenerico.vhd Line: 18
    Info (12023): Found entity 1: deslocadorGenerico File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/deslocadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/decoder.vhd Line: 12
    Info (12023): Found entity 1: decoder File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoreg.vhd
    Info (12022): Found design unit 1: bancoReg-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/bancoReg.vhd Line: 30
    Info (12023): Found entity 1: bancoReg File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/bancoReg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico4x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico4x1 File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico_ula.vhd
    Info (12022): Found design unit 1: somadorGenerico_ula-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadorGenerico_ula.vhd Line: 12
    Info (12023): Found entity 1: somadorGenerico_ula File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/somadorGenerico_ula.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula30.vhd
    Info (12022): Found design unit 1: ULA30-arch_name File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA30.vhd Line: 14
    Info (12023): Found entity 1: ULA30 File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA30.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula31.vhd
    Info (12022): Found design unit 1: ULA31-arch_name File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA31.vhd Line: 14
    Info (12023): Found entity 1: ULA31 File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA31.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula_completa.vhd
    Info (12022): Found design unit 1: ULA_completa-componente File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA_completa.vhd Line: 19
    Info (12023): Found entity 1: ULA_completa File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA_completa.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd
    Info (12022): Found design unit 1: muxGenerico2x1_1bit-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico2x1_1bit.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1_1bit File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/muxGenerico2x1_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file unidade_controle_ula.vhd
    Info (12022): Found design unit 1: UNIDADE_CONTROLE_ULA-comportamento File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/UNIDADE_CONTROLE_ULA.vhd Line: 19
    Info (12023): Found entity 1: UNIDADE_CONTROLE_ULA File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/UNIDADE_CONTROLE_ULA.vhd Line: 5
Info (12127): Elaborating entity "MIPS_final" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MIPS_final.vhd(20): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at MIPS_final.vhd(40): used implicit default value for signal "RESET" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 40
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_DISPLAYS" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 77
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:DISPLAY_HEX0" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 84
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 131
Info (12128): Elaborating entity "UNIDADE_CONTROLE_ULA" for hierarchy "UNIDADE_CONTROLE_ULA:UNIDADE_CONTROLE_ULA" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 139
Info (12128): Elaborating entity "somaConstante" for hierarchy "somaConstante:SOMACONSTANTE" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 147
Info (12128): Elaborating entity "estendeSinalGenerico" for hierarchy "estendeSinalGenerico:ESTENDE_SINAL" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 153
Warning (10492): VHDL Process Statement warning at estendeSinalGenerico.vhd(21): signal "ori_andi" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/estendeSinalGenerico.vhd Line: 21
Info (12128): Elaborating entity "estendeSinalLui" for hierarchy "estendeSinalLui:ESTENDE_SINAL_LUI" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 160
Info (12128): Elaborating entity "deslocadorGenerico" for hierarchy "deslocadorGenerico:DESLOCADOR" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 166
Info (12128): Elaborating entity "deslocadorGenericoROM" for hierarchy "deslocadorGenericoROM:DESLOCADOR_ROM" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 172
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:SOMACONSTANTE_BEQ" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 178
Info (12128): Elaborating entity "muxGenerico3x1" for hierarchy "muxGenerico3x1:MUX_ULA_MEM_COMPONENTE" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 198
Info (12128): Elaborating entity "muxGenerico3x1" for hierarchy "muxGenerico3x1:MUX_RT_RD_COMPONENTE" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 206
Info (12128): Elaborating entity "ROMMIPS" for hierarchy "ROMMIPS:ROMMIPS" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 228
Warning (10541): VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ROMMIPS.vhd Line: 18
Info (12128): Elaborating entity "RAMMIPS" for hierarchy "RAMMIPS:RAMMIPS" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 234
Info (12128): Elaborating entity "bancoReg" for hierarchy "bancoReg:BANCO_REG" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 243
Info (12128): Elaborating entity "ULA_completa" for hierarchy "ULA_completa:ULAMIPS" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 255
Info (12128): Elaborating entity "ULA30" for hierarchy "ULA_completa:ULAMIPS|ULA30:ULA0" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA_completa.vhd Line: 55
Info (12128): Elaborating entity "muxGenerico2x1_1bit" for hierarchy "ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico2x1_1bit:MUX_B" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA30.vhd Line: 20
Info (12128): Elaborating entity "somadorGenerico_ula" for hierarchy "ULA_completa:ULAMIPS|ULA30:ULA0|somadorGenerico_ula:SOMADOR" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA30.vhd Line: 27
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "ULA_completa:ULAMIPS|ULA30:ULA0|muxGenerico4x1:MUX_SAIDA" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA30.vhd Line: 35
Info (12128): Elaborating entity "ULA31" for hierarchy "ULA_completa:ULAMIPS|ULA31:ULA31" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ULA_completa.vhd Line: 427
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:DECODER" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 264
Warning (10873): Using initial value X (don't care) for net "saida[2]" at decoder.vhd(8) File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/decoder.vhd Line: 8
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "bancoReg:BANCO_REG|registrador" is uninferred due to asynchronous read logic File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/bancoReg.vhd Line: 50
    Info (276007): RAM logic "RAMMIPS:RAMMIPS|memRAM" is uninferred due to asynchronous read logic File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/RAMMIPS.vhd Line: 22
    Info (276004): RAM logic "ROMMIPS:ROMMIPS|memROM" is uninferred due to inappropriate RAM size File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/ROMMIPS.vhd Line: 18
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/RAMcontent.mif" -- truncated remaining initial content value to fit RAM
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 512 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 18
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 19
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 19
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 19
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula18/MIPS_final_restored/MIPS_final.vhd Line: 19
Info (21057): Implemented 4034 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 114 output pins
    Info (21061): Implemented 3905 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Thu Nov 25 17:25:14 2021
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:53


