{'acc': {'CDeps': [[[]]],
         'CLines': [[None]],
         'Clocked': False,
         'DDeps': [['accx', 'sel']],
         'DLines': ['177:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273c1410>]},
 'acc0': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['accx']],
          'DLines': ['282:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276e0610>]},
 'acc1': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['accx']],
          'DLines': ['283:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276e07d0>]},
 'acc2': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['accx']],
          'DLines': ['284:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276e0990>]},
 'acc3': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['accx']],
          'DLines': ['285:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276e0b50>]},
 'accTran': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['pacc', 'sel', 'acc']],
             'DLines': ['203:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d273eda90>]},
 'accx': {'CDeps': [[[], ['rst'], ['cnt'], [], ['test', 'sel']],
                    [[],
                     ['rst'],
                     ['cnt'],
                     [],
                     ['test', 'sel'],
                     [],
                     ['synca']],
                    [[],
                     ['rst'],
                     ['cnt'],
                     [],
                     ['test', 'sel'],
                     [],
                     ['synca']]],
          'CLines': [[None, '252:C', '256:C', None, '257:C'],
                     [None, '252:C', '256:C', None, '257:C', None, '258:C'],
                     [None, '252:C', '256:C', None, '257:C', None, '258:C']],
          'Clocked': True,
          'DDeps': [[], ['acc', 'freqx'], []],
          'DLines': ['264:D', '261:D', '259:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de790>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de610>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de390>]},
 'br': {'CDeps': [[], [], []],
        'CLines': [[], [], []],
        'Clocked': False,
        'DDeps': [['ibr', 'bg'], ['ibr', 'bg'], ['ibr', 'bg'], ['ibr', 'bg']],
        'DLines': ['169:D', '170:D', '171:D', '172:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d273c4550>,
                        <pyverilog.vparser.ast.Assign object at 0x7f5d273c48d0>,
                        <pyverilog.vparser.ast.Assign object at 0x7f5d273c4c50>,
                        <pyverilog.vparser.ast.Assign object at 0x7f5d273c4fd0>]},
 'ibr': {'CDeps': [[[], ['rst'], ['cnt'], [], ['accTran', 'vtx']],
                   [[], ['rst'], ['cnt'], [], ['accTran', 'vtx']],
                   [[], ['rst']]],
         'CLines': [[None, '229:C', '232:C', None, '235:C'],
                    [None, '229:C', '232:C', None, '235:C'],
                    [None, '229:C']],
         'Clocked': True,
         'DDeps': [[], [], []],
         'DLines': ['236:D', '240:D', '230:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7a90>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7c90>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7490>]},
 'lfsr': {'CDeps': [[[], ['cnt', 'paccx', 'acc']]],
          'CLines': [[None, '246:C']],
          'Clocked': True,
          'DDeps': [['lfsrx', 'lfsrx', 'lfsrx']],
          'DLines': ['247:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276d1590>]},
 'lfsrx': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['lfsr', 'sel']],
           'DLines': ['185:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d273e9610>]},
 'msb': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['ringmod', 'sel', 'acc', 'pxacc23', 'acc']],
         'DLines': ['269:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276dea50>]},
 'o': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['out']],
       'DLines': ['280:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276e0450>]},
 'outputN': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['lfsrx']],
             'DLines': ['276:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276dab10>]},
 'outputP': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['acc', 'pwx']],
             'DLines': ['274:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276da450>]},
 'outputS': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['acc']],
             'DLines': ['275:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d276da7d0>]},
 'outputT': {'CDeps': [[[]]],
             'CLines': [[None]],
             'Clocked': False,
             'DDeps': [['msb', 'acc', 'acc']],
             'DLines': ['271:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276def10>]},
 'outputW': {'CDeps': [[[], ['rst'], ['ack']]],
             'CLines': [[None, '219:C', '223:C']],
             'Clocked': True,
             'DDeps': [['wave']],
             'DLines': ['224:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7210>]},
 'pacc': {'CDeps': [[[], ['rst'], ['cnt']]],
          'CLines': [[None, '208:C', '212:C']],
          'Clocked': True,
          'DDeps': [['acc']],
          'DLines': ['213:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273eb750>]},
 'paccx': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['pacc', 'sel']],
           'DLines': ['186:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d273e9910>]},
 'pxacc': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': False,
           'DDeps': [['accx', 'sel']],
           'DLines': ['189:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e9c50>]},
 'pxacc23': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['pxacc']],
             'DLines': ['190:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d273e9ed0>]},
 'pxacc23x': {'CDeps': [[[], ['cnt']]],
              'CLines': [[None, '195:C']],
              'Clocked': True,
              'DDeps': [['pxacc23']],
              'DLines': ['196:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273ed390>]},
 'sel': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['cnt']],
         'DLines': ['165:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d27803c90>]},
 'synca': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['pxacc23x', 'sel', 'pxacc23', 'sync', 'sel']],
           'DLines': ['198:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5d273ed710>]}}
