DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
]
instances [
(Instance
name "i_raw_dat_bank"
duLibraryName "readout_card"
duName "raw_dat_bank"
elements [
]
mwi 0
uid 407,0
)
(Instance
name "i_raw_dat_manager_data_path"
duLibraryName "readout_card"
duName "raw_dat_manager_data_path"
elements [
(GiElement
name "ADDR_WIDTH"
type "integer"
value "RAW_ADDR_WIDTH"
)
(GiElement
name "MAX_COUNT"
type "integer"
value "(2**13)-1"
)
]
mwi 0
uid 495,0
)
(Instance
name "i_raw_dat_manager_ctrl"
duLibraryName "readout_card"
duName "raw_dat_manager_ctrl"
elements [
]
mwi 0
uid 575,0
)
(Instance
name "i_coadd_dat_bank0"
duLibraryName "readout_card"
duName "coadd_storage"
elements [
]
mwi 0
uid 689,0
)
(Instance
name "i_coadd_dat_bank1"
duLibraryName "readout_card"
duName "coadd_storage"
elements [
]
mwi 0
uid 781,0
)
(Instance
name "i_intgrl_dat_bank0"
duLibraryName "readout_card"
duName "coadd_storage"
elements [
]
mwi 0
uid 873,0
)
(Instance
name "i_intgrl_dat_bank1"
duLibraryName "readout_card"
duName "coadd_storage"
elements [
]
mwi 0
uid 958,0
)
(Instance
name "i_coadd_manager_data_path"
duLibraryName "readout_card"
duName "coadd_manager_data_path"
elements [
(GiElement
name "MAX_COUNT"
type "integer"
value "TOTAL_ROW_NO"
)
(GiElement
name "MAX_SHIFT"
type "integer"
value "ADC_LATENCY+1"
)
]
mwi 0
uid 1095,0
)
(Instance
name "i_coadd_dynamic_manager_ctrl"
duLibraryName "readout_card"
duName "coadd_dynamic_manager_ctrl"
elements [
(GiElement
name "COADD_DONE_MAX_COUNT"
type "integer"
value "FSFB_DONE_DLY+1"
)
(GiElement
name "MAX_SHIFT"
type "integer"
value "ADC_LATENCY+1"
)
]
mwi 0
uid 1301,0
)
(Instance
name "i_dynamic_manager_data_path"
duLibraryName "readout_card"
duName "dynamic_manager_data_path"
elements [
(GiElement
name "MAX_SHIFT"
type "integer"
value "ADC_LATENCY+1"
)
]
mwi 0
uid 1536,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\adc_sample_coadd\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\adc_sample_coadd\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\adc_sample_coadd"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\adc_sample_coadd"
)
(vvPair
variable "date"
value "10/29/2004"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "adc_sample_coadd"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "adc_sample_coadd"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\adc_sample_coadd\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\adc_sample_coadd\\struct.bd"
)
(vvPair
variable "project_name"
value "mce"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "15:47:59"
)
(vvPair
variable "unit"
value "adc_sample_coadd"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
optionalChildren [
*1 (Net
uid 9,0
optionalChildren [
*2 (Property
uid 11,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- Signals name change from outside the block
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "raw_dat"
type "std_logic_vector"
bounds "(RAW_DAT_WIDTH-1 downto 0)"
orderNo 1
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,69375,57500,72575"
st "-----------------------------------------------------------------------------
  -- Signals name change from outside the block
  -----------------------------------------------------------------------------
SIGNAL raw_dat                   : std_logic_vector(RAW_DAT_WIDTH-1 downto 0)
"
)
)
*3 (Net
uid 12,0
optionalChildren [
*4 (Property
uid 14,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- Signals name change to ouside of the block
  -----------------------------------------------------------------------------
  
  -----------------------------------------------------------------------------
  -- signals from raw_dat_bank
  -----------------------------------------------------------------------------

  
  -----------------------------------------------------------------------------
  -- signals from raw_dat_manager_data_path 
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "raw_write_addr"
type "std_logic_vector"
bounds "(RAW_ADDR_WIDTH-1 downto 0)"
orderNo 2
declText (MLText
uid 13,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,72575,57500,82975"
st "-----------------------------------------------------------------------------
  -- Signals name change to ouside of the block
  -----------------------------------------------------------------------------
  
  -----------------------------------------------------------------------------
  -- signals from raw_dat_bank
  -----------------------------------------------------------------------------

  
  -----------------------------------------------------------------------------
  -- signals from raw_dat_manager_data_path 
  -----------------------------------------------------------------------------
SIGNAL raw_write_addr            : std_logic_vector(RAW_ADDR_WIDTH-1 downto 0)
"
)
)
*5 (Net
uid 15,0
optionalChildren [
*6 (Property
uid 17,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- signals from raw_dat_manager_ctrl
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "clr_raw_addr_index"
type "std_logic"
orderNo 3
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,82975,57500,86175"
st "-----------------------------------------------------------------------------
  -- signals from raw_dat_manager_ctrl
  -----------------------------------------------------------------------------
SIGNAL clr_raw_addr_index        : std_logic
"
)
)
*7 (Net
uid 18,0
name "raw_wren"
type "std_logic"
orderNo 4
declText (MLText
uid 19,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,86175,40000,86975"
st "SIGNAL raw_wren                  : std_logic
"
)
)
*8 (Net
uid 20,0
optionalChildren [
*9 (Property
uid 22,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- signals from coadd storage bank 0 and 1
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "coadd_dat_porta_bank0"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 5
declText (MLText
uid 21,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,86975,57500,90175"
st "-----------------------------------------------------------------------------
  -- signals from coadd storage bank 0 and 1
  -----------------------------------------------------------------------------
SIGNAL coadd_dat_porta_bank0     : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*10 (Net
uid 23,0
name "coadd_dat_portb_bank0"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 6
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,90175,57500,90975"
st "SIGNAL coadd_dat_portb_bank0     : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*11 (Net
uid 25,0
name "coadd_dat_porta_bank1"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 7
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,90975,57500,91775"
st "SIGNAL coadd_dat_porta_bank1     : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*12 (Net
uid 27,0
name "coadd_dat_portb_bank1"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 8
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,91775,57500,92575"
st "SIGNAL coadd_dat_portb_bank1     : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*13 (Net
uid 29,0
optionalChildren [
*14 (Property
uid 31,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- signlas from dynamic data storage bank 0 and 1
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "intgrl_dat_portb_bank0"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 9
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,92575,57500,95775"
st "-----------------------------------------------------------------------------
  -- signlas from dynamic data storage bank 0 and 1
  -----------------------------------------------------------------------------
SIGNAL intgrl_dat_portb_bank0    : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*15 (Net
uid 32,0
name "intgrl_dat_portb_bank1"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 10
declText (MLText
uid 33,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,95775,57500,96575"
st "SIGNAL intgrl_dat_portb_bank1    : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*16 (Net
uid 34,0
optionalChildren [
*17 (Property
uid 36,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- signals from coadd_manager_data_path
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "adc_coadd_en_5delay"
type "std_logic"
orderNo 11
declText (MLText
uid 35,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,96575,57500,99775"
st "-----------------------------------------------------------------------------
  -- signals from coadd_manager_data_path
  -----------------------------------------------------------------------------
SIGNAL adc_coadd_en_5delay       : std_logic
"
)
)
*18 (Net
uid 37,0
name "adc_coadd_en_4delay"
type "std_logic"
orderNo 12
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,99775,40000,100575"
st "SIGNAL adc_coadd_en_4delay       : std_logic
"
)
)
*19 (Net
uid 39,0
name "samples_coadd_reg"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 13
declText (MLText
uid 40,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,100575,57500,101375"
st "SIGNAL samples_coadd_reg         : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*20 (Net
uid 41,0
name "coadd_write_addr"
type "std_logic_vector"
bounds "(COADD_ADDR_WIDTH-1 downto 0)"
orderNo 14
declText (MLText
uid 42,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,101375,58000,102175"
st "SIGNAL coadd_write_addr          : std_logic_vector(COADD_ADDR_WIDTH-1 downto 0)
"
)
)
*21 (Net
uid 43,0
optionalChildren [
*22 (Property
uid 45,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- signals from coadd_dynamic_manager_ctrl
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "clr_samples_coadd_reg"
type "std_logic"
orderNo 15
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,102175,57500,105375"
st "-----------------------------------------------------------------------------
  -- signals from coadd_dynamic_manager_ctrl
  -----------------------------------------------------------------------------
SIGNAL clr_samples_coadd_reg     : std_logic
"
)
)
*23 (Net
uid 46,0
name "address_count_en"
type "std_logic"
orderNo 16
declText (MLText
uid 47,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,105375,40000,106175"
st "SIGNAL address_count_en          : std_logic
"
)
)
*24 (Net
uid 48,0
name "clr_address_count"
type "std_logic"
orderNo 17
declText (MLText
uid 49,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,106175,40000,106975"
st "SIGNAL clr_address_count         : std_logic
"
)
)
*25 (Net
uid 50,0
name "wren_bank0"
type "std_logic"
orderNo 18
declText (MLText
uid 51,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,106975,40000,107775"
st "SIGNAL wren_bank0                : std_logic
"
)
)
*26 (Net
uid 52,0
name "wren_bank1"
type "std_logic"
orderNo 19
declText (MLText
uid 53,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,107775,40000,108575"
st "SIGNAL wren_bank1                : std_logic
"
)
)
*27 (Net
uid 54,0
name "wren_for_fsfb"
type "std_logic"
orderNo 20
declText (MLText
uid 55,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,108575,40000,109375"
st "SIGNAL wren_for_fsfb             : std_logic
"
)
)
*28 (Net
uid 56,0
name "current_bank"
type "std_logic"
orderNo 21
declText (MLText
uid 57,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,109375,40000,110175"
st "SIGNAL current_bank              : std_logic
"
)
)
*29 (Net
uid 58,0
optionalChildren [
*30 (Property
uid 60,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- signals from dynamic_dat_manager_data_path
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "integral_result"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 22
declText (MLText
uid 59,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,110175,57500,113375"
st "-----------------------------------------------------------------------------
  -- signals from dynamic_dat_manager_data_path
  -----------------------------------------------------------------------------
SIGNAL integral_result           : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*31 (PortIoIn
uid 61,0
shape (CompositeShape
uid 62,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63,0
sl 0
ro 270
xt "-4000,14625,-2500,15375"
)
(Line
uid 64,0
sl 0
ro 270
xt "-2500,15000,-2000,15000"
pts [
"-2500,15000"
"-2000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66,0
va (VaSet
)
xt "-8200,14500,-5000,15500"
st "adc_dat_i"
ju 2
blo "-5000,15300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 67,0
name "adc_dat_i"
type "std_logic_vector"
bounds "(ADC_DAT_WIDTH-1 downto 0)"
orderNo 23
declText (MLText
uid 68,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,47375,53000,48175"
st "adc_dat_i                 : std_logic_vector(ADC_DAT_WIDTH-1 downto 0)
"
)
)
*33 (PortIoIn
uid 75,0
shape (CompositeShape
uid 76,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 77,0
sl 0
ro 270
xt "-4000,3625,-2500,4375"
)
(Line
uid 78,0
sl 0
ro 270
xt "-2500,4000,-2000,4000"
pts [
"-2500,4000"
"-2000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80,0
va (VaSet
)
xt "-8200,3500,-5000,4500"
st "adc_ovr_i"
ju 2
blo "-5000,4300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 81,0
name "adc_ovr_i"
type "std_logic"
orderNo 24
declText (MLText
uid 82,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,48175,36000,48975"
st "adc_ovr_i                 : std_logic
"
)
)
*35 (PortIoIn
uid 89,0
shape (CompositeShape
uid 90,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91,0
sl 0
ro 270
xt "-4000,2625,-2500,3375"
)
(Line
uid 92,0
sl 0
ro 270
xt "-2500,3000,-2000,3000"
pts [
"-2500,3000"
"-2000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 93,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "-8200,2500,-5000,3500"
st "adc_rdy_i"
ju 2
blo "-5000,3300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 95,0
name "adc_rdy_i"
type "std_logic"
orderNo 25
declText (MLText
uid 96,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,48975,36000,49775"
st "adc_rdy_i                 : std_logic
"
)
)
*37 (PortIoOut
uid 103,0
shape (CompositeShape
uid 104,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 105,0
sl 0
ro 270
xt "120500,4625,122000,5375"
)
(Line
uid 106,0
sl 0
ro 270
xt "120000,5000,120500,5000"
pts [
"120000,5000"
"120500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 107,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
)
xt "123000,4500,126300,5500"
st "adc_clk_o"
blo "123000,5300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 109,0
name "adc_clk_o"
type "std_logic"
orderNo 26
declText (MLText
uid 110,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,49775,36000,50575"
st "adc_clk_o                 : std_logic
"
)
)
*39 (PortIoIn
uid 117,0
shape (CompositeShape
uid 118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 119,0
sl 0
ro 270
xt "-4000,13625,-2500,14375"
)
(Line
uid 120,0
sl 0
ro 270
xt "-2500,14000,-2000,14000"
pts [
"-2500,14000"
"-2000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 121,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122,0
va (VaSet
)
xt "-7700,13500,-5000,14500"
st "clk_50_i"
ju 2
blo "-5000,14300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 123,0
name "clk_50_i"
type "std_logic"
orderNo 27
declText (MLText
uid 124,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,50575,36000,51375"
st "clk_50_i                  : std_logic
"
)
)
*41 (PortIoIn
uid 131,0
shape (CompositeShape
uid 132,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 133,0
sl 0
ro 270
xt "-4000,15625,-2500,16375"
)
(Line
uid 134,0
sl 0
ro 270
xt "-2500,16000,-2000,16000"
pts [
"-2500,16000"
"-2000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 135,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "-6500,15500,-5000,16500"
st "rst_i"
ju 2
blo "-5000,16300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 137,0
name "rst_i"
type "std_logic"
orderNo 28
declText (MLText
uid 138,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,51375,36000,52175"
st "rst_i                     : std_logic
"
)
)
*43 (PortIoIn
uid 145,0
shape (CompositeShape
uid 146,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 147,0
sl 0
ro 270
xt "-4000,39625,-2500,40375"
)
(Line
uid 148,0
sl 0
ro 270
xt "-2500,40000,-2000,40000"
pts [
"-2500,40000"
"-2000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 149,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
)
xt "-11200,39500,-5000,40500"
st "adc_coadd_en_i"
ju 2
blo "-5000,40300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 151,0
name "adc_coadd_en_i"
type "std_logic"
orderNo 29
declText (MLText
uid 152,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,52175,36000,52975"
st "adc_coadd_en_i            : std_logic
"
)
)
*45 (PortIoIn
uid 159,0
shape (CompositeShape
uid 160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 161,0
sl 0
ro 270
xt "5000,22625,6500,23375"
)
(Line
uid 162,0
sl 0
ro 270
xt "6500,23000,7000,23000"
pts [
"6500,23000"
"7000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "-6100,22500,4000,23500"
st "restart_frame_1row_prev_i"
ju 2
blo "4000,23300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 165,0
name "restart_frame_1row_prev_i"
type "std_logic"
orderNo 30
declText (MLText
uid 166,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,52975,36000,53775"
st "restart_frame_1row_prev_i : std_logic
"
)
)
*47 (PortIoIn
uid 173,0
shape (CompositeShape
uid 174,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 175,0
sl 0
ro 270
xt "-4000,16625,-2500,17375"
)
(Line
uid 176,0
sl 0
ro 270
xt "-2500,17000,-2000,17000"
pts [
"-2500,17000"
"-2000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 177,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 178,0
va (VaSet
)
xt "-14200,16500,-5000,17500"
st "restart_frame_aligned_i"
ju 2
blo "-5000,17300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 179,0
name "restart_frame_aligned_i"
type "std_logic"
orderNo 31
declText (MLText
uid 180,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,53775,36000,54575"
st "restart_frame_aligned_i   : std_logic
"
)
)
*49 (PortIoIn
uid 187,0
shape (CompositeShape
uid 188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 189,0
sl 0
ro 270
xt "5000,23625,6500,24375"
)
(Line
uid 190,0
sl 0
ro 270
xt "6500,24000,7000,24000"
pts [
"6500,24000"
"7000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "-1100,23500,4000,24500"
st "row_switch_i"
ju 2
blo "4000,24300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 193,0
name "row_switch_i"
type "std_logic"
orderNo 32
declText (MLText
uid 194,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,54575,36000,55375"
st "row_switch_i              : std_logic
"
)
)
*51 (PortIoIn
uid 201,0
shape (CompositeShape
uid 202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 203,0
sl 0
ro 270
xt "156000,-375,157500,375"
)
(Line
uid 204,0
sl 0
ro 270
xt "157500,0,158000,0"
pts [
"157500,0"
"158000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "148000,-500,155000,500"
st "initialize_window_i"
ju 2
blo "155000,300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 207,0
name "initialize_window_i"
type "std_logic"
orderNo 33
declText (MLText
uid 208,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,55375,36000,56175"
st "initialize_window_i       : std_logic
"
)
)
*53 (PortIoIn
uid 215,0
shape (CompositeShape
uid 216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 217,0
sl 0
ro 270
xt "-4000,17625,-2500,18375"
)
(Line
uid 218,0
sl 0
ro 270
xt "-2500,18000,-2000,18000"
pts [
"-2500,18000"
"-2000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
)
xt "-11100,17500,-5000,18500"
st "coadded_addr_i"
ju 2
blo "-5000,18300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 221,0
name "coadded_addr_i"
type "std_logic_vector"
bounds "(COADD_ADDR_WIDTH-1 downto 0)"
orderNo 34
declText (MLText
uid 222,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,56175,54500,56975"
st "coadded_addr_i            : std_logic_vector(COADD_ADDR_WIDTH-1 downto 0)
"
)
)
*55 (PortIoOut
uid 229,0
shape (CompositeShape
uid 230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 231,0
sl 0
ro 270
xt "120500,5625,122000,6375"
)
(Line
uid 232,0
sl 0
ro 270
xt "120000,6000,120500,6000"
pts [
"120000,6000"
"120500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
)
xt "123000,5500,128800,6500"
st "coadded_dat_o"
blo "123000,6300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 235,0
name "coadded_dat_o"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 35
declText (MLText
uid 236,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,56975,54000,57775"
st "coadded_dat_o             : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*57 (PortIoIn
uid 243,0
shape (CompositeShape
uid 244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 245,0
sl 0
ro 270
xt "229000,31625,230500,32375"
)
(Line
uid 246,0
sl 0
ro 270
xt "230500,32000,231000,32000"
pts [
"230500,32000"
"231000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
)
xt "223500,31500,228000,32500"
st "raw_addr_i"
ju 2
blo "228000,32300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 249,0
name "raw_addr_i"
type "std_logic_vector"
bounds "(RAW_ADDR_WIDTH-1 downto 0)"
orderNo 36
declText (MLText
uid 250,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,57775,53500,58575"
st "raw_addr_i                : std_logic_vector(RAW_ADDR_WIDTH-1 downto 0)
"
)
)
*59 (PortIoOut
uid 257,0
shape (CompositeShape
uid 258,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 259,0
sl 0
ro 270
xt "241500,30625,243000,31375"
)
(Line
uid 260,0
sl 0
ro 270
xt "241000,31000,241500,31000"
pts [
"241000,31000"
"241500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 261,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
)
xt "244000,30500,247400,31500"
st "raw_dat_o"
blo "244000,31300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 263,0
name "raw_dat_o"
type "std_logic_vector"
bounds "(RAW_DAT_WIDTH-1 downto 0)"
orderNo 37
declText (MLText
uid 264,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,58575,53000,59375"
st "raw_dat_o                 : std_logic_vector(RAW_DAT_WIDTH-1 downto 0)
"
)
)
*61 (PortIoIn
uid 271,0
shape (CompositeShape
uid 272,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 273,0
sl 0
ro 270
xt "192000,23625,193500,24375"
)
(Line
uid 274,0
sl 0
ro 270
xt "193500,24000,194000,24000"
pts [
"193500,24000"
"194000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 275,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
)
xt "187600,23500,191000,24500"
st "raw_req_i"
ju 2
blo "191000,24300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 277,0
name "raw_req_i"
type "std_logic"
orderNo 38
declText (MLText
uid 278,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,59375,36000,60175"
st "raw_req_i                 : std_logic
"
)
)
*63 (PortIoOut
uid 285,0
shape (CompositeShape
uid 286,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 287,0
sl 0
ro 270
xt "218500,22625,220000,23375"
)
(Line
uid 288,0
sl 0
ro 270
xt "218000,23000,218500,23000"
pts [
"218000,23000"
"218500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 289,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 290,0
va (VaSet
)
xt "221000,22500,224500,23500"
st "raw_ack_o"
blo "221000,23300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 291,0
name "raw_ack_o"
type "std_logic"
orderNo 39
declText (MLText
uid 292,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,60175,36000,60975"
st "raw_ack_o                 : std_logic
"
)
)
*65 (PortIoOut
uid 299,0
shape (CompositeShape
uid 300,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 301,0
sl 0
ro 270
xt "33500,22625,35000,23375"
)
(Line
uid 302,0
sl 0
ro 270
xt "33000,23000,33500,23000"
pts [
"33000,23000"
"33500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 303,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 304,0
va (VaSet
)
xt "36000,22500,41600,23500"
st "coadd_done_o"
blo "36000,23300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 305,0
name "coadd_done_o"
type "std_logic"
orderNo 40
declText (MLText
uid 306,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,60975,36000,61775"
st "coadd_done_o              : std_logic
"
)
)
*67 (PortIoOut
uid 313,0
shape (CompositeShape
uid 314,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 315,0
sl 0
ro 270
xt "182500,-375,184000,375"
)
(Line
uid 316,0
sl 0
ro 270
xt "182000,0,182500,0"
pts [
"182000,0"
"182500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 317,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "185000,-500,192800,500"
st "current_coadd_dat_o"
blo "185000,300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 319,0
name "current_coadd_dat_o"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 41
declText (MLText
uid 320,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,61775,54000,62575"
st "current_coadd_dat_o       : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*69 (PortIoOut
uid 327,0
shape (CompositeShape
uid 328,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 329,0
sl 0
ro 270
xt "182500,625,184000,1375"
)
(Line
uid 330,0
sl 0
ro 270
xt "182000,1000,182500,1000"
pts [
"182000,1000"
"182500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 331,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332,0
va (VaSet
)
xt "185000,500,191800,1500"
st "current_diff_dat_o"
blo "185000,1300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 333,0
name "current_diff_dat_o"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 42
declText (MLText
uid 334,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,62575,54000,63375"
st "current_diff_dat_o        : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*71 (PortIoOut
uid 341,0
shape (CompositeShape
uid 342,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 343,0
sl 0
ro 270
xt "182500,1625,184000,2375"
)
(Line
uid 344,0
sl 0
ro 270
xt "182000,2000,182500,2000"
pts [
"182000,2000"
"182500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 345,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "185000,1500,193800,2500"
st "current_integral_dat_o"
blo "185000,2300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 347,0
name "current_integral_dat_o"
type "std_logic_vector"
bounds "(COADD_DAT_WIDTH-1 downto 0)"
orderNo 43
declText (MLText
uid 348,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,63375,54000,64175"
st "current_integral_dat_o    : std_logic_vector(COADD_DAT_WIDTH-1 downto 0)
"
)
)
*73 (PortIoIn
uid 355,0
shape (CompositeShape
uid 356,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 357,0
sl 0
ro 270
xt "49000,22625,50500,23375"
)
(Line
uid 358,0
sl 0
ro 270
xt "50500,23000,51000,23000"
pts [
"50500,23000"
"51000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 359,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "41800,22500,48000,23500"
st "adc_offset_dat_i"
ju 2
blo "48000,23300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 361,0
name "adc_offset_dat_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 44
declText (MLText
uid 362,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,64175,56500,64975"
st "adc_offset_dat_i          : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*75 (PortIoOut
uid 369,0
shape (CompositeShape
uid 370,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 371,0
sl 0
ro 270
xt "76500,22625,78000,23375"
)
(Line
uid 372,0
sl 0
ro 270
xt "76000,23000,76500,23000"
pts [
"76000,23000"
"76500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 373,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 374,0
va (VaSet
)
xt "79000,22500,85500,23500"
st "adc_offset_adr_o"
blo "79000,23300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 375,0
name "adc_offset_adr_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 45
declText (MLText
uid 376,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,64975,57000,65775"
st "adc_offset_adr_o          : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*77 (SaComponent
uid 407,0
optionalChildren [
*78 (CptPort
uid 416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,33625,233000,34375"
)
n "data"
t "std_logic_vector"
b "(15 downto 0)"
o 1
r 1
tg (CPTG
uid 418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 419,0
va (VaSet
)
xt "234000,33500,235400,34500"
st "data"
blo "234000,34300"
)
)
)
*79 (CptPort
uid 420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,32625,233000,33375"
)
n "wren"
t "STD_LOGIC"
i "'1'"
o 2
r 2
tg (CPTG
uid 422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "234000,32500,235600,33500"
st "wren"
blo "234000,33300"
)
)
)
*80 (CptPort
uid 424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,34625,233000,35375"
)
n "wraddress"
t "std_logic_vector"
b "(12 downto 0)"
o 3
r 3
tg (CPTG
uid 426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 427,0
va (VaSet
)
xt "234000,34500,237500,35500"
st "wraddress"
blo "234000,35300"
)
)
)
*81 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,31625,233000,32375"
)
n "rdaddress"
t "std_logic_vector"
b "(12 downto 0)"
o 4
r 4
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
)
xt "234000,31500,237400,32500"
st "rdaddress"
blo "234000,32300"
)
)
)
*82 (CptPort
uid 432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,30625,233000,31375"
)
n "clock"
t "STD_LOGIC"
o 5
r 5
tg (CPTG
uid 434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 435,0
va (VaSet
)
xt "234000,30500,235700,31500"
st "clock"
blo "234000,31300"
)
)
)
*83 (CptPort
uid 436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239000,30625,239750,31375"
)
n "q"
t "std_logic_vector"
b "(15 downto 0)"
m 1
o 6
r 6
tg (CPTG
uid 438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 439,0
va (VaSet
)
xt "237500,30500,238000,31500"
st "q"
ju 2
blo "238000,31300"
)
)
)
*84 (CommentText
uid 476,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 477,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "238000,36000,253000,40000"
)
text (MLText
uid 478,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "238200,36200,253100,40200"
st "
---------------------------------------------------------------------------
   Instantiation of the Raw data bank
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 408,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "233000,30000,239000,36000"
)
ttg (MlTextGroup
uid 409,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 410,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "232800,35000,238500,36000"
st "readout_card"
blo "232800,35800"
)
*86 (Text
uid 411,0
va (VaSet
font "Arial,8,1"
)
xt "232800,36000,238600,37000"
st "raw_dat_bank"
blo "232800,36800"
)
*87 (Text
uid 412,0
va (VaSet
font "Arial,8,1"
)
xt "232800,37000,239200,38000"
st "i_raw_dat_bank"
blo "232800,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 413,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 414,0
text (MLText
uid 415,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "226900,21500,226900,21500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*88 (SaComponent
uid 495,0
optionalChildren [
*89 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "229250,22625,230000,23375"
)
n "rst_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "231000,22500,232500,23500"
st "rst_i"
blo "231000,23300"
)
)
)
*90 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "229250,24625,230000,25375"
)
n "clk_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "231000,24500,232500,25500"
st "clk_i"
blo "231000,25300"
)
)
)
*91 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "229250,23625,230000,24375"
)
n "clr_index_i"
t "std_logic"
o 3
r 3
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "231000,23500,235400,24500"
st "clr_index_i"
blo "231000,24300"
)
)
)
*92 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242000,24625,242750,25375"
)
n "addr_index_o"
t "std_logic_vector"
b "(ADDR_WIDTH-1 downto 0)"
m 1
o 4
r 4
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "235800,24500,241000,25500"
st "addr_index_o"
ju 2
blo "241000,25300"
)
)
)
*93 (CommentText
uid 544,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 545,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "236500,27000,251500,31000"
)
text (MLText
uid 546,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "236700,27200,251500,31200"
st "
---------------------------------------------------------------------------
   Instantiation of Raw Data Manager Data Path
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 496,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "230000,22000,242000,26000"
)
ttg (MlTextGroup
uid 497,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 498,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "229850,25000,235550,26000"
st "readout_card"
blo "229850,25800"
)
*95 (Text
uid 499,0
va (VaSet
font "Arial,8,1"
)
xt "229850,26000,241550,27000"
st "raw_dat_manager_data_path"
blo "229850,26800"
)
*96 (Text
uid 500,0
va (VaSet
font "Arial,8,1"
)
xt "229850,27000,242150,28000"
st "i_raw_dat_manager_data_path"
blo "229850,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 501,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 502,0
text (MLText
uid 503,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "222450,11900,245950,13500"
st "ADDR_WIDTH = RAW_ADDR_WIDTH    ( integer ) 
MAX_COUNT  = (2**13)-1         ( integer ) 
"
)
header ""
)
elements [
(GiElement
name "ADDR_WIDTH"
type "integer"
value "RAW_ADDR_WIDTH"
)
(GiElement
name "MAX_COUNT"
type "integer"
value "(2**13)-1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*97 (SaComponent
uid 575,0
optionalChildren [
*98 (CptPort
uid 584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,25625,196000,26375"
)
n "rst_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 587,0
va (VaSet
)
xt "197000,25500,198500,26500"
st "rst_i"
blo "197000,26300"
)
)
)
*99 (CptPort
uid 588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,24625,196000,25375"
)
n "clk_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 591,0
va (VaSet
)
xt "197000,24500,198500,25500"
st "clk_i"
blo "197000,25300"
)
)
)
*100 (CptPort
uid 592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,22625,196000,23375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 3
r 3
tg (CPTG
uid 594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 595,0
va (VaSet
)
xt "197000,22500,206200,23500"
st "restart_frame_aligned_i"
blo "197000,23300"
)
)
)
*101 (CptPort
uid 596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,23625,196000,24375"
)
n "raw_req_i"
t "std_logic"
o 4
r 4
tg (CPTG
uid 598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "197000,23500,200400,24500"
st "raw_req_i"
blo "197000,24300"
)
)
)
*102 (CptPort
uid 600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "216000,23625,216750,24375"
)
n "clr_raw_addr_index_o"
t "std_logic"
m 1
o 5
r 5
tg (CPTG
uid 602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 603,0
va (VaSet
)
xt "206500,23500,215000,24500"
st "clr_raw_addr_index_o"
ju 2
blo "215000,24300"
)
)
)
*103 (CptPort
uid 604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "216000,25625,216750,26375"
)
n "raw_wren_o"
t "std_logic"
m 1
o 6
r 6
tg (CPTG
uid 606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 607,0
va (VaSet
)
xt "210200,25500,215000,26500"
st "raw_wren_o"
ju 2
blo "215000,26300"
)
)
)
*104 (CptPort
uid 608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "216000,22625,216750,23375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 7
r 7
tg (CPTG
uid 610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
)
xt "211500,22500,215000,23500"
st "raw_ack_o"
ju 2
blo "215000,23300"
)
)
)
*105 (CommentText
uid 654,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 655,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "206500,27000,221500,31000"
)
text (MLText
uid 656,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "206700,27200,221500,31200"
st "
---------------------------------------------------------------------------
   Instantiation of Raw Data Manager Controller
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 576,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "196000,22000,216000,27000"
)
ttg (MlTextGroup
uid 577,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 578,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "201100,26000,206800,27000"
st "readout_card"
blo "201100,26800"
)
*107 (Text
uid 579,0
va (VaSet
font "Arial,8,1"
)
xt "201100,27000,210300,28000"
st "raw_dat_manager_ctrl"
blo "201100,27800"
)
*108 (Text
uid 580,0
va (VaSet
font "Arial,8,1"
)
xt "201100,28000,210900,29000"
st "i_raw_dat_manager_ctrl"
blo "201100,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 581,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 582,0
text (MLText
uid 583,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "189700,14000,189700,14000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*109 (SaComponent
uid 689,0
optionalChildren [
*110 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,3625,92000,4375"
)
n "data"
t "std_logic_vector"
b "(31 downto 0)"
o 1
r 1
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "93000,3500,94400,4500"
st "data"
blo "93000,4300"
)
)
)
*111 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,4625,92000,5375"
)
n "wraddress"
t "std_logic_vector"
b "(5 downto 0)"
o 2
r 2
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "93000,4500,96500,5500"
st "wraddress"
blo "93000,5300"
)
)
)
*112 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,8625,92000,9375"
)
n "rdaddress_a"
t "std_logic_vector"
b "(5 downto 0)"
o 3
r 3
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "93000,8500,98000,9500"
st "rdaddress_a"
blo "93000,9300"
)
)
)
*113 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,6625,92000,7375"
)
n "rdaddress_b"
t "std_logic_vector"
b "(5 downto 0)"
o 4
r 4
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
)
xt "93000,6500,98000,7500"
st "rdaddress_b"
blo "93000,7300"
)
)
)
*114 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,5625,92000,6375"
)
n "wren"
t "STD_LOGIC"
i "'1'"
o 5
r 5
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "93000,5500,94600,6500"
st "wren"
blo "93000,6300"
)
)
)
*115 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,7625,92000,8375"
)
n "clock"
t "STD_LOGIC"
o 6
r 6
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "93000,7500,94700,8500"
st "clock"
blo "93000,8300"
)
)
)
*116 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,4625,100750,5375"
)
n "qa"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "98100,4500,99000,5500"
st "qa"
ju 2
blo "99000,5300"
)
)
)
*117 (CptPort
uid 726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,3625,100750,4375"
)
n "qb"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 8
r 8
tg (CPTG
uid 728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 729,0
va (VaSet
)
xt "98100,3500,99000,4500"
st "qb"
ju 2
blo "99000,4300"
)
)
)
*118 (CommentText
uid 778,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 779,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "97000,10000,112000,14000"
)
text (MLText
uid 780,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "97200,10200,112100,14200"
st "
---------------------------------------------------------------------------
   Instantiation of Coadd Data Bank 0
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 690,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,3000,100000,10000"
)
ttg (MlTextGroup
uid 691,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 692,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "92050,9000,97750,10000"
st "readout_card"
blo "92050,9800"
)
*120 (Text
uid 693,0
va (VaSet
font "Arial,8,1"
)
xt "92050,10000,98350,11000"
st "coadd_storage"
blo "92050,10800"
)
*121 (Text
uid 694,0
va (VaSet
font "Arial,8,1"
)
xt "92050,11000,99950,12000"
st "i_coadd_dat_bank0"
blo "92050,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 695,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 696,0
text (MLText
uid 697,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86150,-6000,86150,-6000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*122 (SaComponent
uid 781,0
optionalChildren [
*123 (CptPort
uid 790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,22625,92000,23375"
)
n "data"
t "std_logic_vector"
b "(31 downto 0)"
o 1
r 1
tg (CPTG
uid 792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 793,0
va (VaSet
)
xt "93000,22500,94400,23500"
st "data"
blo "93000,23300"
)
)
)
*124 (CptPort
uid 794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,23625,92000,24375"
)
n "wraddress"
t "std_logic_vector"
b "(5 downto 0)"
o 2
r 2
tg (CPTG
uid 796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 797,0
va (VaSet
)
xt "93000,23500,96500,24500"
st "wraddress"
blo "93000,24300"
)
)
)
*125 (CptPort
uid 798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,27625,92000,28375"
)
n "rdaddress_a"
t "std_logic_vector"
b "(5 downto 0)"
o 3
r 3
tg (CPTG
uid 800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 801,0
va (VaSet
)
xt "93000,27500,98000,28500"
st "rdaddress_a"
blo "93000,28300"
)
)
)
*126 (CptPort
uid 802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,25625,92000,26375"
)
n "rdaddress_b"
t "std_logic_vector"
b "(5 downto 0)"
o 4
r 4
tg (CPTG
uid 804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 805,0
va (VaSet
)
xt "93000,25500,98000,26500"
st "rdaddress_b"
blo "93000,26300"
)
)
)
*127 (CptPort
uid 806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,24625,92000,25375"
)
n "wren"
t "STD_LOGIC"
i "'1'"
o 5
r 5
tg (CPTG
uid 808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 809,0
va (VaSet
)
xt "93000,24500,94600,25500"
st "wren"
blo "93000,25300"
)
)
)
*128 (CptPort
uid 810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,26625,92000,27375"
)
n "clock"
t "STD_LOGIC"
o 6
r 6
tg (CPTG
uid 812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 813,0
va (VaSet
)
xt "93000,26500,94700,27500"
st "clock"
blo "93000,27300"
)
)
)
*129 (CptPort
uid 814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,23625,100750,24375"
)
n "qa"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 817,0
va (VaSet
)
xt "98100,23500,99000,24500"
st "qa"
ju 2
blo "99000,24300"
)
)
)
*130 (CptPort
uid 818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,22625,100750,23375"
)
n "qb"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 8
r 8
tg (CPTG
uid 820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 821,0
va (VaSet
)
xt "98100,22500,99000,23500"
st "qb"
ju 2
blo "99000,23300"
)
)
)
*131 (CommentText
uid 870,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 871,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "97000,29000,112000,33000"
)
text (MLText
uid 872,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "97200,29200,112100,33200"
st "
---------------------------------------------------------------------------
   Instantiation of Coadd Data Bank 1
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 782,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,22000,100000,29000"
)
ttg (MlTextGroup
uid 783,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 784,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "92050,28000,97750,29000"
st "readout_card"
blo "92050,28800"
)
*133 (Text
uid 785,0
va (VaSet
font "Arial,8,1"
)
xt "92050,29000,98350,30000"
st "coadd_storage"
blo "92050,29800"
)
*134 (Text
uid 786,0
va (VaSet
font "Arial,8,1"
)
xt "92050,30000,99950,31000"
st "i_coadd_dat_bank1"
blo "92050,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 787,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 788,0
text (MLText
uid 789,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86150,13000,86150,13000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*135 (SaComponent
uid 873,0
optionalChildren [
*136 (CptPort
uid 882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,6625,134000,7375"
)
n "data"
t "std_logic_vector"
b "(31 downto 0)"
o 1
r 1
tg (CPTG
uid 884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 885,0
va (VaSet
)
xt "135000,6500,136400,7500"
st "data"
blo "135000,7300"
)
)
)
*137 (CptPort
uid 886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,2625,134000,3375"
)
n "wraddress"
t "std_logic_vector"
b "(5 downto 0)"
o 2
r 2
tg (CPTG
uid 888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 889,0
va (VaSet
)
xt "135000,2500,138500,3500"
st "wraddress"
blo "135000,3300"
)
)
)
*138 (CptPort
uid 890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,4625,134000,5375"
)
n "rdaddress_a"
t "std_logic_vector"
b "(5 downto 0)"
o 3
r 3
tg (CPTG
uid 892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 893,0
va (VaSet
)
xt "135000,4500,140000,5500"
st "rdaddress_a"
blo "135000,5300"
)
)
)
*139 (CptPort
uid 894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,3625,134000,4375"
)
n "rdaddress_b"
t "std_logic_vector"
b "(5 downto 0)"
o 4
r 4
tg (CPTG
uid 896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 897,0
va (VaSet
)
xt "135000,3500,140000,4500"
st "rdaddress_b"
blo "135000,4300"
)
)
)
*140 (CptPort
uid 898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,1625,134000,2375"
)
n "wren"
t "STD_LOGIC"
i "'1'"
o 5
r 5
tg (CPTG
uid 900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 901,0
va (VaSet
)
xt "135000,1500,136600,2500"
st "wren"
blo "135000,2300"
)
)
)
*141 (CptPort
uid 902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,5625,134000,6375"
)
n "clock"
t "STD_LOGIC"
o 6
r 6
tg (CPTG
uid 904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 905,0
va (VaSet
)
xt "135000,5500,136700,6500"
st "clock"
blo "135000,6300"
)
)
)
*142 (CptPort
uid 906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,2625,142750,3375"
)
n "qa"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 909,0
va (VaSet
)
xt "140100,2500,141000,3500"
st "qa"
ju 2
blo "141000,3300"
)
)
)
*143 (CptPort
uid 910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,1625,142750,2375"
)
n "qb"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 8
r 8
tg (CPTG
uid 912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 913,0
va (VaSet
)
xt "140100,1500,141000,2500"
st "qb"
ju 2
blo "141000,2300"
)
)
)
*144 (PortMapFrame
uid 914,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 915,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "132000,-1000,144000,10000"
)
portMapText (BiTextGroup
uid 916,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 917,0
va (VaSet
isHidden 1
)
xt "144000,10000,156900,16000"
st "data => integral_result,
wraddress => coadd_write_addr,
rdaddress_b => coadd_write_addr,
wren => wren_bank0,
clock => clk_50_i,
qb => intgrl_dat_portb_bank0,"
)
second (MLText
uid 918,0
va (VaSet
isHidden 1
)
xt "144000,16000,158200,17000"
st "rdaddress_a => GROUNDED_ADDR"
tm "PortMapTextMgr"
)
)
)
*145 (CommentText
uid 955,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 956,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "139000,8000,154000,12000"
)
text (MLText
uid 957,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "139200,8200,154100,12200"
st "
---------------------------------------------------------------------------
   Instantiation of Integral Data Bank 0
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 874,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,1000,142000,8000"
)
ttg (MlTextGroup
uid 875,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 876,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "134200,7000,139900,8000"
st "readout_card"
blo "134200,7800"
)
*147 (Text
uid 877,0
va (VaSet
font "Arial,8,1"
)
xt "134200,8000,140500,9000"
st "coadd_storage"
blo "134200,8800"
)
*148 (Text
uid 878,0
va (VaSet
font "Arial,8,1"
)
xt "134200,9000,141800,10000"
st "i_intgrl_dat_bank0"
blo "134200,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 879,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 880,0
text (MLText
uid 881,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "128300,-8000,128300,-8000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*149 (SaComponent
uid 958,0
optionalChildren [
*150 (CptPort
uid 967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,23625,134000,24375"
)
n "data"
t "std_logic_vector"
b "(31 downto 0)"
o 1
r 1
tg (CPTG
uid 969,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 970,0
va (VaSet
)
xt "135000,23500,136400,24500"
st "data"
blo "135000,24300"
)
)
)
*151 (CptPort
uid 971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,24625,134000,25375"
)
n "wraddress"
t "std_logic_vector"
b "(5 downto 0)"
o 2
r 2
tg (CPTG
uid 973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "135000,24500,138500,25500"
st "wraddress"
blo "135000,25300"
)
)
)
*152 (CptPort
uid 975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,26625,134000,27375"
)
n "rdaddress_a"
t "std_logic_vector"
b "(5 downto 0)"
o 3
r 3
tg (CPTG
uid 977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 978,0
va (VaSet
)
xt "135000,26500,140000,27500"
st "rdaddress_a"
blo "135000,27300"
)
)
)
*153 (CptPort
uid 979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,25625,134000,26375"
)
n "rdaddress_b"
t "std_logic_vector"
b "(5 downto 0)"
o 4
r 4
tg (CPTG
uid 981,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 982,0
va (VaSet
)
xt "135000,25500,140000,26500"
st "rdaddress_b"
blo "135000,26300"
)
)
)
*154 (CptPort
uid 983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,22625,134000,23375"
)
n "wren"
t "STD_LOGIC"
i "'1'"
o 5
r 5
tg (CPTG
uid 985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 986,0
va (VaSet
)
xt "135000,22500,136600,23500"
st "wren"
blo "135000,23300"
)
)
)
*155 (CptPort
uid 987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,27625,134000,28375"
)
n "clock"
t "STD_LOGIC"
o 6
r 6
tg (CPTG
uid 989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 990,0
va (VaSet
)
xt "135000,27500,136700,28500"
st "clock"
blo "135000,28300"
)
)
)
*156 (CptPort
uid 991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,23625,142750,24375"
)
n "qa"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
)
xt "140100,23500,141000,24500"
st "qa"
ju 2
blo "141000,24300"
)
)
)
*157 (CptPort
uid 995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,22625,142750,23375"
)
n "qb"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 8
r 8
tg (CPTG
uid 997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 998,0
va (VaSet
)
xt "140100,22500,141000,23500"
st "qb"
ju 2
blo "141000,23300"
)
)
)
*158 (PortMapFrame
uid 999,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 1000,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "132000,20000,144000,31000"
)
portMapText (BiTextGroup
uid 1001,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 1002,0
va (VaSet
isHidden 1
)
xt "144000,31000,156900,37000"
st "data => integral_result,
wraddress => coadd_write_addr,
rdaddress_b => coadd_write_addr,
wren => wren_bank1,
clock => clk_50_i,
qb => intgrl_dat_portb_bank1,"
)
second (MLText
uid 1003,0
va (VaSet
isHidden 1
)
xt "144000,37000,158200,38000"
st "rdaddress_a => GROUNDED_ADDR"
tm "PortMapTextMgr"
)
)
)
*159 (CommentText
uid 1040,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1041,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "139000,29000,154000,33000"
)
text (MLText
uid 1042,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "139200,29200,154100,33200"
st "
---------------------------------------------------------------------------
   Instantiation of Integral Data Bank 1
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 959,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,22000,142000,29000"
)
ttg (MlTextGroup
uid 960,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
uid 961,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "134200,28000,139900,29000"
st "readout_card"
blo "134200,28800"
)
*161 (Text
uid 962,0
va (VaSet
font "Arial,8,1"
)
xt "134200,29000,140500,30000"
st "coadd_storage"
blo "134200,29800"
)
*162 (Text
uid 963,0
va (VaSet
font "Arial,8,1"
)
xt "134200,30000,141800,31000"
st "i_intgrl_dat_bank1"
blo "134200,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 964,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 965,0
text (MLText
uid 966,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "128300,13000,128300,13000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*163 (SaComponent
uid 1095,0
optionalChildren [
*164 (CptPort
uid 1104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,28625,53000,29375"
)
n "rst_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 1106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1107,0
va (VaSet
)
xt "54000,28500,55500,29500"
st "rst_i"
blo "54000,29300"
)
)
)
*165 (CptPort
uid 1108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,27625,53000,28375"
)
n "clk_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 1110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1111,0
va (VaSet
)
xt "54000,27500,55500,28500"
st "clk_i"
blo "54000,28300"
)
)
)
*166 (CptPort
uid 1112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,26625,53000,27375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 downto 0)"
o 3
r 3
tg (CPTG
uid 1114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1115,0
va (VaSet
)
xt "54000,26500,57200,27500"
st "adc_dat_i"
blo "54000,27300"
)
)
)
*167 (CptPort
uid 1116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,22625,53000,23375"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 downto 0)"
o 4
r 4
tg (CPTG
uid 1118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1119,0
va (VaSet
)
xt "54000,22500,60200,23500"
st "adc_offset_dat_i"
blo "54000,23300"
)
)
)
*168 (CptPort
uid 1120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,22625,74750,23375"
)
n "adc_offset_adr_o"
t "std_logic_vector"
b "(5 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 1122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1123,0
va (VaSet
)
xt "66500,22500,73000,23500"
st "adc_offset_adr_o"
ju 2
blo "73000,23300"
)
)
)
*169 (CptPort
uid 1124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,29625,53000,30375"
)
n "adc_coadd_en_i"
t "std_logic"
o 6
r 6
tg (CPTG
uid 1126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1127,0
va (VaSet
)
xt "54000,29500,60200,30500"
st "adc_coadd_en_i"
blo "54000,30300"
)
)
)
*170 (CptPort
uid 1128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,29625,74750,30375"
)
n "adc_coadd_en_5delay_o"
t "std_logic"
m 1
o 7
r 7
tg (CPTG
uid 1130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1131,0
va (VaSet
)
xt "63700,29500,73000,30500"
st "adc_coadd_en_5delay_o"
ju 2
blo "73000,30300"
)
)
)
*171 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,28625,74750,29375"
)
n "adc_coadd_en_4delay_o"
t "std_logic"
m 1
o 8
r 8
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1135,0
va (VaSet
)
xt "63700,28500,73000,29500"
st "adc_coadd_en_4delay_o"
ju 2
blo "73000,29300"
)
)
)
*172 (CptPort
uid 1136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,23625,53000,24375"
)
n "clr_samples_coadd_reg_i"
t "std_logic"
o 9
r 9
tg (CPTG
uid 1138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1139,0
va (VaSet
)
xt "54000,23500,63900,24500"
st "clr_samples_coadd_reg_i"
blo "54000,24300"
)
)
)
*173 (CptPort
uid 1140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,24625,74750,25375"
)
n "samples_coadd_reg_o"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 10
r 10
tg (CPTG
uid 1142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1143,0
va (VaSet
)
xt "64600,24500,73000,25500"
st "samples_coadd_reg_o"
ju 2
blo "73000,25300"
)
)
)
*174 (CptPort
uid 1144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,24625,53000,25375"
)
n "address_count_en_i"
t "std_logic"
o 11
r 11
tg (CPTG
uid 1146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1147,0
va (VaSet
)
xt "54000,24500,61500,25500"
st "address_count_en_i"
blo "54000,25300"
)
)
)
*175 (CptPort
uid 1148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,25625,53000,26375"
)
n "clr_address_count_i"
t "std_logic"
o 12
r 12
tg (CPTG
uid 1150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1151,0
va (VaSet
)
xt "54000,25500,61600,26500"
st "clr_address_count_i"
blo "54000,26300"
)
)
)
*176 (CptPort
uid 1152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,23625,74750,24375"
)
n "coadd_write_addr_o"
t "std_logic_vector"
b "(5 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 1154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1155,0
va (VaSet
)
xt "65500,23500,73000,24500"
st "coadd_write_addr_o"
ju 2
blo "73000,24300"
)
)
)
*177 (CommentText
uid 1234,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1235,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "64000,31000,79000,35000"
)
text (MLText
uid 1236,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "64200,31200,79000,35200"
st "
---------------------------------------------------------------------------
   Instantiation of Coadd Manager Data Path
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1096,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,22000,74000,31000"
)
ttg (MlTextGroup
uid 1097,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
uid 1098,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "57600,30000,63300,31000"
st "readout_card"
blo "57600,30800"
)
*179 (Text
uid 1099,0
va (VaSet
font "Arial,8,1"
)
xt "57600,31000,68800,32000"
st "coadd_manager_data_path"
blo "57600,31800"
)
*180 (Text
uid 1100,0
va (VaSet
font "Arial,8,1"
)
xt "57600,32000,69400,33000"
st "i_coadd_manager_data_path"
blo "57600,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1101,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1102,0
text (MLText
uid 1103,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "45700,10400,68200,12000"
st "MAX_COUNT = TOTAL_ROW_NO     ( integer ) 
MAX_SHIFT = ADC_LATENCY+1    ( integer ) 
"
)
header ""
)
elements [
(GiElement
name "MAX_COUNT"
type "integer"
value "TOTAL_ROW_NO"
)
(GiElement
name "MAX_SHIFT"
type "integer"
value "ADC_LATENCY+1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*181 (SaComponent
uid 1301,0
optionalChildren [
*182 (CptPort
uid 1310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,25625,9000,26375"
)
n "rst_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 1312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1313,0
va (VaSet
)
xt "10000,25500,11500,26500"
st "rst_i"
blo "10000,26300"
)
)
)
*183 (CptPort
uid 1314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,24625,9000,25375"
)
n "clk_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 1316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1317,0
va (VaSet
)
xt "10000,24500,11500,25500"
st "clk_i"
blo "10000,25300"
)
)
)
*184 (CptPort
uid 1318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,22625,9000,23375"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 3
r 3
tg (CPTG
uid 1320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1321,0
va (VaSet
)
xt "10000,22500,20100,23500"
st "restart_frame_1row_prev_i"
blo "10000,23300"
)
)
)
*185 (CptPort
uid 1322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,26625,9000,27375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 4
r 4
tg (CPTG
uid 1324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1325,0
va (VaSet
)
xt "10000,26500,19200,27500"
st "restart_frame_aligned_i"
blo "10000,27300"
)
)
)
*186 (CptPort
uid 1326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,23625,9000,24375"
)
n "row_switch_i"
t "std_logic"
o 5
r 5
tg (CPTG
uid 1328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1329,0
va (VaSet
)
xt "10000,23500,15100,24500"
st "row_switch_i"
blo "10000,24300"
)
)
)
*187 (CptPort
uid 1330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,27625,9000,28375"
)
n "adc_coadd_en_i"
t "std_logic"
o 6
r 6
tg (CPTG
uid 1332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1333,0
va (VaSet
)
xt "10000,27500,16200,28500"
st "adc_coadd_en_i"
blo "10000,28300"
)
)
)
*188 (CptPort
uid 1334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,29625,9000,30375"
)
n "adc_coadd_en_5delay_i"
t "std_logic"
o 7
r 7
tg (CPTG
uid 1336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1337,0
va (VaSet
)
xt "10000,29500,19100,30500"
st "adc_coadd_en_5delay_i"
blo "10000,30300"
)
)
)
*189 (CptPort
uid 1338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,28625,9000,29375"
)
n "adc_coadd_en_4delay_i"
t "std_logic"
o 8
r 8
tg (CPTG
uid 1340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1341,0
va (VaSet
)
xt "10000,28500,19100,29500"
st "adc_coadd_en_4delay_i"
blo "10000,29300"
)
)
)
*190 (CptPort
uid 1342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,27625,31750,28375"
)
n "clr_samples_coadd_reg_o"
t "std_logic"
m 1
o 9
r 9
tg (CPTG
uid 1344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1345,0
va (VaSet
)
xt "19900,27500,30000,28500"
st "clr_samples_coadd_reg_o"
ju 2
blo "30000,28300"
)
)
)
*191 (CptPort
uid 1346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,28625,31750,29375"
)
n "address_count_en_o"
t "std_logic"
m 1
o 10
r 10
tg (CPTG
uid 1348,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1349,0
va (VaSet
)
xt "22300,28500,30000,29500"
st "address_count_en_o"
ju 2
blo "30000,29300"
)
)
)
*192 (CptPort
uid 1350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,29625,31750,30375"
)
n "clr_address_count_o"
t "std_logic"
m 1
o 11
r 11
tg (CPTG
uid 1352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1353,0
va (VaSet
)
xt "22200,29500,30000,30500"
st "clr_address_count_o"
ju 2
blo "30000,30300"
)
)
)
*193 (CptPort
uid 1354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,23625,31750,24375"
)
n "wren_bank0_o"
t "std_logic"
m 1
o 12
r 12
tg (CPTG
uid 1356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1357,0
va (VaSet
)
xt "24500,23500,30000,24500"
st "wren_bank0_o"
ju 2
blo "30000,24300"
)
)
)
*194 (CptPort
uid 1358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,24625,31750,25375"
)
n "wren_bank1_o"
t "std_logic"
m 1
o 13
r 13
tg (CPTG
uid 1360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1361,0
va (VaSet
)
xt "24500,24500,30000,25500"
st "wren_bank1_o"
ju 2
blo "30000,25300"
)
)
)
*195 (CptPort
uid 1362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,25625,31750,26375"
)
n "wren_for_fsfb_o"
t "std_logic"
m 1
o 14
r 14
tg (CPTG
uid 1364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1365,0
va (VaSet
)
xt "23900,25500,30000,26500"
st "wren_for_fsfb_o"
ju 2
blo "30000,26300"
)
)
)
*196 (CptPort
uid 1366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,22625,31750,23375"
)
n "coadd_done_o"
t "std_logic"
m 1
o 15
r 15
tg (CPTG
uid 1368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1369,0
va (VaSet
)
xt "24400,22500,30000,23500"
st "coadd_done_o"
ju 2
blo "30000,23300"
)
)
)
*197 (CptPort
uid 1370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,26625,31750,27375"
)
n "current_bank_o"
t "std_logic"
m 1
o 16
r 16
tg (CPTG
uid 1372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1373,0
va (VaSet
)
xt "24100,26500,30000,27500"
st "current_bank_o"
ju 2
blo "30000,27300"
)
)
)
*198 (CommentText
uid 1470,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1471,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "20500,31000,35500,35000"
)
text (MLText
uid 1472,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "20700,31200,35500,35200"
st "
---------------------------------------------------------------------------
   Instantiation of Coadd & dynamic Manager Controller
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1302,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,22000,31000,31000"
)
ttg (MlTextGroup
uid 1303,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
uid 1304,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "13650,30000,19350,31000"
st "readout_card"
blo "13650,30800"
)
*200 (Text
uid 1305,0
va (VaSet
font "Arial,8,1"
)
xt "13650,31000,25750,32000"
st "coadd_dynamic_manager_ctrl"
blo "13650,31800"
)
*201 (Text
uid 1306,0
va (VaSet
font "Arial,8,1"
)
xt "13650,32000,26350,33000"
st "i_coadd_dynamic_manager_ctrl"
blo "13650,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1307,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1308,0
text (MLText
uid 1309,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "1250,10400,30250,12000"
st "COADD_DONE_MAX_COUNT = FSFB_DONE_DLY+1    ( integer ) 
MAX_SHIFT            = ADC_LATENCY+1      ( integer ) 
"
)
header ""
)
elements [
(GiElement
name "COADD_DONE_MAX_COUNT"
type "integer"
value "FSFB_DONE_DLY+1"
)
(GiElement
name "MAX_SHIFT"
type "integer"
value "ADC_LATENCY+1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*202 (SaComponent
uid 1536,0
optionalChildren [
*203 (CptPort
uid 1545,0
optionalChildren [
*204 (Property
uid 1549,0
pclass "comment"
pname "1,0"
pvalue "-- From System"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,8625,160000,9375"
)
n "rst_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 1547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1548,0
va (VaSet
)
xt "161000,8500,162500,9500"
st "rst_i"
blo "161000,9300"
)
)
)
*205 (CptPort
uid 1550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,7625,160000,8375"
)
n "clk_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 1552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1553,0
va (VaSet
)
xt "161000,7500,162500,8500"
st "clk_i"
blo "161000,8300"
)
)
)
*206 (CptPort
uid 1554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,-375,160000,375"
)
n "initialize_window_i"
t "std_logic"
o 3
r 3
tg (CPTG
uid 1556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1557,0
va (VaSet
)
xt "161000,-500,168000,500"
st "initialize_window_i"
blo "161000,300"
)
)
)
*207 (CptPort
uid 1558,0
optionalChildren [
*208 (Property
uid 1562,0
pclass "comment"
pname "1,0"
pvalue "-- From coadd_manager_data_path"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,2625,160000,3375"
)
n "current_coadd_dat_i"
t "std_logic_vector"
b "(31 downto 0)"
o 4
r 4
tg (CPTG
uid 1560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1561,0
va (VaSet
)
xt "161000,2500,168600,3500"
st "current_coadd_dat_i"
blo "161000,3300"
)
)
)
*209 (CptPort
uid 1563,0
optionalChildren [
*210 (Property
uid 1567,0
pclass "comment"
pname "1,0"
pvalue "-- From coadd_dynamic_controller"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,1625,160000,2375"
)
n "current_bank_i"
t "std_logic"
o 5
r 5
tg (CPTG
uid 1565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
)
xt "161000,1500,166700,2500"
st "current_bank_i"
blo "161000,2300"
)
)
)
*211 (CptPort
uid 1568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,625,160000,1375"
)
n "wren_for_fsfb_i"
t "std_logic"
o 6
r 6
tg (CPTG
uid 1570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1571,0
va (VaSet
)
xt "161000,500,166900,1500"
st "wren_for_fsfb_i"
blo "161000,1300"
)
)
)
*212 (CptPort
uid 1572,0
optionalChildren [
*213 (Property
uid 1576,0
pclass "comment"
pname "1,0"
pvalue "-- From coadd memory banks"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,3625,160000,4375"
)
n "coadd_dat_frm_bank0_i"
t "std_logic_vector"
b "(31 downto 0)"
o 7
r 7
tg (CPTG
uid 1574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1575,0
va (VaSet
)
xt "161000,3500,170000,4500"
st "coadd_dat_frm_bank0_i"
blo "161000,4300"
)
)
)
*214 (CptPort
uid 1577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,4625,160000,5375"
)
n "coadd_dat_frm_bank1_i"
t "std_logic_vector"
b "(31 downto 0)"
o 8
r 8
tg (CPTG
uid 1579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1580,0
va (VaSet
)
xt "161000,4500,170000,5500"
st "coadd_dat_frm_bank1_i"
blo "161000,5300"
)
)
)
*215 (CptPort
uid 1581,0
optionalChildren [
*216 (Property
uid 1585,0
pclass "comment"
pname "1,0"
pvalue "-- From integral memory banks"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,5625,160000,6375"
)
n "intgrl_dat_frm_bank0_i"
t "std_logic_vector"
b "(31 downto 0)"
o 9
r 9
tg (CPTG
uid 1583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1584,0
va (VaSet
)
xt "161000,5500,169800,6500"
st "intgrl_dat_frm_bank0_i"
blo "161000,6300"
)
)
)
*217 (CptPort
uid 1586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,6625,160000,7375"
)
n "intgrl_dat_frm_bank1_i"
t "std_logic_vector"
b "(31 downto 0)"
o 10
r 10
tg (CPTG
uid 1588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1589,0
va (VaSet
)
xt "161000,6500,169800,7500"
st "intgrl_dat_frm_bank1_i"
blo "161000,7300"
)
)
)
*218 (CptPort
uid 1590,0
optionalChildren [
*219 (Property
uid 1594,0
pclass "comment"
pname "1,0"
pvalue "-- Outputs to fsfb_calc"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-375,180750,375"
)
n "current_coadd_dat_o"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 1592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1593,0
va (VaSet
)
xt "171200,-500,179000,500"
st "current_coadd_dat_o"
ju 2
blo "179000,300"
)
)
)
*220 (CptPort
uid 1595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,625,180750,1375"
)
n "current_diff_dat_o"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 12
r 12
tg (CPTG
uid 1597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1598,0
va (VaSet
)
xt "172200,500,179000,1500"
st "current_diff_dat_o"
ju 2
blo "179000,1300"
)
)
)
*221 (CptPort
uid 1599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,1625,180750,2375"
)
n "current_integral_dat_o"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 1601,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1602,0
va (VaSet
)
xt "170200,1500,179000,2500"
st "current_integral_dat_o"
ju 2
blo "179000,2300"
)
)
)
*222 (CptPort
uid 1603,0
optionalChildren [
*223 (Property
uid 1607,0
pclass "comment"
pname "1,0"
pvalue "-- Outputs to integra memory banks"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,8625,180750,9375"
)
n "integral_result_o"
t "std_logic_vector"
b "(31 downto 0)"
m 1
o 14
r 14
tg (CPTG
uid 1605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1606,0
va (VaSet
)
xt "172500,8500,179000,9500"
st "integral_result_o"
ju 2
blo "179000,9300"
)
)
)
*224 (CommentText
uid 1692,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1693,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "170500,10000,185500,14000"
)
text (MLText
uid 1694,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "170700,10200,185500,14200"
st "
---------------------------------------------------------------------------
   Instantiation of Dynamic Manager Data Path
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
*225 (CommentText
uid 1695,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1696,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "170500,10000,185500,14000"
)
text (MLText
uid 1697,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "170700,10200,185600,14200"
st "
---------------------------------------------------------------------------
   
  ---------------------------------------------------------------------------
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 3
)
]
shape (Rectangle
uid 1537,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "160000,-1000,180000,10000"
)
ttg (MlTextGroup
uid 1538,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*226 (Text
uid 1539,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "163750,9000,169450,10000"
st "readout_card"
blo "163750,9800"
)
*227 (Text
uid 1540,0
va (VaSet
font "Arial,8,1"
)
xt "163750,10000,175650,11000"
st "dynamic_manager_data_path"
blo "163750,10800"
)
*228 (Text
uid 1541,0
va (VaSet
font "Arial,8,1"
)
xt "163750,11000,176250,12000"
st "i_dynamic_manager_data_path"
blo "163750,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1542,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1543,0
text (MLText
uid 1544,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "152350,-12800,174850,-12000"
st "MAX_SHIFT = ADC_LATENCY+1    ( integer ) 
"
)
header ""
)
elements [
(GiElement
name "MAX_SHIFT"
type "integer"
value "ADC_LATENCY+1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*229 (HdlText
uid 1698,0
optionalChildren [
*230 (EmbeddedText
uid 1703,0
commentText (CommentText
uid 1704,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1705,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,4000,142000,9000"
)
text (MLText
uid 1706,0
va (VaSet
isHidden 1
)
xt "124200,4200,141700,8200"
st "
-- struc

  
  adc_clk_o <= clk_50_i;                -- get data on each clk edge (4 cycles)
-- latency according to ADC data sheet
  raw_dat   <= (ZERO_PAD & adc_dat_i);  -- pad adc_dat_i with zero to match the
-- data width of the raw_dat_bank

  
  -----------------------------------------------------------------------------
  -- Instantiate MUX for coadded data output to wishbone frame data slave
  -- Note: wbs_frame_data block reads the previous set of values.  Hence, when
  -- current_bank is 0, vlaue from bank1 is read and vice versa.
  -----------------------------------------------------------------------------
  
  coadded_dat_o <=
    coadd_dat_porta_bank1 when current_bank='0' else
    coadd_dat_porta_bank0;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1699,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "116000,4000,119000,10000"
)
textGroup (MlTextGroup
uid 1700,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
uid 1701,0
va (VaSet
font "Arial,8,1"
)
xt "116850,6000,118150,7000"
st "eb1"
blo "116850,6800"
tm "HdlTextNameMgr"
)
*232 (Text
uid 1702,0
va (VaSet
font "Arial,8,1"
)
xt "116850,7000,117250,8000"
st "1"
blo "116850,7800"
tm "HdlTextNumberMgr"
)
]
)
)
*233 (CommentText
uid 1771,0
shape (Rectangle
uid 1772,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-12000,29000,-6000"
)
text (MLText
uid 1773,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "Arial,10,0"
)
xt "-3800,-11800,28200,-6600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 15:47:58 10/29/2004
from - C:\\scuba2_repository\\cards\\readout_card\\adc_sample_coadd\\source\\rtl\\adc_sample_coadd.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*234 (Grouping
uid 1774,0
optionalChildren [
*235 (CommentGraphic
uid 1776,0
shape (ZoomableIcon
uid 1777,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85480,45900,89000,51000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ubc.jpg"
)
oxt "269480,230900,273000,236000"
)
*236 (CommentGraphic
uid 1778,0
shape (PolyLine2D
pts [
"71000,45000"
"71000,52000"
]
uid 1779,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "71000,45000,71000,52000"
)
oxt "255000,230000,255000,237000"
)
*237 (CommentGraphic
uid 1780,0
shape (PolyLine2D
pts [
"111000,45000"
"111000,52000"
]
uid 1781,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "111000,45000,111000,52000"
)
oxt "295000,230000,295000,237000"
)
*238 (CommentGraphic
uid 1782,0
shape (PolyLine2D
pts [
"71000,45000"
"111000,45000"
]
uid 1783,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "71000,45000,111000,45000"
)
oxt "255000,230000,295000,230000"
)
*239 (CommentText
uid 1784,0
shape (Rectangle
uid 1785,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "91000,45000,111000,47000"
)
oxt "275000,230000,295000,232000"
text (MLText
uid 1786,0
va (VaSet
fg "32768,0,0"
)
xt "91800,45500,110200,46500"
st "
Particle Physics and Astronomy Research Council
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 20000
)
position 4
)
*240 (CommentText
uid 1787,0
shape (Rectangle
uid 1788,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "76000,56000,91000,58000"
)
oxt "260000,241000,275000,243000"
text (MLText
uid 1789,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,56500,86500,57500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*241 (CommentText
uid 1790,0
shape (Rectangle
uid 1791,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "91000,47000,111000,52000"
)
oxt "275000,232000,295000,237000"
text (MLText
uid 1792,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,11,1"
)
xt "91950,47400,110050,51600"
st "
Royal Observatory Edinburgh

University of British Columbia
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
position 1
)
*242 (CommentText
uid 1793,0
shape (Rectangle
uid 1794,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "71000,54000,76000,56000"
)
oxt "255000,239000,260000,241000"
text (MLText
uid 1795,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "71200,54500,72900,55500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*243 (CommentText
uid 1796,0
shape (Rectangle
uid 1797,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "91000,56000,99000,58000"
)
oxt "275000,241000,283000,243000"
text (MLText
uid 1798,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,56500,93300,57500"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*244 (CommentText
uid 1799,0
shape (Rectangle
uid 1800,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "91000,54000,99000,56000"
)
oxt "275000,239000,283000,241000"
text (MLText
uid 1801,0
va (VaSet
fg "0,0,32768"
)
xt "91200,54500,94300,55500"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*245 (CommentText
uid 1802,0
shape (Rectangle
uid 1803,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "71000,52000,76000,54000"
)
oxt "255000,237000,260000,239000"
text (MLText
uid 1804,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "71200,52500,72900,53500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*246 (CommentText
uid 1805,0
shape (Rectangle
uid 1806,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "76000,52000,91000,54000"
)
oxt "260000,237000,275000,239000"
text (MLText
uid 1807,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,52500,78400,53500"
st "
<title>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*247 (CommentText
uid 1808,0
shape (Rectangle
uid 1809,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "91000,52000,99000,54000"
)
oxt "275000,237000,283000,239000"
text (MLText
uid 1810,0
va (VaSet
fg "0,0,32768"
)
xt "91200,52500,96100,53500"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*248 (CommentGraphic
uid 1811,0
shape (ZoomableIcon
uid 1812,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73000,46112,83000,51000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ATC.jpg"
)
oxt "257000,231112,267000,236000"
)
*249 (CommentText
uid 1813,0
shape (Rectangle
uid 1814,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "71000,56000,76000,58000"
)
oxt "255000,241000,260000,243000"
text (MLText
uid 1815,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "71200,56500,73500,57500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*250 (CommentText
uid 1816,0
shape (Rectangle
uid 1817,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "76000,54000,91000,56000"
)
oxt "260000,239000,275000,241000"
text (MLText
uid 1818,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,54500,85200,55500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*251 (CommentText
uid 1819,0
shape (Rectangle
uid 1820,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "99000,56000,111000,58000"
)
oxt "283000,241000,295000,243000"
text (MLText
uid 1821,0
va (VaSet
fg "0,0,32768"
)
xt "99200,56500,101200,57500"
st "
n of m
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*252 (CommentText
uid 1822,0
shape (Rectangle
uid 1823,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "99000,52000,111000,54000"
)
oxt "283000,237000,295000,239000"
text (MLText
uid 1824,0
va (VaSet
fg "0,0,32768"
)
xt "99200,52500,104700,53500"
st "
<drawing no>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*253 (CommentText
uid 1825,0
shape (Rectangle
uid 1826,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "99000,54000,111000,56000"
)
oxt "283000,239000,295000,241000"
text (MLText
uid 1827,0
va (VaSet
fg "0,0,32768"
)
xt "99200,54500,101200,55500"
st "
<rev>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
]
shape (GroupingShape
uid 1775,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "71000,45000,111000,58000"
)
oxt "255000,230000,295000,243000"
)
*254 (Wire
uid 69,0
optionalChildren [
*255 (BdJunction
uid 1862,0
ps "OnConnectorStrategy"
shape (Circle
uid 1863,0
va (VaSet
vasetType 1
)
xt "44600,14600,45400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 70,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,9000,116000,15000"
pts [
"-2000,15000"
"110000,15000"
"110000,9000"
"116000,9000"
]
)
start &31
end &229
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 73,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74,0
va (VaSet
isHidden 1
)
xt "102000,8000,105200,9000"
st "adc_dat_i"
blo "102000,8800"
tm "WireNameMgr"
)
)
on &32
)
*256 (Wire
uid 83,0
shape (OrthoPolyLine
uid 84,0
va (VaSet
vasetType 3
)
xt "-2000,4000,0,4000"
pts [
"-2000,4000"
"0,4000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 87,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 88,0
va (VaSet
isHidden 1
)
xt "1000,3000,4200,4000"
st "adc_ovr_i"
blo "1000,3800"
tm "WireNameMgr"
)
)
on &34
)
*257 (Wire
uid 97,0
shape (OrthoPolyLine
uid 98,0
va (VaSet
vasetType 3
)
xt "-2000,3000,0,3000"
pts [
"-2000,3000"
"0,3000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102,0
va (VaSet
isHidden 1
)
xt "1000,2000,4200,3000"
st "adc_rdy_i"
blo "1000,2800"
tm "WireNameMgr"
)
)
on &36
)
*258 (Wire
uid 125,0
optionalChildren [
*259 (BdJunction
uid 1842,0
ps "OnConnectorStrategy"
shape (Circle
uid 1843,0
va (VaSet
vasetType 1
)
xt "-400,13600,400,14400"
radius 400
)
)
*260 (BdJunction
uid 1844,0
ps "OnConnectorStrategy"
shape (Circle
uid 1845,0
va (VaSet
vasetType 1
)
xt "45600,13600,46400,14400"
radius 400
)
)
*261 (BdJunction
uid 1846,0
ps "OnConnectorStrategy"
shape (Circle
uid 1847,0
va (VaSet
vasetType 1
)
xt "84600,13600,85400,14400"
radius 400
)
)
*262 (BdJunction
uid 1848,0
ps "OnConnectorStrategy"
shape (Circle
uid 1849,0
va (VaSet
vasetType 1
)
xt "83600,13600,84400,14400"
radius 400
)
)
*263 (BdJunction
uid 1850,0
ps "OnConnectorStrategy"
shape (Circle
uid 1851,0
va (VaSet
vasetType 1
)
xt "108600,13600,109400,14400"
radius 400
)
)
*264 (BdJunction
uid 1852,0
ps "OnConnectorStrategy"
shape (Circle
uid 1853,0
va (VaSet
vasetType 1
)
xt "126600,13600,127400,14400"
radius 400
)
)
*265 (BdJunction
uid 1854,0
ps "OnConnectorStrategy"
shape (Circle
uid 1855,0
va (VaSet
vasetType 1
)
xt "127600,13600,128400,14400"
radius 400
)
)
*266 (BdJunction
uid 1856,0
ps "OnConnectorStrategy"
shape (Circle
uid 1857,0
va (VaSet
vasetType 1
)
xt "152600,13600,153400,14400"
radius 400
)
)
*267 (BdJunction
uid 1858,0
ps "OnConnectorStrategy"
shape (Circle
uid 1859,0
va (VaSet
vasetType 1
)
xt "187600,13600,188400,14400"
radius 400
)
)
*268 (BdJunction
uid 1860,0
ps "OnConnectorStrategy"
shape (Circle
uid 1861,0
va (VaSet
vasetType 1
)
xt "225600,24600,226400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 126,0
va (VaSet
vasetType 3
)
xt "-2000,14000,232250,31000"
pts [
"-2000,14000"
"226000,14000"
"226000,31000"
"232250,31000"
]
)
start &39
end &82
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 130,0
va (VaSet
isHidden 1
)
xt "229000,30000,231700,31000"
st "clk_50_i"
blo "229000,30800"
tm "WireNameMgr"
)
)
on &40
)
*269 (Wire
uid 139,0
optionalChildren [
*270 (BdJunction
uid 1834,0
ps "OnConnectorStrategy"
shape (Circle
uid 1835,0
va (VaSet
vasetType 1
)
xt "600,15600,1400,16400"
radius 400
)
)
*271 (BdJunction
uid 1836,0
ps "OnConnectorStrategy"
shape (Circle
uid 1837,0
va (VaSet
vasetType 1
)
xt "46600,15600,47400,16400"
radius 400
)
)
*272 (BdJunction
uid 1838,0
ps "OnConnectorStrategy"
shape (Circle
uid 1839,0
va (VaSet
vasetType 1
)
xt "153600,15600,154400,16400"
radius 400
)
)
*273 (BdJunction
uid 1840,0
ps "OnConnectorStrategy"
shape (Circle
uid 1841,0
va (VaSet
vasetType 1
)
xt "188600,15600,189400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 140,0
va (VaSet
vasetType 3
)
xt "-2000,16000,229250,23000"
pts [
"-2000,16000"
"224000,16000"
"224000,23000"
"229250,23000"
]
)
start &41
end &89
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 144,0
va (VaSet
isHidden 1
)
xt "227000,22000,228500,23000"
st "rst_i"
blo "227000,22800"
tm "WireNameMgr"
)
)
on &42
)
*274 (Wire
uid 153,0
optionalChildren [
*275 (BdJunction
uid 1828,0
ps "OnConnectorStrategy"
shape (Circle
uid 1829,0
va (VaSet
vasetType 1
)
xt "600,39600,1400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 154,0
va (VaSet
vasetType 3
)
xt "-2000,30000,52250,40000"
pts [
"-2000,40000"
"47000,40000"
"47000,30000"
"52250,30000"
]
)
start &43
end &169
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
isHidden 1
)
xt "46000,29000,52200,30000"
st "adc_coadd_en_i"
blo "46000,29800"
tm "WireNameMgr"
)
)
on &44
)
*276 (Wire
uid 167,0
shape (OrthoPolyLine
uid 168,0
va (VaSet
vasetType 3
)
xt "7000,23000,8250,23000"
pts [
"7000,23000"
"8250,23000"
]
)
start &45
end &184
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 172,0
va (VaSet
isHidden 1
)
xt "3000,22000,13100,23000"
st "restart_frame_1row_prev_i"
blo "3000,22800"
tm "WireNameMgr"
)
)
on &46
)
*277 (Wire
uid 181,0
optionalChildren [
*278 (BdJunction
uid 1830,0
ps "OnConnectorStrategy"
shape (Circle
uid 1831,0
va (VaSet
vasetType 1
)
xt "1600,16600,2400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 182,0
va (VaSet
vasetType 3
)
xt "-2000,17000,195250,23000"
pts [
"-2000,17000"
"190000,17000"
"190000,23000"
"195250,23000"
]
)
start &47
end &100
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 186,0
va (VaSet
isHidden 1
)
xt "186000,22000,195200,23000"
st "restart_frame_aligned_i"
blo "186000,22800"
tm "WireNameMgr"
)
)
on &48
)
*279 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
)
xt "7000,24000,8250,24000"
pts [
"7000,24000"
"8250,24000"
]
)
start &49
end &186
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
isHidden 1
)
xt "5000,23000,10100,24000"
st "row_switch_i"
blo "5000,23800"
tm "WireNameMgr"
)
)
on &50
)
*280 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "158000,0,159250,0"
pts [
"158000,0"
"159250,0"
]
)
start &51
end &206
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
isHidden 1
)
xt "155000,-1000,162000,0"
st "initialize_window_i"
blo "155000,-200"
tm "WireNameMgr"
)
)
on &52
)
*281 (Wire
uid 223,0
optionalChildren [
*282 (BdJunction
uid 1832,0
ps "OnConnectorStrategy"
shape (Circle
uid 1833,0
va (VaSet
vasetType 1
)
xt "85600,17600,86400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 224,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,9000,91250,18000"
pts [
"-2000,18000"
"86000,18000"
"86000,9000"
"91250,9000"
]
)
start &53
end &112
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 228,0
va (VaSet
isHidden 1
)
xt "74000,8000,80100,9000"
st "coadded_addr_i"
blo "74000,8800"
tm "WireNameMgr"
)
)
on &54
)
*283 (Wire
uid 251,0
shape (OrthoPolyLine
uid 252,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "231000,32000,232250,32000"
pts [
"231000,32000"
"232250,32000"
]
)
start &57
end &81
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256,0
va (VaSet
isHidden 1
)
xt "224000,31000,228500,32000"
st "raw_addr_i"
blo "224000,31800"
tm "WireNameMgr"
)
)
on &58
)
*284 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "194000,24000,195250,24000"
pts [
"194000,24000"
"195250,24000"
]
)
start &61
end &101
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 284,0
va (VaSet
isHidden 1
)
xt "193000,23000,196400,24000"
st "raw_req_i"
blo "193000,23800"
tm "WireNameMgr"
)
)
on &62
)
*285 (Wire
uid 363,0
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51000,23000,52250,23000"
pts [
"51000,23000"
"52250,23000"
]
)
start &73
end &167
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 368,0
va (VaSet
isHidden 1
)
xt "42000,22000,48200,23000"
st "adc_offset_dat_i"
blo "42000,22800"
tm "WireNameMgr"
)
)
on &74
)
*286 (Wire
uid 470,0
shape (OrthoPolyLine
uid 471,0
va (VaSet
vasetType 3
)
xt "239750,31000,241000,31000"
pts [
"239750,31000"
"241000,31000"
]
)
start &83
end &59
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 475,0
va (VaSet
isHidden 1
)
xt "233000,30000,236400,31000"
st "raw_dat_o"
blo "233000,30800"
tm "WireNameMgr"
)
)
on &60
)
*287 (Wire
uid 526,0
shape (OrthoPolyLine
uid 527,0
va (VaSet
vasetType 3
)
xt "226000,25000,229250,25000"
pts [
"226000,25000"
"229250,25000"
]
)
start &268
end &90
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 531,0
va (VaSet
isHidden 1
)
xt "226000,24000,228700,25000"
st "clk_50_i"
blo "226000,24800"
tm "WireNameMgr"
)
)
on &40
)
*288 (Wire
uid 538,0
shape (OrthoPolyLine
uid 539,0
va (VaSet
vasetType 3
)
xt "226000,25000,248000,37000"
pts [
"242750,25000"
"248000,25000"
"248000,37000"
"226000,37000"
"226000,35000"
"232250,35000"
]
)
start &92
end &80
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
isHidden 1
)
xt "243000,24000,248900,25000"
st "raw_write_addr"
blo "243000,24800"
tm "WireNameMgr"
)
)
on &3
)
*289 (Wire
uid 612,0
shape (OrthoPolyLine
uid 613,0
va (VaSet
vasetType 3
)
xt "189000,16000,195250,26000"
pts [
"189000,16000"
"189000,26000"
"195250,26000"
]
)
start &273
end &98
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 617,0
va (VaSet
isHidden 1
)
xt "193000,25000,194500,26000"
st "rst_i"
blo "193000,25800"
tm "WireNameMgr"
)
)
on &42
)
*290 (Wire
uid 618,0
shape (OrthoPolyLine
uid 619,0
va (VaSet
vasetType 3
)
xt "188000,14000,195250,25000"
pts [
"188000,14000"
"188000,25000"
"195250,25000"
]
)
start &267
end &99
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 623,0
va (VaSet
isHidden 1
)
xt "192000,24000,194700,25000"
st "clk_50_i"
blo "192000,24800"
tm "WireNameMgr"
)
)
on &40
)
*291 (Wire
uid 636,0
shape (OrthoPolyLine
uid 637,0
va (VaSet
vasetType 3
)
xt "216750,24000,229250,24000"
pts [
"216750,24000"
"229250,24000"
]
)
start &102
end &91
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 641,0
va (VaSet
isHidden 1
)
xt "219000,23000,226300,24000"
st "clr_raw_addr_index"
blo "219000,23800"
tm "WireNameMgr"
)
)
on &5
)
*292 (Wire
uid 642,0
shape (OrthoPolyLine
uid 643,0
va (VaSet
vasetType 3
)
xt "216750,26000,232250,33000"
pts [
"216750,26000"
"222000,26000"
"222000,33000"
"232250,33000"
]
)
start &103
end &79
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 647,0
va (VaSet
isHidden 1
)
xt "217000,25000,220200,26000"
st "raw_wren"
blo "217000,25800"
tm "WireNameMgr"
)
)
on &7
)
*293 (Wire
uid 648,0
shape (OrthoPolyLine
uid 649,0
va (VaSet
vasetType 3
)
xt "216750,23000,218000,23000"
pts [
"216750,23000"
"218000,23000"
]
)
start &104
end &63
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 653,0
va (VaSet
isHidden 1
)
xt "216000,22000,219500,23000"
st "raw_ack_o"
blo "216000,22800"
tm "WireNameMgr"
)
)
on &64
)
*294 (Wire
uid 730,0
shape (OrthoPolyLine
uid 731,0
va (VaSet
vasetType 3
)
xt "82000,4000,91250,4000"
pts [
"82000,4000"
"91250,4000"
]
)
start *295 (BdJunction
uid 1866,0
ps "OnConnectorStrategy"
shape (Circle
uid 1867,0
va (VaSet
vasetType 1
)
xt "81600,3600,82400,4400"
radius 400
)
)
end &110
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 735,0
va (VaSet
isHidden 1
)
xt "77000,3000,84600,4000"
st "samples_coadd_reg"
blo "77000,3800"
tm "WireNameMgr"
)
)
on &19
)
*296 (Wire
uid 736,0
shape (OrthoPolyLine
uid 737,0
va (VaSet
vasetType 3
)
xt "81000,5000,91250,5000"
pts [
"81000,5000"
"91250,5000"
]
)
start *297 (BdJunction
uid 1870,0
ps "OnConnectorStrategy"
shape (Circle
uid 1871,0
va (VaSet
vasetType 1
)
xt "80600,4600,81400,5400"
radius 400
)
)
end &111
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 741,0
va (VaSet
isHidden 1
)
xt "77000,4000,83700,5000"
st "coadd_write_addr"
blo "77000,4800"
tm "WireNameMgr"
)
)
on &20
)
*298 (Wire
uid 748,0
shape (OrthoPolyLine
uid 749,0
va (VaSet
vasetType 3
)
xt "89000,7000,91250,7000"
pts [
"89000,7000"
"91250,7000"
]
)
end &113
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 753,0
va (VaSet
isHidden 1
)
xt "70000,6000,76700,7000"
st "coadd_write_addr"
blo "70000,6800"
tm "WireNameMgr"
)
)
on &20
)
*299 (Wire
uid 754,0
shape (OrthoPolyLine
uid 755,0
va (VaSet
vasetType 3
)
xt "37000,6000,91250,6000"
pts [
"37000,6000"
"91250,6000"
]
)
start *300 (BdJunction
uid 1876,0
ps "OnConnectorStrategy"
shape (Circle
uid 1877,0
va (VaSet
vasetType 1
)
xt "36600,5600,37400,6400"
radius 400
)
)
end &114
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 759,0
va (VaSet
isHidden 1
)
xt "62000,5000,66700,6000"
st "wren_bank0"
blo "62000,5800"
tm "WireNameMgr"
)
)
on &25
)
*301 (Wire
uid 760,0
shape (OrthoPolyLine
uid 761,0
va (VaSet
vasetType 3
)
xt "85000,8000,91250,14000"
pts [
"85000,14000"
"85000,8000"
"91250,8000"
]
)
start &261
end &115
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 765,0
va (VaSet
isHidden 1
)
xt "88000,7000,90700,8000"
st "clk_50_i"
blo "88000,7800"
tm "WireNameMgr"
)
)
on &40
)
*302 (Wire
uid 766,0
shape (OrthoPolyLine
uid 767,0
va (VaSet
vasetType 3
)
xt "100750,5000,116000,5000"
pts [
"100750,5000"
"116000,5000"
]
)
start &116
end &229
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 771,0
va (VaSet
isHidden 1
)
xt "98000,4000,107000,5000"
st "coadd_dat_porta_bank0"
blo "98000,4800"
tm "WireNameMgr"
)
)
on &8
)
*303 (Wire
uid 772,0
shape (OrthoPolyLine
uid 773,0
va (VaSet
vasetType 3
)
xt "100750,-3000,159250,4000"
pts [
"100750,4000"
"106000,4000"
"106000,-3000"
"151000,-3000"
"151000,4000"
"159250,4000"
]
)
start &117
end &212
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 777,0
va (VaSet
isHidden 1
)
xt "101000,3000,110000,4000"
st "coadd_dat_portb_bank0"
blo "101000,3800"
tm "WireNameMgr"
)
)
on &10
)
*304 (Wire
uid 822,0
shape (OrthoPolyLine
uid 823,0
va (VaSet
vasetType 3
)
xt "82000,23000,91250,23000"
pts [
"82000,23000"
"91250,23000"
]
)
start *305 (BdJunction
uid 1868,0
ps "OnConnectorStrategy"
shape (Circle
uid 1869,0
va (VaSet
vasetType 1
)
xt "81600,22600,82400,23400"
radius 400
)
)
end &123
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 827,0
va (VaSet
isHidden 1
)
xt "77000,22000,84600,23000"
st "samples_coadd_reg"
blo "77000,22800"
tm "WireNameMgr"
)
)
on &19
)
*306 (Wire
uid 828,0
shape (OrthoPolyLine
uid 829,0
va (VaSet
vasetType 3
)
xt "81000,24000,91250,24000"
pts [
"81000,24000"
"91250,24000"
]
)
start *307 (BdJunction
uid 1872,0
ps "OnConnectorStrategy"
shape (Circle
uid 1873,0
va (VaSet
vasetType 1
)
xt "80600,23600,81400,24400"
radius 400
)
)
end &124
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 833,0
va (VaSet
isHidden 1
)
xt "77000,23000,83700,24000"
st "coadd_write_addr"
blo "77000,23800"
tm "WireNameMgr"
)
)
on &20
)
*308 (Wire
uid 834,0
shape (OrthoPolyLine
uid 835,0
va (VaSet
vasetType 3
)
xt "86000,18000,91250,28000"
pts [
"86000,18000"
"86000,28000"
"91250,28000"
]
)
start &282
end &125
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 839,0
va (VaSet
isHidden 1
)
xt "74000,27000,80100,28000"
st "coadded_addr_i"
blo "74000,27800"
tm "WireNameMgr"
)
)
on &54
)
*309 (Wire
uid 840,0
shape (OrthoPolyLine
uid 841,0
va (VaSet
vasetType 3
)
xt "89000,26000,91250,26000"
pts [
"89000,26000"
"91250,26000"
]
)
end &126
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 845,0
va (VaSet
isHidden 1
)
xt "70000,25000,76700,26000"
st "coadd_write_addr"
blo "70000,25800"
tm "WireNameMgr"
)
)
on &20
)
*310 (Wire
uid 846,0
shape (OrthoPolyLine
uid 847,0
va (VaSet
vasetType 3
)
xt "85000,21000,91250,25000"
pts [
"85000,21000"
"85000,25000"
"91250,25000"
]
)
start *311 (BdJunction
uid 1880,0
ps "OnConnectorStrategy"
shape (Circle
uid 1881,0
va (VaSet
vasetType 1
)
xt "84600,20600,85400,21400"
radius 400
)
)
end &127
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 851,0
va (VaSet
isHidden 1
)
xt "86000,24000,90700,25000"
st "wren_bank1"
blo "86000,24800"
tm "WireNameMgr"
)
)
on &26
)
*312 (Wire
uid 852,0
shape (OrthoPolyLine
uid 853,0
va (VaSet
vasetType 3
)
xt "84000,14000,91250,27000"
pts [
"84000,14000"
"84000,27000"
"91250,27000"
]
)
start &262
end &128
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 857,0
va (VaSet
isHidden 1
)
xt "88000,26000,90700,27000"
st "clk_50_i"
blo "88000,26800"
tm "WireNameMgr"
)
)
on &40
)
*313 (Wire
uid 858,0
shape (OrthoPolyLine
uid 859,0
va (VaSet
vasetType 3
)
xt "100750,6000,116000,24000"
pts [
"100750,24000"
"106000,24000"
"106000,6000"
"116000,6000"
]
)
start &129
end &229
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 863,0
va (VaSet
isHidden 1
)
xt "96000,5000,105000,6000"
st "coadd_dat_porta_bank1"
blo "96000,5800"
tm "WireNameMgr"
)
)
on &11
)
*314 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
)
xt "100750,-4000,159250,23000"
pts [
"100750,23000"
"107000,23000"
"107000,-4000"
"150000,-4000"
"150000,5000"
"159250,5000"
]
)
start &130
end &214
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 869,0
va (VaSet
isHidden 1
)
xt "101000,22000,110000,23000"
st "coadd_dat_portb_bank1"
blo "101000,22800"
tm "WireNameMgr"
)
)
on &12
)
*315 (Wire
uid 931,0
shape (OrthoPolyLine
uid 932,0
va (VaSet
vasetType 3
)
xt "131000,4000,133250,4000"
pts [
"131000,4000"
"133250,4000"
]
)
end &139
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 936,0
va (VaSet
isHidden 1
)
xt "112000,3000,118700,4000"
st "coadd_write_addr"
blo "112000,3800"
tm "WireNameMgr"
)
)
on &20
)
*316 (Wire
uid 943,0
shape (OrthoPolyLine
uid 944,0
va (VaSet
vasetType 3
)
xt "127000,6000,133250,14000"
pts [
"127000,14000"
"127000,6000"
"133250,6000"
]
)
start &264
end &141
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 948,0
va (VaSet
isHidden 1
)
xt "130000,5000,132700,6000"
st "clk_50_i"
blo "130000,5800"
tm "WireNameMgr"
)
)
on &40
)
*317 (Wire
uid 949,0
shape (OrthoPolyLine
uid 950,0
va (VaSet
vasetType 3
)
xt "142750,2000,159250,6000"
pts [
"142750,2000"
"148000,2000"
"148000,6000"
"159250,6000"
]
)
start &143
end &215
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
va (VaSet
isHidden 1
)
xt "144000,1000,152800,2000"
st "intgrl_dat_portb_bank0"
blo "144000,1800"
tm "WireNameMgr"
)
)
on &13
)
*318 (Wire
uid 1004,0
shape (OrthoPolyLine
uid 1005,0
va (VaSet
vasetType 3
)
xt "133000,11000,133250,24000"
pts [
"133000,11000"
"133000,24000"
"133250,24000"
]
)
start *319 (BdJunction
uid 1864,0
ps "OnConnectorStrategy"
shape (Circle
uid 1865,0
va (VaSet
vasetType 1
)
xt "132600,10600,133400,11400"
radius 400
)
)
end &150
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1009,0
va (VaSet
isHidden 1
)
xt "117000,23000,122700,24000"
st "integral_result"
blo "117000,23800"
tm "WireNameMgr"
)
)
on &29
)
*320 (Wire
uid 1010,0
shape (OrthoPolyLine
uid 1011,0
va (VaSet
vasetType 3
)
xt "132000,3000,133250,25000"
pts [
"132000,3000"
"132000,25000"
"133250,25000"
]
)
start *321 (BdJunction
uid 1874,0
ps "OnConnectorStrategy"
shape (Circle
uid 1875,0
va (VaSet
vasetType 1
)
xt "131600,2600,132400,3400"
radius 400
)
)
end &151
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1015,0
va (VaSet
isHidden 1
)
xt "115000,24000,121700,25000"
st "coadd_write_addr"
blo "115000,24800"
tm "WireNameMgr"
)
)
on &20
)
*322 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
)
xt "131000,26000,133250,26000"
pts [
"131000,26000"
"133250,26000"
]
)
end &153
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1021,0
va (VaSet
isHidden 1
)
xt "112000,25000,118700,26000"
st "coadd_write_addr"
blo "112000,25800"
tm "WireNameMgr"
)
)
on &20
)
*323 (Wire
uid 1028,0
shape (OrthoPolyLine
uid 1029,0
va (VaSet
vasetType 3
)
xt "128000,14000,133250,28000"
pts [
"128000,14000"
"128000,28000"
"133250,28000"
]
)
start &265
end &155
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1033,0
va (VaSet
isHidden 1
)
xt "130000,27000,132700,28000"
st "clk_50_i"
blo "130000,27800"
tm "WireNameMgr"
)
)
on &40
)
*324 (Wire
uid 1034,0
shape (OrthoPolyLine
uid 1035,0
va (VaSet
vasetType 3
)
xt "142750,7000,159250,23000"
pts [
"142750,23000"
"148000,23000"
"148000,7000"
"159250,7000"
]
)
start &157
end &217
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1039,0
va (VaSet
isHidden 1
)
xt "144000,22000,152800,23000"
st "intgrl_dat_portb_bank1"
blo "144000,22800"
tm "WireNameMgr"
)
)
on &15
)
*325 (Wire
uid 1156,0
shape (OrthoPolyLine
uid 1157,0
va (VaSet
vasetType 3
)
xt "47000,16000,52250,29000"
pts [
"47000,16000"
"47000,29000"
"52250,29000"
]
)
start &271
end &164
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1161,0
va (VaSet
isHidden 1
)
xt "50000,28000,51500,29000"
st "rst_i"
blo "50000,28800"
tm "WireNameMgr"
)
)
on &42
)
*326 (Wire
uid 1162,0
shape (OrthoPolyLine
uid 1163,0
va (VaSet
vasetType 3
)
xt "46000,14000,52250,28000"
pts [
"46000,14000"
"46000,28000"
"52250,28000"
]
)
start &260
end &165
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1167,0
va (VaSet
isHidden 1
)
xt "49000,27000,51700,28000"
st "clk_50_i"
blo "49000,27800"
tm "WireNameMgr"
)
)
on &40
)
*327 (Wire
uid 1168,0
shape (OrthoPolyLine
uid 1169,0
va (VaSet
vasetType 3
)
xt "45000,15000,52250,27000"
pts [
"45000,15000"
"45000,27000"
"52250,27000"
]
)
start &255
end &166
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1173,0
va (VaSet
isHidden 1
)
xt "39000,26000,42200,27000"
st "adc_dat_i"
blo "39000,26800"
tm "WireNameMgr"
)
)
on &32
)
*328 (Wire
uid 1180,0
shape (OrthoPolyLine
uid 1181,0
va (VaSet
vasetType 3
)
xt "74750,23000,76000,23000"
pts [
"74750,23000"
"76000,23000"
]
)
start &168
end &75
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1185,0
va (VaSet
isHidden 1
)
xt "65000,22000,71500,23000"
st "adc_offset_adr_o"
blo "65000,22800"
tm "WireNameMgr"
)
)
on &76
)
*329 (Wire
uid 1192,0
shape (OrthoPolyLine
uid 1193,0
va (VaSet
vasetType 3
)
xt "3000,30000,80000,32000"
pts [
"74750,30000"
"80000,30000"
"80000,32000"
"3000,32000"
"3000,30000"
"8250,30000"
]
)
start &170
end &188
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1197,0
va (VaSet
isHidden 1
)
xt "75000,29000,83100,30000"
st "adc_coadd_en_5delay"
blo "75000,29800"
tm "WireNameMgr"
)
)
on &16
)
*330 (Wire
uid 1198,0
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
)
xt "2000,29000,81000,33000"
pts [
"74750,29000"
"81000,29000"
"81000,33000"
"2000,33000"
"2000,29000"
"8250,29000"
]
)
start &171
end &189
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1203,0
va (VaSet
isHidden 1
)
xt "75000,28000,83100,29000"
st "adc_coadd_en_4delay"
blo "75000,28800"
tm "WireNameMgr"
)
)
on &18
)
*331 (Wire
uid 1210,0
optionalChildren [
&295
&305
]
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
)
xt "74750,-2000,159250,25000"
pts [
"74750,25000"
"82000,25000"
"82000,-2000"
"152000,-2000"
"152000,3000"
"159250,3000"
]
)
start &173
end &207
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1215,0
va (VaSet
isHidden 1
)
xt "75000,24000,82600,25000"
st "samples_coadd_reg"
blo "75000,24800"
tm "WireNameMgr"
)
)
on &19
)
*332 (Wire
uid 1228,0
optionalChildren [
&297
&307
&321
]
shape (OrthoPolyLine
uid 1229,0
va (VaSet
vasetType 3
)
xt "74750,1000,133250,24000"
pts [
"74750,24000"
"81000,24000"
"81000,1000"
"128000,1000"
"128000,3000"
"133250,3000"
]
)
start &176
end &137
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
isHidden 1
)
xt "75000,23000,81700,24000"
st "coadd_write_addr"
blo "75000,23800"
tm "WireNameMgr"
)
)
on &20
)
*333 (Wire
uid 1374,0
shape (OrthoPolyLine
uid 1375,0
va (VaSet
vasetType 3
)
xt "1000,16000,8250,26000"
pts [
"1000,16000"
"1000,26000"
"8250,26000"
]
)
start &270
end &182
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1379,0
va (VaSet
isHidden 1
)
xt "6000,25000,7500,26000"
st "rst_i"
blo "6000,25800"
tm "WireNameMgr"
)
)
on &42
)
*334 (Wire
uid 1380,0
shape (OrthoPolyLine
uid 1381,0
va (VaSet
vasetType 3
)
xt "0,14000,8250,25000"
pts [
"0,14000"
"0,25000"
"8250,25000"
]
)
start &259
end &183
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1385,0
va (VaSet
isHidden 1
)
xt "5000,24000,7700,25000"
st "clk_50_i"
blo "5000,24800"
tm "WireNameMgr"
)
)
on &40
)
*335 (Wire
uid 1392,0
shape (OrthoPolyLine
uid 1393,0
va (VaSet
vasetType 3
)
xt "2000,17000,8250,27000"
pts [
"2000,17000"
"2000,27000"
"8250,27000"
]
)
start &278
end &185
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1397,0
va (VaSet
isHidden 1
)
xt "-1000,26000,8200,27000"
st "restart_frame_aligned_i"
blo "-1000,26800"
tm "WireNameMgr"
)
)
on &48
)
*336 (Wire
uid 1404,0
shape (OrthoPolyLine
uid 1405,0
va (VaSet
vasetType 3
)
xt "1000,28000,8250,40000"
pts [
"1000,40000"
"1000,28000"
"8250,28000"
]
)
start &275
end &187
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1409,0
va (VaSet
isHidden 1
)
xt "2000,27000,8200,28000"
st "adc_coadd_en_i"
blo "2000,27800"
tm "WireNameMgr"
)
)
on &44
)
*337 (Wire
uid 1422,0
shape (OrthoPolyLine
uid 1423,0
va (VaSet
vasetType 3
)
xt "31750,24000,52250,28000"
pts [
"31750,28000"
"41000,28000"
"41000,24000"
"52250,24000"
]
)
start &190
end &172
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1427,0
va (VaSet
isHidden 1
)
xt "32000,27000,41300,28000"
st "clr_samples_coadd_reg"
blo "32000,27800"
tm "WireNameMgr"
)
)
on &21
)
*338 (Wire
uid 1428,0
shape (OrthoPolyLine
uid 1429,0
va (VaSet
vasetType 3
)
xt "31750,25000,52250,29000"
pts [
"31750,29000"
"44000,29000"
"44000,25000"
"52250,25000"
]
)
start &191
end &174
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1433,0
va (VaSet
isHidden 1
)
xt "32000,28000,38900,29000"
st "address_count_en"
blo "32000,28800"
tm "WireNameMgr"
)
)
on &23
)
*339 (Wire
uid 1434,0
shape (OrthoPolyLine
uid 1435,0
va (VaSet
vasetType 3
)
xt "31750,26000,52250,30000"
pts [
"31750,30000"
"43000,30000"
"43000,26000"
"52250,26000"
]
)
start &192
end &175
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1439,0
va (VaSet
isHidden 1
)
xt "32000,29000,39000,30000"
st "clr_address_count"
blo "32000,29800"
tm "WireNameMgr"
)
)
on &24
)
*340 (Wire
uid 1440,0
optionalChildren [
&300
]
shape (OrthoPolyLine
uid 1441,0
va (VaSet
vasetType 3
)
xt "31750,2000,133250,24000"
pts [
"31750,24000"
"37000,24000"
"37000,2000"
"133250,2000"
]
)
start &193
end &140
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1445,0
va (VaSet
isHidden 1
)
xt "32000,23000,36700,24000"
st "wren_bank0"
blo "32000,23800"
tm "WireNameMgr"
)
)
on &25
)
*341 (Wire
uid 1446,0
optionalChildren [
&311
]
shape (OrthoPolyLine
uid 1447,0
va (VaSet
vasetType 3
)
xt "31750,21000,133250,25000"
pts [
"31750,25000"
"38000,25000"
"38000,21000"
"127000,21000"
"127000,23000"
"133250,23000"
]
)
start &194
end &154
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1451,0
va (VaSet
isHidden 1
)
xt "32000,24000,36700,25000"
st "wren_bank1"
blo "32000,24800"
tm "WireNameMgr"
)
)
on &26
)
*342 (Wire
uid 1452,0
shape (OrthoPolyLine
uid 1453,0
va (VaSet
vasetType 3
)
xt "31750,0,159250,26000"
pts [
"31750,26000"
"39000,26000"
"39000,0"
"154000,0"
"154000,1000"
"159250,1000"
]
)
start &195
end &211
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1457,0
va (VaSet
isHidden 1
)
xt "32000,25000,37300,26000"
st "wren_for_fsfb"
blo "32000,25800"
tm "WireNameMgr"
)
)
on &27
)
*343 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
)
xt "31750,23000,33000,23000"
pts [
"31750,23000"
"33000,23000"
]
)
start &196
end &65
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1463,0
va (VaSet
isHidden 1
)
xt "30000,22000,35600,23000"
st "coadd_done_o"
blo "30000,22800"
tm "WireNameMgr"
)
)
on &66
)
*344 (Wire
uid 1464,0
optionalChildren [
*345 (BdJunction
uid 1878,0
ps "OnConnectorStrategy"
shape (Circle
uid 1879,0
va (VaSet
vasetType 1
)
xt "109600,-1400,110400,-600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1465,0
va (VaSet
vasetType 3
)
xt "31750,-1000,159250,27000"
pts [
"31750,27000"
"40000,27000"
"40000,-1000"
"153000,-1000"
"153000,2000"
"159250,2000"
]
)
start &197
end &209
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1469,0
va (VaSet
isHidden 1
)
xt "32000,26000,37100,27000"
st "current_bank"
blo "32000,26800"
tm "WireNameMgr"
)
)
on &28
)
*346 (Wire
uid 1608,0
shape (OrthoPolyLine
uid 1609,0
va (VaSet
vasetType 3
)
xt "154000,9000,159250,16000"
pts [
"154000,16000"
"154000,9000"
"159250,9000"
]
)
start &272
end &203
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1613,0
va (VaSet
isHidden 1
)
xt "157000,8000,158500,9000"
st "rst_i"
blo "157000,8800"
tm "WireNameMgr"
)
)
on &42
)
*347 (Wire
uid 1614,0
shape (OrthoPolyLine
uid 1615,0
va (VaSet
vasetType 3
)
xt "153000,8000,159250,14000"
pts [
"153000,14000"
"153000,8000"
"159250,8000"
]
)
start &266
end &205
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1619,0
va (VaSet
isHidden 1
)
xt "156000,7000,158700,8000"
st "clk_50_i"
blo "156000,7800"
tm "WireNameMgr"
)
)
on &40
)
*348 (Wire
uid 1668,0
shape (OrthoPolyLine
uid 1669,0
va (VaSet
vasetType 3
)
xt "180750,0,182000,0"
pts [
"180750,0"
"182000,0"
]
)
start &218
end &67
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1673,0
va (VaSet
isHidden 1
)
xt "172000,-1000,179800,0"
st "current_coadd_dat_o"
blo "172000,-200"
tm "WireNameMgr"
)
)
on &68
)
*349 (Wire
uid 1674,0
shape (OrthoPolyLine
uid 1675,0
va (VaSet
vasetType 3
)
xt "180750,1000,182000,1000"
pts [
"180750,1000"
"182000,1000"
]
)
start &220
end &69
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1679,0
va (VaSet
isHidden 1
)
xt "172000,0,178800,1000"
st "current_diff_dat_o"
blo "172000,800"
tm "WireNameMgr"
)
)
on &70
)
*350 (Wire
uid 1680,0
shape (OrthoPolyLine
uid 1681,0
va (VaSet
vasetType 3
)
xt "180750,2000,182000,2000"
pts [
"180750,2000"
"182000,2000"
]
)
start &221
end &71
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1685,0
va (VaSet
isHidden 1
)
xt "172000,1000,180800,2000"
st "current_integral_dat_o"
blo "172000,1800"
tm "WireNameMgr"
)
)
on &72
)
*351 (Wire
uid 1686,0
optionalChildren [
&319
]
shape (OrthoPolyLine
uid 1687,0
va (VaSet
vasetType 3
)
xt "128000,7000,186000,11000"
pts [
"180750,9000"
"186000,9000"
"186000,11000"
"128000,11000"
"128000,7000"
"133250,7000"
]
)
start &222
end &136
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1691,0
va (VaSet
isHidden 1
)
xt "181000,8000,186700,9000"
st "integral_result"
blo "181000,8800"
tm "WireNameMgr"
)
)
on &29
)
*352 (Wire
uid 1715,0
shape (OrthoPolyLine
uid 1716,0
va (VaSet
vasetType 3
)
xt "109000,8000,116000,14000"
pts [
"109000,14000"
"109000,8000"
"116000,8000"
]
)
start &263
end &229
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1722,0
va (VaSet
isHidden 1
)
xt "112000,7000,114700,8000"
st "clk_50_i"
blo "112000,7800"
tm "WireNameMgr"
)
)
on &40
)
*353 (Wire
uid 1739,0
shape (OrthoPolyLine
uid 1740,0
va (VaSet
vasetType 3
)
xt "110000,-1000,116000,7000"
pts [
"110000,-1000"
"110000,7000"
"116000,7000"
]
)
start &345
end &229
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1746,0
va (VaSet
isHidden 1
)
xt "110000,6000,115100,7000"
st "current_bank"
blo "110000,6800"
tm "WireNameMgr"
)
)
on &28
)
*354 (Wire
uid 1747,0
shape (OrthoPolyLine
uid 1748,0
va (VaSet
vasetType 3
)
xt "119000,5000,120000,5000"
pts [
"119000,5000"
"120000,5000"
]
)
start &229
end &37
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1754,0
va (VaSet
isHidden 1
)
xt "118000,4000,121300,5000"
st "adc_clk_o"
blo "118000,4800"
tm "WireNameMgr"
)
)
on &38
)
*355 (Wire
uid 1755,0
shape (OrthoPolyLine
uid 1756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "119000,6000,120000,6000"
pts [
"119000,6000"
"120000,6000"
]
)
start &229
end &55
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1762,0
va (VaSet
isHidden 1
)
xt "111000,5000,116800,6000"
st "coadded_dat_o"
blo "111000,5800"
tm "WireNameMgr"
)
)
on &56
)
*356 (Wire
uid 1763,0
shape (OrthoPolyLine
uid 1764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "119000,9000,232250,34000"
pts [
"119000,9000"
"125000,9000"
"125000,34000"
"232250,34000"
]
)
start &229
end &78
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1770,0
va (VaSet
isHidden 1
)
xt "120000,8000,122600,9000"
st "raw_dat"
blo "120000,8800"
tm "WireNameMgr"
)
)
on &1
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *357 (PackageList
uid 1882,0
stg "VerticalLayoutStrategy"
textVec [
*358 (Text
uid 1883,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,45375,6400,46375"
st "Package List"
blo "1000,46175"
)
*359 (MLText
uid 1884,0
va (VaSet
isHidden 1
)
xt "1000,46375,11900,49375"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1885,0
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
uid 1886,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,45375,29100,46375"
st "Compiler Directives"
blo "21000,46175"
)
*361 (Text
uid 1887,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,46375,30600,47375"
st "Pre-module directives:"
blo "21000,47175"
)
*362 (MLText
uid 1888,0
va (VaSet
isHidden 1
)
xt "21000,47375,28500,49375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*363 (Text
uid 1889,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,49375,31100,50375"
st "Post-module directives:"
blo "21000,50175"
)
*364 (MLText
uid 1890,0
va (VaSet
isHidden 1
)
xt "21000,45375,21000,45375"
tm "BdCompilerDirectivesTextMgr"
)
*365 (Text
uid 1891,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,50375,30900,51375"
st "End-module directives:"
blo "21000,51175"
)
*366 (MLText
uid 1892,0
va (VaSet
isHidden 1
)
xt "21000,51375,21000,51375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,895,750"
viewArea "-14200,-4000,248000,58000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 1892,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*367 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*368 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*369 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
gi *370 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*371 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*372 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*373 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*374 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
)
*375 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
)
*376 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*377 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*378 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*379 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*380 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*381 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*382 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*383 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*384 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*385 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*386 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*387 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*388 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,45375,19400,46375"
st "Declarations"
blo "14000,46175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,46375,16300,47375"
st "Ports:"
blo "14000,47175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,65775,17400,66775"
st "Pre User:"
blo "14000,66575"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,66775,68500,68375"
st "constant GROUNDED_ADDR : std_logic_vector(COADD_ADDR_WIDTH-1 downto 0) := (others => '0');
constant ZERO_PAD : std_logic_vector((RAW_DAT_WIDTH - ADC_DAT_WIDTH -1) downto 0) := (others => '0');
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,68375,21100,69375"
st "Diagram Signals:"
blo "14000,69175"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,113375,18700,114375"
st "Post User:"
blo "14000,114175"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,45375,14000,45375"
tm "BdDeclarativeTextMgr"
)
)
createCompDecls 0
ordering 1
)
