Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 20e00f933c2f411e9193df39f8f25cac --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot counter_bench_behav xil_defaultlib.counter_bench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.binary_cnt [binary_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_cnt [ripple_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.onehot_cnt [onehot_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_top [counter_top_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_bench
Built simulation snapshot counter_bench_behav
