Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep 23 22:09:25 2018
| Host         : DESKTOP-RO8D54L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Memory_Scroll_control_sets_placed.rpt
| Design       : Memory_Scroll
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            6 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            4 |
| No           | No                    | Yes                    |              36 |            5 |
| No           | Yes                   | No                     |              50 |            7 |
| Yes          | No                    | No                     |              32 |            4 |
| Yes          | No                    | Yes                    |              40 |            8 |
| Yes          | Yes                   | No                     |              32 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------+-------------------------+------------------+----------------+
|       Clock Signal       |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------+-------------------------+------------------+----------------+
|  state_reg[0]            |                         |                         |                1 |              2 |
|  rgb_led1_reg[2]_i_2_n_0 |                         |                         |                2 |              6 |
|  d3_tmp                  |                         |                         |                1 |              8 |
|  clk_IBUF_BUFG           | timer/d3_reg[3]_i_1_n_0 | timerRST                |                2 |              8 |
|  clk_IBUF_BUFG           | timer/d2_next           | timer/d2_reg[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG           | timer/d1_next           | timer/d1_reg[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG           | timer/E[0]              | btnr_IBUF               |                1 |              8 |
|  clk_IBUF_BUFG           | timer/ms_tick           | timer/d0_next           |                1 |              8 |
|  clk_IBUF_BUFG           | dsp3                    |                         |                4 |             32 |
|  clk_IBUF_BUFG           | rgb_led1_reg[2]_i_1_n_0 | btnr_IBUF               |                7 |             32 |
|  clk_IBUF_BUFG           |                         | btnr_IBUF               |                5 |             36 |
|  clk_IBUF_BUFG           |                         | timer/ms_reg[0]_i_1_n_0 |                7 |             50 |
+--------------------------+-------------------------+-------------------------+------------------+----------------+


