OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 22 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 80080 80080 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     21869
Number of terminals:      264
Number of snets:          2
Number of nets:           21528

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 350.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 351534.
[INFO DRT-0033] V1 shape region query size = 636631.
[INFO DRT-0033] M2 shape region query size = 20390.
[INFO DRT-0033] V2 shape region query size = 12267.
[INFO DRT-0033] M3 shape region query size = 12267.
[INFO DRT-0033] V3 shape region query size = 8178.
[INFO DRT-0033] M4 shape region query size = 8258.
[INFO DRT-0033] V4 shape region query size = 8178.
[INFO DRT-0033] M5 shape region query size = 4708.
[INFO DRT-0033] V5 shape region query size = 812.
[INFO DRT-0033] M6 shape region query size = 434.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2002 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 350 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12631 groups.
#scanned instances     = 21869
#unique  instances     = 350
#stdCellGenAp          = 10929
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 8963
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 70178
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:14, elapsed time = 00:00:40, memory = 336.98 (MB), peak = 336.98 (MB)
global_route -congestion_report_file ./reports/asap7/ibex/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 10770
[INFO GRT-0019] Found 110 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 93

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal     285344        100860          64.65%
M3         Vertical       329152        146537          55.48%
M4         Horizontal     241388        106960          55.69%
M5         Vertical       241388        103025          57.32%
M6         Horizontal     175528         77581          55.80%
M7         Vertical       175528         87171          50.34%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 147877
[INFO GRT-0198] Via related Steiner nodes: 5877
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 206016
[INFO GRT-0112] Final usage 3D: 840901

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2              100860         48284           47.87%             0 /  0 /  0
M3              146537         70759           48.29%             0 /  0 /  0
M4              106960         43011           40.21%             0 /  0 /  0
M5              103025         32482           31.53%             0 /  0 /  0
M6               77581         18238           23.51%             0 /  0 /  0
M7               87171         10079           11.56%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           622134        222853           35.82%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 158778 um
[INFO GRT-0014] Routed nets: 21468
Took 8 seconds: global_route -congestion_report_file ./reports/asap7/ibex/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     21615
     1000 |     +0.0% |       0 |       0 |             0 |     20615
     2000 |     +0.0% |       0 |       0 |             0 |     19615
     3000 |     +0.0% |       0 |       0 |             0 |     18615
     4000 |     +0.0% |       0 |       0 |             0 |     17615
     5000 |     +0.0% |       0 |       0 |             0 |     16615
     6000 |     +0.0% |       0 |       0 |             0 |     15615
     7000 |     +0.0% |       0 |       0 |             0 |     14615
     8000 |     +0.0% |       0 |       0 |             0 |     13615
     9000 |     +0.0% |       0 |       0 |             0 |     12615
    10000 |     +0.0% |       0 |       0 |             0 |     11615
    11000 |     +0.0% |       0 |       0 |             0 |     10615
    12000 |     +0.0% |       0 |       0 |             0 |      9615
    13000 |     +0.0% |       0 |       0 |             0 |      8615
    14000 |     +0.0% |       0 |       0 |             0 |      7615
    15000 |     +0.0% |       0 |       0 |             0 |      6615
    16000 |     +0.0% |       0 |       0 |             0 |      5615
    17000 |     +0.0% |       0 |       0 |             0 |      4615
    18000 |     +0.0% |       0 |       0 |             0 |      3615
    19000 |     +0.0% |       0 |       0 |             0 |      2615
    20000 |     +0.0% |       2 |       1 |             1 |      1615
    21000 |     +0.0% |       2 |       1 |             1 |       615
    final |     +0.0% |       2 |       1 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0039] Resized 2 instances.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
Took 5 seconds: repair_design -verbose
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.3 u
average displacement        0.0 u
max displacement            0.3 u
original HPWL          101255.1 u
legalized HPWL         101255.7 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0094] Found 56 endpoints with setup violations.
[INFO RSZ-0099] Repairing 56 out of 56 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -21.131 |     -531.8 |     56 | gen_regfile_ff.register_file_i.rf_reg_q\[411\]$_DFFE_PN0P_/D
       10 |       0 |       0 |        2 |      0 |     8 |    +0.0% |  -20.692 |     -242.9 |     56 | instr_addr_o[31]
       18 |       0 |       0 |        2 |      0 |     7 |    +0.0% |  -15.647 |     -237.9 |     56 | instr_addr_o[31]
       19 |       0 |       0 |        2 |      0 |     7 |    +0.0% |  -15.647 |     -237.9 |     56 | instr_addr_o[31]
       20 |       0 |       0 |        2 |      0 |     7 |    +0.0% |  -15.647 |     -237.9 |     56 | instr_addr_o[31]
       30 |       0 |       0 |        2 |      1 |    16 |    +0.0% |  -15.647 |     -115.9 |     56 | instr_addr_o[31]
       33 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     54 | instr_addr_o[31]
       34 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     53 | instr_addr_o[31]
       35 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     52 | instr_addr_o[31]
       36 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     51 | instr_addr_o[31]
       37 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     50 | instr_addr_o[31]
       38 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     49 | instr_addr_o[31]
       39 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     48 | instr_addr_o[31]
       40 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     48 | instr_addr_o[31]
       40 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     47 | instr_addr_o[31]
       41 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     46 | instr_addr_o[31]
       42 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     45 | instr_addr_o[31]
       43 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     44 | instr_addr_o[31]
       44 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     43 | instr_addr_o[31]
       45 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     42 | instr_addr_o[31]
       46 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     41 | instr_addr_o[31]
       47 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     40 | instr_addr_o[31]
       48 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     39 | instr_addr_o[31]
       49 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     38 | instr_addr_o[31]
       50 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     38 | instr_addr_o[31]
       50 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     37 | instr_addr_o[31]
       51 |       0 |       0 |        2 |      1 |    19 |    +0.0% |  -15.647 |     -111.4 |     36 | instr_addr_o[31]
       54 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     34 | instr_addr_o[31]
       55 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     33 | instr_addr_o[31]
       56 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     32 | instr_addr_o[31]
       57 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     31 | instr_addr_o[31]
       58 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     30 | instr_addr_o[31]
       59 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     29 | instr_addr_o[31]
       60 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     29 | instr_addr_o[31]
       60 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     28 | instr_addr_o[31]
       61 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     27 | instr_addr_o[31]
       62 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     26 | instr_addr_o[31]
       63 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     25 | instr_addr_o[31]
       64 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     24 | instr_addr_o[31]
       65 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     23 | instr_addr_o[31]
       66 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     22 | instr_addr_o[31]
       67 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     21 | instr_addr_o[31]
       68 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     20 | instr_addr_o[31]
       69 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     19 | instr_addr_o[31]
       70 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     19 | instr_addr_o[31]
       70 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     18 | instr_addr_o[31]
       71 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     17 | instr_addr_o[31]
       72 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     16 | instr_addr_o[31]
       73 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     15 | instr_addr_o[31]
       74 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     14 | instr_addr_o[31]
       75 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     13 | instr_addr_o[31]
       76 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     12 | instr_addr_o[31]
       77 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     11 | instr_addr_o[31]
       78 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |     10 | instr_addr_o[31]
       79 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      9 | instr_addr_o[31]
       80 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      9 | instr_addr_o[31]
       80 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      8 | instr_addr_o[31]
       81 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      7 | instr_addr_o[31]
       82 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      6 | instr_addr_o[31]
       83 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      5 | instr_addr_o[31]
       84 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      4 | instr_addr_o[31]
       85 |       0 |       0 |        7 |      1 |    20 |    +0.0% |  -15.647 |      -17.1 |      3 | instr_addr_o[31]
       88 |       0 |       0 |       10 |      1 |    21 |    +0.0% |  -15.647 |      -15.6 |      1 | instr_addr_o[31]
       89 |       0 |       0 |       10 |      1 |    21 |    +0.0% |  -15.647 |      -15.6 |      0 | instr_addr_o[31]
       90 |       0 |       0 |       10 |      1 |    21 |    +0.0% |  -15.647 |      -15.6 |      0 | instr_addr_o[31]
       90 |       0 |       0 |       10 |      1 |    21 |    +0.0% |  -15.647 |      -15.6 |      0 | instr_addr_o[31]
      90* |       0 |       0 |       10 |      1 |    21 |    +0.0% |  -15.647 |      -15.6 |      1 | instr_addr_o[31]
      91* |       0 |       0 |       10 |      1 |    21 |    +0.0% |  -15.647 |      -15.6 |      1 | instr_addr_o[31]
    final |       0 |       0 |       10 |      1 |    21 |    +0.0% |  -15.647 |      -15.6 |      1 | instr_addr_o[31]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 7 buffers.
[INFO RSZ-0043] Swapped pins on 21 instances.
[INFO RSZ-0049] Cloned 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Took 6 seconds: repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          2.1 u
average displacement        0.0 u
max displacement            0.5 u
original HPWL          101265.9 u
legalized HPWL         101266.7 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 2652 u^2 46% utilization.
[INFO FLW-0007] clock core_clock period 1260.000000
[INFO FLW-0008] Clock core_clock period 1211.865
[INFO FLW-0009] Clock core_clock slack -15.647
[INFO FLW-0011] Path endpoint path count 3828
Elapsed time: 2:14.62[h:]min:sec. CPU time: user 976.09 sys 8.92 (731%). Peak memory: 997460KB.
