INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
