# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../trabajo_sed.srcs/sources_1/new/timer.vhd" \
"../../../../trabajo_sed.srcs/sim_1/new/timer_tb.vhd" \

# Do not sort compile order
nosort
