#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr  9 13:37:50 2021
# Process ID: 22832
# Current directory: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19432 C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.xpr
# Log file: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/vivado.log
# Journal file: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/khali/Downloads/AST3.0/Drawers.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/khali/Downloads/AST3.0/Asteroid_graph_animate.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/khali/Downloads/AST3.0/Asteroid_menu.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/khali/Downloads/AST3.0/vga_sync.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_GPU_controller_0_0

open_project: Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1100.078 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/Asteroid_graph_animate.vhd C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/Drawers.vhd C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/Asteroid_menu.vhd C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/vga_sync.vhd}
update_module_reference design_1_Asteroid_graph_anima_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/ip_repo'.
Reading block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:myI2STx:1.0 - myI2STx_0
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_0
Adding component instance block -- xilinx.com:user:mySPIRxTx:1.0 - mySPIRxTx_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:user:GPU_controller:2.0 - GPU_controller_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:Asteroid_graph_animate:1.0 - Asteroid_graph_anima_0
Adding component instance block -- xilinx.com:module_ref:Asteroid_Menu:1.0 - Asteroid_Menu_0
Adding component instance block -- xilinx.com:module_ref:vga_sync:1.0 - vga_sync_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:user:lfsr_7:1.0 - lfsr_7_0
Successfully read diagram <design_1> from block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Asteroid_graph_anima_0_0 from Asteroid_graph_animate_v1_0 1.0 to Asteroid_graph_animate_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ball_x'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ball_y'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'lfsr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'menu_on'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'game_on'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ship_x'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ship_y'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Asteroid_graph_anima_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'ball_x' is not found on the upgraded version of the cell '/Asteroid_graph_anima_0'. Its connection to the net 'GPU_controller_0_ship_x' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'ball_y' is not found on the upgraded version of the cell '/Asteroid_graph_anima_0'. Its connection to the net 'GPU_controller_0_ship_y' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'menu_on' is not found on the upgraded version of the cell '/Asteroid_graph_anima_0'. Its connection to the net 'Asteroid_Menu_0_game_on' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Asteroid_graph_anima_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.273 ; gain = 159.195
update_module_reference: Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1259.273 ; gain = 159.195
update_module_reference design_1_Asteroid_Menu_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/ip_repo'.
Upgrading 'C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Asteroid_Menu_0_0 from Asteroid_Menu_v1_0 1.0 to Asteroid_Menu_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'menu_on' width 2 differs from original width 1
WARNING: [IP_Flow 19-4698] Upgrade has added port 'lives'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'score'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'video_on'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Asteroid_Menu_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Asteroid_Menu_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.688 ; gain = 17.414
update_module_reference design_1_vga_sync_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/ip_repo'.
Upgrading 'C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_vga_sync_0_0 from vga_sync_v1_0 1.0 to vga_sync_v1_0 1.0
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.688 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/khali/Downloads/AST3.0/Asteroid_graph_animate.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/khali/Downloads/AST3.0/Asteroid_menu.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/khali/Downloads/AST3.0/Drawers.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/khali/Downloads/AST3.0/vga_sync.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/khali/Downloads/AST3.0/Asteroid_graph_animate.vhd C:/Users/khali/Downloads/AST3.0/Asteroid_menu.vhd C:/Users/khali/Downloads/AST3.0/Drawers.vhd C:/Users/khali/Downloads/AST3.0/vga_sync.vhd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:GPU_controller:2.0 [get_ips  design_1_GPU_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_GPU_controller_0_0 (GPU_controller_v2.0 2.0) from revision 7 to revision 9
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'game_on'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'menu_on'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_GPU_controller_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'game_on' is not found on the upgraded version of the cell '/GPU_controller_0'. Its connection to the net 'GPU_controller_0_game_on' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_GPU_controller_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <GPU_controller_0_game_on> has no source
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_GPU_controller_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins GPU_controller_0/ship_y] [get_bd_pins Asteroid_graph_anima_0/ship_y]
connect_bd_net [get_bd_pins GPU_controller_0/ship_x] [get_bd_pins Asteroid_graph_anima_0/ship_x]
connect_bd_net [get_bd_pins GPU_controller_0/menu_on] [get_bd_pins Asteroid_Menu_0/menu_on]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/game_on] [get_bd_pins Asteroid_Menu_0/game_on]
connect_bd_net [get_bd_pins Asteroid_Menu_0/score] [get_bd_pins GPU_controller_0/score]
connect_bd_net [get_bd_pins Asteroid_Menu_0/lives] [get_bd_pins GPU_controller_0/lives]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Asteroid_Menu_0/video_on

validate_bd_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:40 . Memory (MB): peak = 1431.504 ; gain = 79.211
connect_bd_net [get_bd_pins Asteroid_Menu_0/video_on] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Asteroid_Menu_0/video_on] [get_bd_pins processing_system7_0/FCLK_RESET0_N]'
connect_bd_net [get_bd_pins Asteroid_Menu_0/video_on] [get_bd_pins vga_sync_0/video_on]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1449.723 ; gain = 0.133
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:18 . Memory (MB): peak = 1449.723 ; gain = 16.160
save_bd_design
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_smartconnect_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPU_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Asteroid_graph_anima_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Asteroid_Menu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_GPU_controller_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 59.700 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_smartconnect_0_0, cache-ID = 0f15ebe0d7eb30c2; cache size = 59.700 MB.
config_ip_cache: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.383 ; gain = 5.473
[Fri Apr  9 13:55:26 2021] Launched design_1_GPU_controller_0_0_synth_1, design_1_Asteroid_Menu_0_0_synth_1, design_1_vga_sync_0_0_synth_1, design_1_Asteroid_graph_anima_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_GPU_controller_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_GPU_controller_0_0_synth_1/runme.log
design_1_Asteroid_Menu_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_Asteroid_Menu_0_0_synth_1/runme.log
design_1_vga_sync_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_vga_sync_0_0_synth_1/runme.log
design_1_Asteroid_graph_anima_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_Asteroid_graph_anima_0_0_synth_1/runme.log
synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/synth_1/runme.log
[Fri Apr  9 13:55:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 1647.383 ; gain = 172.227
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  9 14:23:23 2021...
