// Seed: 766424478
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input wand id_9,
    output supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input wire id_13,
    output uwire id_14,
    input supply0 id_15,
    input wire id_16,
    input wand id_17,
    input wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    input supply0 id_21
);
  assign module_1.id_7 = 0;
  assign id_10 = id_5;
  assign id_19 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    output supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    output wor id_9,
    output logic id_10,
    input uwire id_11
);
  always id_10 <= -1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_0,
      id_11,
      id_4,
      id_7,
      id_11,
      id_0,
      id_9,
      id_0,
      id_3,
      id_7,
      id_5,
      id_0,
      id_11,
      id_8,
      id_8,
      id_6,
      id_2,
      id_0
  );
  parameter id_13 = -1;
endmodule
