$date
	Sat Jun 11 20:48:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! OUT_B [3:0] $end
$var wire 4 " OUT_A [3:0] $end
$var reg 2 # SEL_A [1:0] $end
$var reg 2 $ SEL_B [1:0] $end
$var reg 1 % clk $end
$scope module my_reg_file $end
$var wire 2 & SEL_A [1:0] $end
$var wire 2 ' SEL_B [1:0] $end
$var wire 1 % clk $end
$var wire 4 ( QB3 [3:0] $end
$var wire 4 ) QB2 [3:0] $end
$var wire 4 * QB1 [3:0] $end
$var wire 4 + QB0 [3:0] $end
$var wire 4 , Q3 [3:0] $end
$var wire 4 - Q2 [3:0] $end
$var wire 4 . Q1 [3:0] $end
$var wire 4 / Q0 [3:0] $end
$var wire 4 0 OUT_B [3:0] $end
$var wire 4 1 OUT_A [3:0] $end
$scope module mux_41_4b_0 $end
$var wire 1 2 sel0 $end
$var wire 1 3 sel1 $end
$var wire 4 4 RES [3:0] $end
$var wire 4 5 D [3:0] $end
$var wire 4 6 C [3:0] $end
$var wire 4 7 B [3:0] $end
$var wire 4 8 A [3:0] $end
$scope module mux_41_1b_0[0] $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; c $end
$var wire 1 < d $end
$var wire 1 2 sel0 $end
$var wire 1 3 sel1 $end
$var wire 1 = res $end
$var wire 1 > cd_out $end
$var wire 1 ? ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 9 a $end
$var wire 1 @ a_out $end
$var wire 1 : b $end
$var wire 1 A b_out $end
$var wire 1 B not_sel $end
$var wire 1 ? res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 ; a $end
$var wire 1 C a_out $end
$var wire 1 < b $end
$var wire 1 D b_out $end
$var wire 1 E not_sel $end
$var wire 1 > res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 ? a $end
$var wire 1 F a_out $end
$var wire 1 > b $end
$var wire 1 G b_out $end
$var wire 1 H not_sel $end
$var wire 1 = res $end
$var wire 1 3 sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[1] $end
$var wire 1 I a $end
$var wire 1 J b $end
$var wire 1 K c $end
$var wire 1 L d $end
$var wire 1 2 sel0 $end
$var wire 1 3 sel1 $end
$var wire 1 M res $end
$var wire 1 N cd_out $end
$var wire 1 O ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 I a $end
$var wire 1 P a_out $end
$var wire 1 J b $end
$var wire 1 Q b_out $end
$var wire 1 R not_sel $end
$var wire 1 O res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 K a $end
$var wire 1 S a_out $end
$var wire 1 L b $end
$var wire 1 T b_out $end
$var wire 1 U not_sel $end
$var wire 1 N res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 O a $end
$var wire 1 V a_out $end
$var wire 1 N b $end
$var wire 1 W b_out $end
$var wire 1 X not_sel $end
$var wire 1 M res $end
$var wire 1 3 sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[2] $end
$var wire 1 Y a $end
$var wire 1 Z b $end
$var wire 1 [ c $end
$var wire 1 \ d $end
$var wire 1 2 sel0 $end
$var wire 1 3 sel1 $end
$var wire 1 ] res $end
$var wire 1 ^ cd_out $end
$var wire 1 _ ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 Y a $end
$var wire 1 ` a_out $end
$var wire 1 Z b $end
$var wire 1 a b_out $end
$var wire 1 b not_sel $end
$var wire 1 _ res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 [ a $end
$var wire 1 c a_out $end
$var wire 1 \ b $end
$var wire 1 d b_out $end
$var wire 1 e not_sel $end
$var wire 1 ^ res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 _ a $end
$var wire 1 f a_out $end
$var wire 1 ^ b $end
$var wire 1 g b_out $end
$var wire 1 h not_sel $end
$var wire 1 ] res $end
$var wire 1 3 sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[3] $end
$var wire 1 i a $end
$var wire 1 j b $end
$var wire 1 k c $end
$var wire 1 l d $end
$var wire 1 2 sel0 $end
$var wire 1 3 sel1 $end
$var wire 1 m res $end
$var wire 1 n cd_out $end
$var wire 1 o ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 i a $end
$var wire 1 p a_out $end
$var wire 1 j b $end
$var wire 1 q b_out $end
$var wire 1 r not_sel $end
$var wire 1 o res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 k a $end
$var wire 1 s a_out $end
$var wire 1 l b $end
$var wire 1 t b_out $end
$var wire 1 u not_sel $end
$var wire 1 n res $end
$var wire 1 2 sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 o a $end
$var wire 1 v a_out $end
$var wire 1 n b $end
$var wire 1 w b_out $end
$var wire 1 x not_sel $end
$var wire 1 m res $end
$var wire 1 3 sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux_41_4b_1 $end
$var wire 1 y sel0 $end
$var wire 1 z sel1 $end
$var wire 4 { RES [3:0] $end
$var wire 4 | D [3:0] $end
$var wire 4 } C [3:0] $end
$var wire 4 ~ B [3:0] $end
$var wire 4 !" A [3:0] $end
$scope module mux_41_1b_0[0] $end
$var wire 1 "" a $end
$var wire 1 #" b $end
$var wire 1 $" c $end
$var wire 1 %" d $end
$var wire 1 y sel0 $end
$var wire 1 z sel1 $end
$var wire 1 &" res $end
$var wire 1 '" cd_out $end
$var wire 1 (" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 "" a $end
$var wire 1 )" a_out $end
$var wire 1 #" b $end
$var wire 1 *" b_out $end
$var wire 1 +" not_sel $end
$var wire 1 (" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 $" a $end
$var wire 1 ," a_out $end
$var wire 1 %" b $end
$var wire 1 -" b_out $end
$var wire 1 ." not_sel $end
$var wire 1 '" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 (" a $end
$var wire 1 /" a_out $end
$var wire 1 '" b $end
$var wire 1 0" b_out $end
$var wire 1 1" not_sel $end
$var wire 1 &" res $end
$var wire 1 z sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[1] $end
$var wire 1 2" a $end
$var wire 1 3" b $end
$var wire 1 4" c $end
$var wire 1 5" d $end
$var wire 1 y sel0 $end
$var wire 1 z sel1 $end
$var wire 1 6" res $end
$var wire 1 7" cd_out $end
$var wire 1 8" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 2" a $end
$var wire 1 9" a_out $end
$var wire 1 3" b $end
$var wire 1 :" b_out $end
$var wire 1 ;" not_sel $end
$var wire 1 8" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 4" a $end
$var wire 1 <" a_out $end
$var wire 1 5" b $end
$var wire 1 =" b_out $end
$var wire 1 >" not_sel $end
$var wire 1 7" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 8" a $end
$var wire 1 ?" a_out $end
$var wire 1 7" b $end
$var wire 1 @" b_out $end
$var wire 1 A" not_sel $end
$var wire 1 6" res $end
$var wire 1 z sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[2] $end
$var wire 1 B" a $end
$var wire 1 C" b $end
$var wire 1 D" c $end
$var wire 1 E" d $end
$var wire 1 y sel0 $end
$var wire 1 z sel1 $end
$var wire 1 F" res $end
$var wire 1 G" cd_out $end
$var wire 1 H" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 B" a $end
$var wire 1 I" a_out $end
$var wire 1 C" b $end
$var wire 1 J" b_out $end
$var wire 1 K" not_sel $end
$var wire 1 H" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 D" a $end
$var wire 1 L" a_out $end
$var wire 1 E" b $end
$var wire 1 M" b_out $end
$var wire 1 N" not_sel $end
$var wire 1 G" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 H" a $end
$var wire 1 O" a_out $end
$var wire 1 G" b $end
$var wire 1 P" b_out $end
$var wire 1 Q" not_sel $end
$var wire 1 F" res $end
$var wire 1 z sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[3] $end
$var wire 1 R" a $end
$var wire 1 S" b $end
$var wire 1 T" c $end
$var wire 1 U" d $end
$var wire 1 y sel0 $end
$var wire 1 z sel1 $end
$var wire 1 V" res $end
$var wire 1 W" cd_out $end
$var wire 1 X" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 R" a $end
$var wire 1 Y" a_out $end
$var wire 1 S" b $end
$var wire 1 Z" b_out $end
$var wire 1 [" not_sel $end
$var wire 1 X" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 T" a $end
$var wire 1 \" a_out $end
$var wire 1 U" b $end
$var wire 1 ]" b_out $end
$var wire 1 ^" not_sel $end
$var wire 1 W" res $end
$var wire 1 y sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 X" a $end
$var wire 1 _" a_out $end
$var wire 1 W" b $end
$var wire 1 `" b_out $end
$var wire 1 a" not_sel $end
$var wire 1 V" res $end
$var wire 1 z sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module r0 $end
$var wire 4 b" D [3:0] $end
$var wire 1 % clk $end
$var wire 4 c" QB [3:0] $end
$var wire 4 d" Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 % clk $end
$var wire 1 e" d $end
$var wire 1 f" nclk $end
$var wire 1 g" qb_tmp $end
$var wire 1 h" qb $end
$var wire 1 i" q_tmp $end
$var wire 1 j" q $end
$scope module d_latch_0 $end
$var wire 1 e" d $end
$var wire 1 f" g $end
$var wire 1 k" nd $end
$var wire 1 l" r $end
$var wire 1 m" s $end
$var wire 1 g" qb $end
$var wire 1 i" q $end
$scope module sr_latch_0 $end
$var wire 1 i" q $end
$var wire 1 g" qb $end
$var wire 1 l" r $end
$var wire 1 m" s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 i" d $end
$var wire 1 % g $end
$var wire 1 n" nd $end
$var wire 1 o" r $end
$var wire 1 p" s $end
$var wire 1 h" qb $end
$var wire 1 j" q $end
$scope module sr_latch_0 $end
$var wire 1 j" q $end
$var wire 1 h" qb $end
$var wire 1 o" r $end
$var wire 1 p" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 % clk $end
$var wire 1 q" d $end
$var wire 1 r" nclk $end
$var wire 1 s" qb_tmp $end
$var wire 1 t" qb $end
$var wire 1 u" q_tmp $end
$var wire 1 v" q $end
$scope module d_latch_0 $end
$var wire 1 q" d $end
$var wire 1 r" g $end
$var wire 1 w" nd $end
$var wire 1 x" r $end
$var wire 1 y" s $end
$var wire 1 s" qb $end
$var wire 1 u" q $end
$scope module sr_latch_0 $end
$var wire 1 u" q $end
$var wire 1 s" qb $end
$var wire 1 x" r $end
$var wire 1 y" s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 u" d $end
$var wire 1 % g $end
$var wire 1 z" nd $end
$var wire 1 {" r $end
$var wire 1 |" s $end
$var wire 1 t" qb $end
$var wire 1 v" q $end
$scope module sr_latch_0 $end
$var wire 1 v" q $end
$var wire 1 t" qb $end
$var wire 1 {" r $end
$var wire 1 |" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 % clk $end
$var wire 1 }" d $end
$var wire 1 ~" nclk $end
$var wire 1 !# qb_tmp $end
$var wire 1 "# qb $end
$var wire 1 ## q_tmp $end
$var wire 1 $# q $end
$scope module d_latch_0 $end
$var wire 1 }" d $end
$var wire 1 ~" g $end
$var wire 1 %# nd $end
$var wire 1 &# r $end
$var wire 1 '# s $end
$var wire 1 !# qb $end
$var wire 1 ## q $end
$scope module sr_latch_0 $end
$var wire 1 ## q $end
$var wire 1 !# qb $end
$var wire 1 &# r $end
$var wire 1 '# s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 ## d $end
$var wire 1 % g $end
$var wire 1 (# nd $end
$var wire 1 )# r $end
$var wire 1 *# s $end
$var wire 1 "# qb $end
$var wire 1 $# q $end
$scope module sr_latch_0 $end
$var wire 1 $# q $end
$var wire 1 "# qb $end
$var wire 1 )# r $end
$var wire 1 *# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 % clk $end
$var wire 1 +# d $end
$var wire 1 ,# nclk $end
$var wire 1 -# qb_tmp $end
$var wire 1 .# qb $end
$var wire 1 /# q_tmp $end
$var wire 1 0# q $end
$scope module d_latch_0 $end
$var wire 1 +# d $end
$var wire 1 ,# g $end
$var wire 1 1# nd $end
$var wire 1 2# r $end
$var wire 1 3# s $end
$var wire 1 -# qb $end
$var wire 1 /# q $end
$scope module sr_latch_0 $end
$var wire 1 /# q $end
$var wire 1 -# qb $end
$var wire 1 2# r $end
$var wire 1 3# s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 /# d $end
$var wire 1 % g $end
$var wire 1 4# nd $end
$var wire 1 5# r $end
$var wire 1 6# s $end
$var wire 1 .# qb $end
$var wire 1 0# q $end
$scope module sr_latch_0 $end
$var wire 1 0# q $end
$var wire 1 .# qb $end
$var wire 1 5# r $end
$var wire 1 6# s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 4 7# D [3:0] $end
$var wire 1 % clk $end
$var wire 4 8# QB [3:0] $end
$var wire 4 9# Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 % clk $end
$var wire 1 :# d $end
$var wire 1 ;# nclk $end
$var wire 1 <# qb_tmp $end
$var wire 1 =# qb $end
$var wire 1 ># q_tmp $end
$var wire 1 ?# q $end
$scope module d_latch_0 $end
$var wire 1 :# d $end
$var wire 1 ;# g $end
$var wire 1 @# nd $end
$var wire 1 A# r $end
$var wire 1 B# s $end
$var wire 1 <# qb $end
$var wire 1 ># q $end
$scope module sr_latch_0 $end
$var wire 1 ># q $end
$var wire 1 <# qb $end
$var wire 1 A# r $end
$var wire 1 B# s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 ># d $end
$var wire 1 % g $end
$var wire 1 C# nd $end
$var wire 1 D# r $end
$var wire 1 E# s $end
$var wire 1 =# qb $end
$var wire 1 ?# q $end
$scope module sr_latch_0 $end
$var wire 1 ?# q $end
$var wire 1 =# qb $end
$var wire 1 D# r $end
$var wire 1 E# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 % clk $end
$var wire 1 F# d $end
$var wire 1 G# nclk $end
$var wire 1 H# qb_tmp $end
$var wire 1 I# qb $end
$var wire 1 J# q_tmp $end
$var wire 1 K# q $end
$scope module d_latch_0 $end
$var wire 1 F# d $end
$var wire 1 G# g $end
$var wire 1 L# nd $end
$var wire 1 M# r $end
$var wire 1 N# s $end
$var wire 1 H# qb $end
$var wire 1 J# q $end
$scope module sr_latch_0 $end
$var wire 1 J# q $end
$var wire 1 H# qb $end
$var wire 1 M# r $end
$var wire 1 N# s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 J# d $end
$var wire 1 % g $end
$var wire 1 O# nd $end
$var wire 1 P# r $end
$var wire 1 Q# s $end
$var wire 1 I# qb $end
$var wire 1 K# q $end
$scope module sr_latch_0 $end
$var wire 1 K# q $end
$var wire 1 I# qb $end
$var wire 1 P# r $end
$var wire 1 Q# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 % clk $end
$var wire 1 R# d $end
$var wire 1 S# nclk $end
$var wire 1 T# qb_tmp $end
$var wire 1 U# qb $end
$var wire 1 V# q_tmp $end
$var wire 1 W# q $end
$scope module d_latch_0 $end
$var wire 1 R# d $end
$var wire 1 S# g $end
$var wire 1 X# nd $end
$var wire 1 Y# r $end
$var wire 1 Z# s $end
$var wire 1 T# qb $end
$var wire 1 V# q $end
$scope module sr_latch_0 $end
$var wire 1 V# q $end
$var wire 1 T# qb $end
$var wire 1 Y# r $end
$var wire 1 Z# s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 V# d $end
$var wire 1 % g $end
$var wire 1 [# nd $end
$var wire 1 \# r $end
$var wire 1 ]# s $end
$var wire 1 U# qb $end
$var wire 1 W# q $end
$scope module sr_latch_0 $end
$var wire 1 W# q $end
$var wire 1 U# qb $end
$var wire 1 \# r $end
$var wire 1 ]# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 % clk $end
$var wire 1 ^# d $end
$var wire 1 _# nclk $end
$var wire 1 `# qb_tmp $end
$var wire 1 a# qb $end
$var wire 1 b# q_tmp $end
$var wire 1 c# q $end
$scope module d_latch_0 $end
$var wire 1 ^# d $end
$var wire 1 _# g $end
$var wire 1 d# nd $end
$var wire 1 e# r $end
$var wire 1 f# s $end
$var wire 1 `# qb $end
$var wire 1 b# q $end
$scope module sr_latch_0 $end
$var wire 1 b# q $end
$var wire 1 `# qb $end
$var wire 1 e# r $end
$var wire 1 f# s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 b# d $end
$var wire 1 % g $end
$var wire 1 g# nd $end
$var wire 1 h# r $end
$var wire 1 i# s $end
$var wire 1 a# qb $end
$var wire 1 c# q $end
$scope module sr_latch_0 $end
$var wire 1 c# q $end
$var wire 1 a# qb $end
$var wire 1 h# r $end
$var wire 1 i# s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 4 j# D [3:0] $end
$var wire 1 % clk $end
$var wire 4 k# QB [3:0] $end
$var wire 4 l# Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 % clk $end
$var wire 1 m# d $end
$var wire 1 n# nclk $end
$var wire 1 o# qb_tmp $end
$var wire 1 p# qb $end
$var wire 1 q# q_tmp $end
$var wire 1 r# q $end
$scope module d_latch_0 $end
$var wire 1 m# d $end
$var wire 1 n# g $end
$var wire 1 s# nd $end
$var wire 1 t# r $end
$var wire 1 u# s $end
$var wire 1 o# qb $end
$var wire 1 q# q $end
$scope module sr_latch_0 $end
$var wire 1 q# q $end
$var wire 1 o# qb $end
$var wire 1 t# r $end
$var wire 1 u# s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 q# d $end
$var wire 1 % g $end
$var wire 1 v# nd $end
$var wire 1 w# r $end
$var wire 1 x# s $end
$var wire 1 p# qb $end
$var wire 1 r# q $end
$scope module sr_latch_0 $end
$var wire 1 r# q $end
$var wire 1 p# qb $end
$var wire 1 w# r $end
$var wire 1 x# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 % clk $end
$var wire 1 y# d $end
$var wire 1 z# nclk $end
$var wire 1 {# qb_tmp $end
$var wire 1 |# qb $end
$var wire 1 }# q_tmp $end
$var wire 1 ~# q $end
$scope module d_latch_0 $end
$var wire 1 y# d $end
$var wire 1 z# g $end
$var wire 1 !$ nd $end
$var wire 1 "$ r $end
$var wire 1 #$ s $end
$var wire 1 {# qb $end
$var wire 1 }# q $end
$scope module sr_latch_0 $end
$var wire 1 }# q $end
$var wire 1 {# qb $end
$var wire 1 "$ r $end
$var wire 1 #$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 }# d $end
$var wire 1 % g $end
$var wire 1 $$ nd $end
$var wire 1 %$ r $end
$var wire 1 &$ s $end
$var wire 1 |# qb $end
$var wire 1 ~# q $end
$scope module sr_latch_0 $end
$var wire 1 ~# q $end
$var wire 1 |# qb $end
$var wire 1 %$ r $end
$var wire 1 &$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 % clk $end
$var wire 1 '$ d $end
$var wire 1 ($ nclk $end
$var wire 1 )$ qb_tmp $end
$var wire 1 *$ qb $end
$var wire 1 +$ q_tmp $end
$var wire 1 ,$ q $end
$scope module d_latch_0 $end
$var wire 1 '$ d $end
$var wire 1 ($ g $end
$var wire 1 -$ nd $end
$var wire 1 .$ r $end
$var wire 1 /$ s $end
$var wire 1 )$ qb $end
$var wire 1 +$ q $end
$scope module sr_latch_0 $end
$var wire 1 +$ q $end
$var wire 1 )$ qb $end
$var wire 1 .$ r $end
$var wire 1 /$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 +$ d $end
$var wire 1 % g $end
$var wire 1 0$ nd $end
$var wire 1 1$ r $end
$var wire 1 2$ s $end
$var wire 1 *$ qb $end
$var wire 1 ,$ q $end
$scope module sr_latch_0 $end
$var wire 1 ,$ q $end
$var wire 1 *$ qb $end
$var wire 1 1$ r $end
$var wire 1 2$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 % clk $end
$var wire 1 3$ d $end
$var wire 1 4$ nclk $end
$var wire 1 5$ qb_tmp $end
$var wire 1 6$ qb $end
$var wire 1 7$ q_tmp $end
$var wire 1 8$ q $end
$scope module d_latch_0 $end
$var wire 1 3$ d $end
$var wire 1 4$ g $end
$var wire 1 9$ nd $end
$var wire 1 :$ r $end
$var wire 1 ;$ s $end
$var wire 1 5$ qb $end
$var wire 1 7$ q $end
$scope module sr_latch_0 $end
$var wire 1 7$ q $end
$var wire 1 5$ qb $end
$var wire 1 :$ r $end
$var wire 1 ;$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 7$ d $end
$var wire 1 % g $end
$var wire 1 <$ nd $end
$var wire 1 =$ r $end
$var wire 1 >$ s $end
$var wire 1 6$ qb $end
$var wire 1 8$ q $end
$scope module sr_latch_0 $end
$var wire 1 8$ q $end
$var wire 1 6$ qb $end
$var wire 1 =$ r $end
$var wire 1 >$ s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 4 ?$ D [3:0] $end
$var wire 1 % clk $end
$var wire 4 @$ QB [3:0] $end
$var wire 4 A$ Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 % clk $end
$var wire 1 B$ d $end
$var wire 1 C$ nclk $end
$var wire 1 D$ qb_tmp $end
$var wire 1 E$ qb $end
$var wire 1 F$ q_tmp $end
$var wire 1 G$ q $end
$scope module d_latch_0 $end
$var wire 1 B$ d $end
$var wire 1 C$ g $end
$var wire 1 H$ nd $end
$var wire 1 I$ r $end
$var wire 1 J$ s $end
$var wire 1 D$ qb $end
$var wire 1 F$ q $end
$scope module sr_latch_0 $end
$var wire 1 F$ q $end
$var wire 1 D$ qb $end
$var wire 1 I$ r $end
$var wire 1 J$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 F$ d $end
$var wire 1 % g $end
$var wire 1 K$ nd $end
$var wire 1 L$ r $end
$var wire 1 M$ s $end
$var wire 1 E$ qb $end
$var wire 1 G$ q $end
$scope module sr_latch_0 $end
$var wire 1 G$ q $end
$var wire 1 E$ qb $end
$var wire 1 L$ r $end
$var wire 1 M$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 % clk $end
$var wire 1 N$ d $end
$var wire 1 O$ nclk $end
$var wire 1 P$ qb_tmp $end
$var wire 1 Q$ qb $end
$var wire 1 R$ q_tmp $end
$var wire 1 S$ q $end
$scope module d_latch_0 $end
$var wire 1 N$ d $end
$var wire 1 O$ g $end
$var wire 1 T$ nd $end
$var wire 1 U$ r $end
$var wire 1 V$ s $end
$var wire 1 P$ qb $end
$var wire 1 R$ q $end
$scope module sr_latch_0 $end
$var wire 1 R$ q $end
$var wire 1 P$ qb $end
$var wire 1 U$ r $end
$var wire 1 V$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 R$ d $end
$var wire 1 % g $end
$var wire 1 W$ nd $end
$var wire 1 X$ r $end
$var wire 1 Y$ s $end
$var wire 1 Q$ qb $end
$var wire 1 S$ q $end
$scope module sr_latch_0 $end
$var wire 1 S$ q $end
$var wire 1 Q$ qb $end
$var wire 1 X$ r $end
$var wire 1 Y$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 % clk $end
$var wire 1 Z$ d $end
$var wire 1 [$ nclk $end
$var wire 1 \$ qb_tmp $end
$var wire 1 ]$ qb $end
$var wire 1 ^$ q_tmp $end
$var wire 1 _$ q $end
$scope module d_latch_0 $end
$var wire 1 Z$ d $end
$var wire 1 [$ g $end
$var wire 1 `$ nd $end
$var wire 1 a$ r $end
$var wire 1 b$ s $end
$var wire 1 \$ qb $end
$var wire 1 ^$ q $end
$scope module sr_latch_0 $end
$var wire 1 ^$ q $end
$var wire 1 \$ qb $end
$var wire 1 a$ r $end
$var wire 1 b$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 ^$ d $end
$var wire 1 % g $end
$var wire 1 c$ nd $end
$var wire 1 d$ r $end
$var wire 1 e$ s $end
$var wire 1 ]$ qb $end
$var wire 1 _$ q $end
$scope module sr_latch_0 $end
$var wire 1 _$ q $end
$var wire 1 ]$ qb $end
$var wire 1 d$ r $end
$var wire 1 e$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 % clk $end
$var wire 1 f$ d $end
$var wire 1 g$ nclk $end
$var wire 1 h$ qb_tmp $end
$var wire 1 i$ qb $end
$var wire 1 j$ q_tmp $end
$var wire 1 k$ q $end
$scope module d_latch_0 $end
$var wire 1 f$ d $end
$var wire 1 g$ g $end
$var wire 1 l$ nd $end
$var wire 1 m$ r $end
$var wire 1 n$ s $end
$var wire 1 h$ qb $end
$var wire 1 j$ q $end
$scope module sr_latch_0 $end
$var wire 1 j$ q $end
$var wire 1 h$ qb $end
$var wire 1 m$ r $end
$var wire 1 n$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 j$ d $end
$var wire 1 % g $end
$var wire 1 o$ nd $end
$var wire 1 p$ r $end
$var wire 1 q$ s $end
$var wire 1 i$ qb $end
$var wire 1 k$ q $end
$scope module sr_latch_0 $end
$var wire 1 k$ q $end
$var wire 1 i$ qb $end
$var wire 1 p$ r $end
$var wire 1 q$ s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
0f$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
0Z$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
1N$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
1B$
bx A$
bx @$
b11 ?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
03$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
0'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
1y#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
0m#
bx l#
bx k#
b10 j#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
0^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
0R#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
0F#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
1:#
bx 9#
bx 8#
b1 7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
0+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
0}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
0q"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
0e"
bx d"
bx c"
b0 b"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
bx !"
bx ~
bx }
bx |
bx {
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
bx 8
bx 7
bx 6
bx 5
bx 4
x3
x2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#1
0H$
0T$
1`$
1l$
1s#
0!$
1-$
19$
0@#
1L#
1X#
1d#
1k"
1w"
1%#
11#
1f"
1r"
1~"
1,#
1;#
1G#
1S#
1_#
1n#
1z#
1($
14$
1C$
1O$
1[$
1g$
#3
0q$
0p$
0n$
0e$
0d$
0b$
0Y$
0X$
0M$
0L$
0>$
0=$
0;$
02$
01$
0/$
0&$
0%$
0x#
0w#
0u#
0i#
0h#
0f#
0]#
0\#
0Z#
0Q#
0P#
0N#
0E#
0D#
06#
05#
03#
0*#
0)#
0'#
0|"
0{"
0y"
0p"
0o"
0m"
#4
1l"
1x"
1&#
12#
0A#
1B#
1M#
1Y#
1e#
1t#
0"$
1#$
1.$
1:$
0I$
1J$
0U$
1V$
1a$
1m$
#6
0i"
0u"
0##
0/#
0<#
0J#
0V#
0b#
0q#
0{#
0+$
07$
0D$
0P$
0^$
0j$
#7
1n"
1z"
1(#
14#
1O#
1[#
1g#
1v#
10$
1<$
1c$
1o$
#8
1g"
1s"
1!#
1-#
1>#
1H#
1T#
1`#
1o#
1}#
1)$
15$
1F$
1R$
1\$
1h$
#9
0C#
0$$
0K$
0W$
#17
1%
#18
0f"
0r"
0~"
0,#
0;#
0G#
0S#
0_#
0n#
0z#
0($
04$
0C$
0O$
0[$
0g$
#20
1o"
1{"
1)#
15#
1E#
1P#
1\#
1h#
1w#
1&$
11$
1=$
1M$
1Y$
1d$
1p$
#21
0l"
0x"
0&#
02#
0B#
0M#
0Y#
0e#
0t#
0#$
0.$
0:$
0J$
0V$
0a$
0m$
#22
0""
09
02"
0I
0B"
0Y
0R"
0i
03"
0J
0C"
0Z
0S"
0j
0$"
0;
0D"
0[
0T"
0k
0E"
0\
0U"
0l
0j"
0v"
0$#
b0 /
b0 8
b0 !"
b0 d"
00#
bx0 *
bx0 8#
0=#
0K#
0W#
b0x .
b0x 7
b0x ~
b0x 9#
0c#
0r#
bx0x )
bx0x k#
0|#
0,$
b0x0 -
b0x0 6
b0x0 }
b0x0 l#
08$
0E$
bx00 (
bx00 @$
0Q$
0_$
b0xx ,
b0xx 5
b0xx |
b0xx A$
0k$
#24
1#"
1:
14"
1K
1%"
1<
15"
1L
1h"
1t"
1"#
b1111 +
b1111 c"
1.#
b1 .
b1 7
b1 ~
b1 9#
1?#
1I#
1U#
b1110 *
b1110 8#
1a#
1p#
b10 -
b10 6
b10 }
b10 l#
1~#
1*$
b1101 )
b1101 k#
16$
1G$
b11 ,
b11 5
b11 |
b11 A$
1S$
1]$
b1100 (
b1100 @$
1i$
#25
0)"
0@
09"
0P
0I"
0`
0Y"
0p
0:"
0Q
0J"
0a
0Z"
0q
0,"
0C
0L"
0c
0\"
0s
0M"
0d
0]"
0t
#28
08"
0O
0H"
0_
0X"
0o
0G"
0^
0W"
0n
#31
0?"
0V
0O"
0f
0_"
0v
0P"
0g
0`"
0w
#34
1z
1y
03
02
0F"
0]
b0xx !
b0xx 0
b0xx {
0V"
b0xx "
b0xx 1
b0xx 4
0m
b11 $
b11 '
b0 #
b0 &
#35
01"
0A"
0Q"
0a"
0+"
0."
0;"
0>"
0K"
0N"
0["
0^"
1H
1X
1h
1x
1B
1E
1R
1U
1b
1e
1r
1u
#37
1*"
1-"
1="
0G
0W
0A
0D
0T
#38
0/"
0<"
1S
#40
1("
1'"
17"
b0x "
b0x 1
b0x 4
0M
0?
0>
#41
1N
#43
10"
1@"
0F
#46
1&"
b11 !
b11 0
b11 {
16"
b0 "
b0 1
b0 4
0=
#48
0y
12
b10 $
b10 '
b1 #
b1 &
#49
1+"
1."
1;"
1>"
1K"
1N"
1["
1^"
0B
0E
0R
0U
0b
0e
0r
0u
#51
0*"
0-"
0="
1A
1D
1T
#52
1<"
0S
#54
0("
0'"
1?
1>
#57
00"
1F
#60
b10 !
b10 0
b10 {
0&"
b1 "
b1 1
b1 4
1=
#62
0z
1y
13
02
b1 $
b1 '
b10 #
b10 &
#63
11"
1A"
1Q"
1a"
0+"
0."
0;"
0>"
0K"
0N"
0["
0^"
0H
0X
0h
0x
1B
1E
1R
1U
1b
1e
1r
1u
#65
0@"
1*"
1-"
1="
1G
1W
0A
0D
0T
#66
0<"
0F
1S
#68
b0 !
b0 0
b0 {
06"
1("
1'"
b11 "
b11 1
b11 4
1M
0?
0>
#71
1/"
0G
#74
b1 !
b1 0
b1 {
1&"
b10 "
b10 1
b10 4
0=
#76
0y
12
b0 $
b0 '
b11 #
b11 &
#77
1+"
1."
1;"
1>"
1K"
1N"
1["
1^"
0B
0E
0R
0U
0b
0e
0r
0u
#79
0*"
0-"
0="
1A
1D
1T
#80
1<"
0S
#82
0("
0'"
1?
1>
#85
0/"
1G
#88
b0 !
b0 0
b0 {
0&"
b11 "
b11 1
b11 4
1=
#90
