==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.36 seconds. CPU system time: 0.1 seconds. Elapsed time: 8 seconds; current allocated memory: 690.180 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.19 seconds. CPU system time: 0.99 seconds. Elapsed time: 6.45 seconds; current allocated memory: 692.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,476 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 661 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,406 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,319 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,322 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,330 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,328 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,328 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,920 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,360 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,364 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,304 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:209:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:206:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A_out' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_in' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'top_kernel(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const (*) [256], ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [256])::mem_A' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_10' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_11' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_12' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_13' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_14' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_15' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'top_kernel(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const (*) [256], ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [256])::mem_B' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_10' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_11' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_12' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_13' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_14' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_15' due to pipeline pragma (top.cpp:232:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_9': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_8': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_7': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_6': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_5': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_4': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_3': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_2': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_15': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_14': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_13': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_12': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_11': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_10': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_1': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_0': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_9': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_8': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_7': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_6': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_5': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_4': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_3': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_2': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_15': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_14': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_13': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_12': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_11': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_10': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_1': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_0': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 32 in loop 'VITIS_LOOP_218_1'(top.cpp:218:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:218:23)
INFO: [HLS 214-115] Multiple burst writes of length 65536 and bit width 32 in loop 'VITIS_LOOP_280_6'(top.cpp:280:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:280:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.79 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.18 seconds; current allocated memory: 703.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 703.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 711.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 715.691 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:248:53) to (top.cpp:267:25) in function 'top_kernel'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.06 seconds; current allocated memory: 752.656 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_218_1'(top.cpp:218:23) and 'VITIS_LOOP_219_2'(top.cpp:219:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_230_4'(top.cpp:230:27) and 'VITIS_LOOP_231_5'(top.cpp:231:31) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_226_3'(top.cpp:226:23) and 'VITIS_LOOP_230_4'(top.cpp:230:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_280_6'(top.cpp:280:23) and 'VITIS_LOOP_281_7'(top.cpp:281:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_1' (top.cpp:218:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_230_4' (top.cpp:230:27) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_230_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_3' (top.cpp:226:23) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:233:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:234:9) in loop 'VITIS_LOOP_230_4_VITIS_LOOP_231_5' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_226_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_6' (top.cpp:280:23) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.72'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.73'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.74'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.75'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.76'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.77'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.78'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.79'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.80'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.81'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.82'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.83'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.84'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.85'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.86'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.64'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.65'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.66'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.67'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.68'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.69'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.70'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.71'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.87'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.88'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.89'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.72'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.73'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.74'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.75'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.76'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.77'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.78'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.79'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.80'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.81'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.82'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.83'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.84'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.85'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.86'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.64'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.65'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.66'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.67'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.68'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.69'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.70'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.71'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.87'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.88'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.89'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.44'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 15.18 seconds; current allocated memory: 775.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_1_VITIS_LOOP_219_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_218_1_VITIS_LOOP_219_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.71 seconds; current allocated memory: 775.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 775.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 67.36 seconds. CPU system time: 0.18 seconds. Elapsed time: 67.87 seconds; current allocated memory: 840.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.55 seconds; current allocated memory: 840.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_6_VITIS_LOOP_281_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_280_6_VITIS_LOOP_281_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 840.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 840.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2' pipeline 'VITIS_LOOP_218_1_VITIS_LOOP_219_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 840.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_top_keLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_top_keMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_top_keNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10WhU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5' pipeline 'VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5' is 5472 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_126_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_24_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.96 seconds; current allocated memory: 850.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7' pipeline 'VITIS_LOOP_280_6_VITIS_LOOP_281_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.63 seconds; current allocated memory: 923.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA250iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA251iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA252iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA253i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA254jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA255jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA257jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA258jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA259j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bFp' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 923.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.17 seconds; current allocated memory: 931.277 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.06 seconds; current allocated memory: 931.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:14; Allocated memory: 258.098 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:53:27; Allocated memory: 126.793 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:15:02; Allocated memory: 0.000 MB.
