

================================================================
== Vivado HLS Report for 'Loop_1_proc192'
================================================================
* Date:           Sun May 25 00:12:58 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26625|    26625| 0.133 ms | 0.133 ms |  26625|  26625|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    26624|    26624|        26|          -|          -|  1024|    no    |
        | + Loop 1.1  |       24|       24|         8|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    559|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     314|    354|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    140|    -|
|Register         |        -|      -|     370|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     684|   1053|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_ashr_54ns_32ns_54_2_1_U2  |myproject_axi_ashr_54ns_32ns_54_2_1  |        0|      0|  214|  216|    0|
    |myproject_axi_fpext_32ns_64_3_1_U1      |myproject_axi_fpext_32ns_64_3_1      |        0|      0|  100|  138|    0|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                   |                                     |        0|      0|  314|  354|    0|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln581_fu_343_p2       |     +    |      0|  0|  12|           3|          12|
    |i_fu_204_p2               |     +    |      0|  0|  13|          11|           1|
    |j_fu_216_p2               |     +    |      0|  0|  10|           2|           1|
    |F2_fu_331_p2              |     -    |      0|  0|  12|          11|          12|
    |man_V_1_fu_313_p2         |     -    |      0|  0|  61|           1|          54|
    |sub_ln203_1_fu_569_p2     |     -    |      0|  0|  13|           4|           4|
    |sub_ln203_fu_555_p2       |     -    |      0|  0|  13|           4|           4|
    |sub_ln581_fu_349_p2       |     -    |      0|  0|  12|           2|          12|
    |and_ln203_1_fu_653_p2     |    and   |      0|  0|  12|          12|          12|
    |and_ln203_2_fu_659_p2     |    and   |      0|  0|  12|          12|          12|
    |and_ln203_fu_641_p2       |    and   |      0|  0|  12|          12|          12|
    |and_ln581_fu_434_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln582_fu_492_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln585_1_fu_451_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln585_fu_445_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln603_fu_468_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op46  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_198_p2       |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln203_fu_549_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_210_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln571_fu_326_p2      |   icmp   |      0|  0|  29|          63|           1|
    |icmp_ln581_fu_337_p2      |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln582_fu_363_p2      |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln585_fu_386_p2      |   icmp   |      0|  0|  13|          12|           6|
    |icmp_ln603_fu_391_p2      |   icmp   |      0|  0|  13|          10|           1|
    |lshr_ln203_fu_635_p2      |   lshr   |      0|  0|  27|           2|          12|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3           |    or    |      0|  0|   2|           1|           1|
    |ctype_data_V_1_fu_665_p2  |    or    |      0|  0|  12|          12|          12|
    |empty_124_fu_543_p2       |    or    |      0|  0|   4|           4|           2|
    |is_last_fu_231_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln581_fu_457_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln582_fu_424_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln603_1_fu_497_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln603_2_fu_502_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln603_fu_474_p2        |    or    |      0|  0|   2|           1|           1|
    |man_V_2_fu_319_p3         |  select  |      0|  0|  54|           1|          54|
    |select_ln203_1_fu_585_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln203_2_fu_590_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln203_3_fu_622_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln203_fu_561_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln588_fu_416_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln603_1_fu_480_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln603_2_fu_529_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln603_3_fu_575_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln603_fu_522_p3    |  select  |      0|  0|   4|           1|           4|
    |sh_amt_fu_355_p3          |  select  |      0|  0|  12|           1|          12|
    |shl_ln203_1_fu_629_p2     |    shl   |      0|  0|  27|           2|          12|
    |shl_ln203_fu_606_p2       |    shl   |      0|  0|  27|          12|          12|
    |shl_ln604_fu_517_p2       |    shl   |      0|  0|  11|           4|           4|
    |xor_ln203_fu_647_p2       |    xor   |      0|  0|  12|           2|          12|
    |xor_ln571_fu_487_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln581_fu_462_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln582_fu_428_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln585_fu_439_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 559|         268|         363|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  50|         11|    1|         11|
    |ap_done                    |   9|          2|    1|          2|
    |i_0_i_i_reg_160            |   9|          2|   11|         22|
    |in_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |in_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |in_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n           |   9|          2|    1|          2|
    |is_last_0_i_out_out_blk_n  |   9|          2|    1|          2|
    |is_last_1_fu_124           |   9|          2|    1|          2|
    |j_0_i_i_reg_171            |   9|          2|    2|          4|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 140|         31|   22|         53|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |and_ln585_reg_777       |   1|   0|    1|          0|
    |and_ln603_reg_782       |   1|   0|    1|          0|
    |ap_CS_fsm               |  10|   0|   10|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ashr_ln586_reg_798      |  54|   0|   54|          0|
    |ctype_data_V_fu_128     |  12|   0|   12|          0|
    |empty_124_reg_819       |   2|   0|    4|          2|
    |exp_tmp_V_reg_721       |  11|   0|   11|          0|
    |i_0_i_i_reg_160         |  11|   0|   11|          0|
    |i_reg_692               |  11|   0|   11|          0|
    |icmp_ln203_reg_824      |   1|   0|    1|          0|
    |icmp_ln571_reg_736      |   1|   0|    1|          0|
    |icmp_ln581_reg_742      |   1|   0|    1|          0|
    |icmp_ln582_reg_755      |   1|   0|    1|          0|
    |in_data_tmp_reg_705     |  32|   0|   32|          0|
    |is_last_1_fu_124        |   1|   0|    1|          0|
    |j_0_i_i_reg_171         |   2|   0|    2|          0|
    |j_reg_700               |   2|   0|    2|          0|
    |man_V_2_reg_731         |  54|   0|   54|          0|
    |or_ln603_2_reg_803      |   1|   0|    1|          0|
    |or_ln603_reg_787        |   1|   0|    1|          0|
    |p_Result_s_reg_716      |   1|   0|    1|          0|
    |select_ln603_1_reg_793  |   4|   0|    4|          0|
    |select_ln603_2_reg_808  |   4|   0|    4|          0|
    |sh_amt_reg_748          |  12|   0|   12|          0|
    |shl_ln_reg_813          |   2|   0|    4|          2|
    |start_once_reg          |   1|   0|    1|          0|
    |sub_ln203_1_reg_836     |   4|   0|    4|          0|
    |sub_ln203_reg_831       |   2|   0|    4|          2|
    |tmp_reg_767             |  10|   0|   10|          0|
    |trunc_ln556_reg_711     |  63|   0|   63|          0|
    |trunc_ln565_reg_726     |  52|   0|   52|          0|
    |trunc_ln583_reg_761     |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 370|   0|  376|          6|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|start_out                   | out |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|start_write                 | out |    1| ap_ctrl_hs |    Loop_1_proc192   | return value |
|in_local_V_data_0_V_din     | out |    4|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_write   | out |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_1_V_din     | out |    4|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_1_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_1_V_write   | out |    1|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_2_V_din     | out |    4|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_local_V_data_2_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_local_V_data_2_V_write   | out |    1|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_r_TLAST                  |  in |    1|    axis    |      in_last_V      |    pointer   |
|in_r_TVALID                 |  in |    1|    axis    |       in_data       |    pointer   |
|in_r_TREADY                 | out |    1|    axis    |       in_data       |    pointer   |
|in_r_TDATA                  |  in |   32|    axis    |       in_data       |    pointer   |
|is_last_0_i_out_out_din     | out |    1|   ap_fifo  | is_last_0_i_out_out |    pointer   |
|is_last_0_i_out_out_full_n  |  in |    1|   ap_fifo  | is_last_0_i_out_out |    pointer   |
|is_last_0_i_out_out_write   | out |    1|   ap_fifo  | is_last_0_i_out_out |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%is_last_1 = alloca i1"   --->   Operation 11 'alloca' 'is_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctype_data_V = alloca i12"   --->   Operation 12 'alloca' 'ctype_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_last_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i11 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 19 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp eq i11 %i_0_i_i, -1024" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.63ns)   --->   "%i = add i11 %i_0_i_i, 1" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.exit, label %hls_label_0_begin" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 24 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 25 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%is_last_1_load = load i1* %is_last_1" [firmware/myproject_axi.cpp:8]   --->   Operation 26 'load' 'is_last_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_0_i_out_out, i1 %is_last_1_load)" [firmware/myproject_axi.cpp:8]   --->   Operation 28 'write' <Predicate = (icmp_ln17)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:8]   --->   Operation 29 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i2 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]"   --->   Operation 30 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %j_0_i_i, -1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 31 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 32 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.56ns)   --->   "%j = add i2 %j_0_i_i, 1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%is_last_1_load_1 = load i1* %is_last_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 35 'load' 'is_last_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_123 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 36 'read' 'empty_123' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_123, 0" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 37 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_123, 1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 38 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 39 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 39 'fpext' 'd_assign' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_1_load_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 40 'or' 'is_last' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "store i1 %is_last, i1* %is_last_1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 41 'store' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ctype_data_V_load = load i12* %ctype_data_V" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 42 'load' 'ctype_data_V_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i12 %ctype_data_V_load to i4" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 43 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %ctype_data_V_load, i32 4, i32 7)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 44 'partselect' 'tmp_data_1_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %ctype_data_V_load, i32 8, i32 11)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 45 'partselect' 'tmp_data_2_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P(i4* %in_local_V_data_0_V, i4* %in_local_V_data_1_V, i4* %in_local_V_data_2_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 46 'write' <Predicate = (icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [firmware/myproject_axi.cpp:25->firmware/myproject_axi.cpp:8]   --->   Operation 47 'specregionend' 'empty_121' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 48 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 49 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 49 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 50 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 50 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 51 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 52 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 53 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 54 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 55 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.23>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 56 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_317_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 57 'bitconcatenate' 'tmp_317_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp_317_i to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 58 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 59 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 60 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 61 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 62 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 63 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -2, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 64 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 2, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 65 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 66 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 67 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 68 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sh_amt, i32 2, i32 11)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 69 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.99>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 70 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 71 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.77ns)   --->   "%icmp_ln603 = icmp eq i10 %tmp, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 72 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 73 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 74 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 75 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 76 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_5, i4 -1, i4 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 77 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 78 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 79 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 80 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 81 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 82 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 83 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 84 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 85 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 86 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 87 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i4 %select_ln588, i4 %trunc_ln583" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 88 'select' 'select_ln603_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 89 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 89 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 90 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 91 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 92 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 93 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.03>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln581 = trunc i12 %sh_amt to i7" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 94 'trunc' 'trunc_ln581' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 95 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln581cast = trunc i7 %trunc_ln581 to i4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 96 'trunc' 'trunc_ln581cast' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i4 %trunc_ln583, %trunc_ln581cast" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 97 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i4 %shl_ln604, i4 %trunc_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 98 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (2.39ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i4 %select_ln603, i4 %select_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 99 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 2.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_0_i_i, i2 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%empty_124 = or i4 %shl_ln, 3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 101 'or' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln203 = icmp ugt i4 %shl_ln, %empty_124" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 102 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i4 -5, %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 103 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%select_ln203 = select i1 %icmp_ln203, i4 %shl_ln, i4 %empty_124" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 104 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i4 -5, %select_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 105 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.38>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%ctype_data_V_load_1 = load i12* %ctype_data_V" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 106 'load' 'ctype_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i4 %select_ln603_2, i4 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 107 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203 = zext i4 %select_ln603_3 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 108 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i4 %empty_124, i4 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 109 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i4 %sub_ln203, i4 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 110 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_1 = zext i4 %select_ln203_2 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 111 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_2 = zext i4 %select_ln203_1 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 112 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i4 %sub_ln203_1 to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 113 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (2.39ns) (out node of the LUT)   --->   "%shl_ln203 = shl i12 %zext_ln203, %zext_ln203_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 114 'shl' 'shl_ln203' <Predicate = true> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%tmp_6 = call i12 @llvm.part.select.i12(i12 %shl_ln203, i32 11, i32 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 115 'partselect' 'tmp_6' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i12 %tmp_6, i12 %shl_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 116 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i12 -1, %zext_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 117 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i12 -1, %zext_ln203_3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 118 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (2.39ns) (out node of the LUT)   --->   "%and_ln203 = and i12 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 119 'and' 'and_ln203' <Predicate = true> <Delay = 2.39> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%xor_ln203 = xor i12 %and_ln203, -1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 120 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_1 = and i12 %ctype_data_V_load_1, %xor_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 121 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_2 = and i12 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 122 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%ctype_data_V_1 = or i12 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 123 'or' 'ctype_data_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "store i12 %ctype_data_V_1, i12* %ctype_data_V" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_last_0_i_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
is_last_1           (alloca           ) [ 01111111111]
ctype_data_V        (alloca           ) [ 00111111111]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
br_ln0              (br               ) [ 01111111111]
i_0_i_i             (phi              ) [ 00100000000]
icmp_ln17           (icmp             ) [ 00111111111]
empty               (speclooptripcount) [ 00000000000]
i                   (add              ) [ 01111111111]
br_ln17             (br               ) [ 00000000000]
tmp_i               (specregionbegin  ) [ 00011111111]
br_ln20             (br               ) [ 00111111111]
is_last_1_load      (load             ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
write_ln8           (write            ) [ 00000000000]
ret_ln8             (ret              ) [ 00000000000]
j_0_i_i             (phi              ) [ 00011111110]
icmp_ln20           (icmp             ) [ 00111111111]
empty_122           (speclooptripcount) [ 00000000000]
j                   (add              ) [ 00111111111]
br_ln20             (br               ) [ 00000000000]
is_last_1_load_1    (load             ) [ 00000000000]
empty_123           (read             ) [ 00000000000]
in_last_V_tmp       (extractvalue     ) [ 00000000000]
in_data_tmp         (extractvalue     ) [ 00001111000]
is_last             (or               ) [ 00000000000]
store_ln20          (store            ) [ 00000000000]
ctype_data_V_load   (load             ) [ 00000000000]
tmp_data_0_V        (trunc            ) [ 00000000000]
tmp_data_1_V        (partselect       ) [ 00000000000]
tmp_data_2_V        (partselect       ) [ 00000000000]
write_ln24          (write            ) [ 00000000000]
empty_121           (specregionend    ) [ 00000000000]
br_ln17             (br               ) [ 01111111111]
d_assign            (fpext            ) [ 00000000000]
ireg_V              (bitcast          ) [ 00000000000]
trunc_ln556         (trunc            ) [ 00000010000]
p_Result_s          (bitselect        ) [ 00000010000]
exp_tmp_V           (partselect       ) [ 00000010000]
trunc_ln565         (trunc            ) [ 00000010000]
zext_ln461          (zext             ) [ 00000000000]
tmp_317_i           (bitconcatenate   ) [ 00000000000]
p_Result_9          (zext             ) [ 00000000000]
man_V_1             (sub              ) [ 00000000000]
man_V_2             (select           ) [ 00000001100]
icmp_ln571          (icmp             ) [ 00000001100]
F2                  (sub              ) [ 00000000000]
icmp_ln581          (icmp             ) [ 00000001000]
add_ln581           (add              ) [ 00000000000]
sub_ln581           (sub              ) [ 00000000000]
sh_amt              (select           ) [ 00000001110]
icmp_ln582          (icmp             ) [ 00000001100]
trunc_ln583         (trunc            ) [ 00000001110]
tmp                 (partselect       ) [ 00000001000]
sext_ln581          (sext             ) [ 00000000000]
icmp_ln585          (icmp             ) [ 00000000000]
icmp_ln603          (icmp             ) [ 00000000000]
zext_ln586          (zext             ) [ 00000000100]
bitcast_ln696       (bitcast          ) [ 00000000000]
tmp_5               (bitselect        ) [ 00000000000]
select_ln588        (select           ) [ 00000000000]
or_ln582            (or               ) [ 00000000000]
xor_ln582           (xor              ) [ 00000000000]
and_ln581           (and              ) [ 00000000000]
xor_ln585           (xor              ) [ 00000000000]
and_ln585           (and              ) [ 00000000100]
and_ln585_1         (and              ) [ 00000000000]
or_ln581            (or               ) [ 00000000000]
xor_ln581           (xor              ) [ 00000000000]
and_ln603           (and              ) [ 00000000110]
or_ln603            (or               ) [ 00000000110]
select_ln603_1      (select           ) [ 00000000110]
ashr_ln586          (ashr             ) [ 00000000010]
xor_ln571           (xor              ) [ 00000000000]
and_ln582           (and              ) [ 00000000000]
or_ln603_1          (or               ) [ 00000000000]
or_ln603_2          (or               ) [ 00000000011]
trunc_ln581         (trunc            ) [ 00000000000]
trunc_ln586         (trunc            ) [ 00000000000]
trunc_ln581cast     (trunc            ) [ 00000000000]
shl_ln604           (shl              ) [ 00000000000]
select_ln603        (select           ) [ 00000000000]
select_ln603_2      (select           ) [ 00000000001]
shl_ln              (bitconcatenate   ) [ 00000000001]
empty_124           (or               ) [ 00000000001]
icmp_ln203          (icmp             ) [ 00000000001]
sub_ln203           (sub              ) [ 00000000001]
select_ln203        (select           ) [ 00000000000]
sub_ln203_1         (sub              ) [ 00000000001]
ctype_data_V_load_1 (load             ) [ 00000000000]
select_ln603_3      (select           ) [ 00000000000]
zext_ln203          (zext             ) [ 00000000000]
select_ln203_1      (select           ) [ 00000000000]
select_ln203_2      (select           ) [ 00000000000]
zext_ln203_1        (zext             ) [ 00000000000]
zext_ln203_2        (zext             ) [ 00000000000]
zext_ln203_3        (zext             ) [ 00000000000]
shl_ln203           (shl              ) [ 00000000000]
tmp_6               (partselect       ) [ 00000000000]
select_ln203_3      (select           ) [ 00000000000]
shl_ln203_1         (shl              ) [ 00000000000]
lshr_ln203          (lshr             ) [ 00000000000]
and_ln203           (and              ) [ 00000000000]
xor_ln203           (xor              ) [ 00000000000]
and_ln203_1         (and              ) [ 00000000000]
and_ln203_2         (and              ) [ 00000000000]
ctype_data_V_1      (or               ) [ 00000000000]
store_ln20          (store            ) [ 00000000000]
br_ln20             (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="is_last_0_i_out_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_i_out_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i12"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="is_last_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_last_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ctype_data_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctype_data_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln8_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln8/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_123_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="33" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_123/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln24_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="0" index="3" bw="4" slack="0"/>
<pin id="152" dir="0" index="4" bw="4" slack="0"/>
<pin id="153" dir="0" index="5" bw="4" slack="0"/>
<pin id="154" dir="0" index="6" bw="4" slack="0"/>
<pin id="155" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_0_i_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_0_i_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_0_i_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="1"/>
<pin id="173" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_0_i_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_last_1_load/2 is_last_1_load_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="2"/>
<pin id="192" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctype_data_V_load/3 ctype_data_V_load_1/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln17_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln20_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="j_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="in_last_V_tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="33" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="in_data_tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="33" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="is_last_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="is_last/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln20_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="2"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_data_0_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_data_1_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="4" slack="0"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_data_2_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ireg_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln556_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exp_tmp_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln565_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln461_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_317_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="53" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="52" slack="1"/>
<pin id="306" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_317_i/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="53" slack="0"/>
<pin id="311" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_9/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="man_V_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="53" slack="0"/>
<pin id="316" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="man_V_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="54" slack="0"/>
<pin id="322" dir="0" index="2" bw="54" slack="0"/>
<pin id="323" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln571_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="63" slack="1"/>
<pin id="328" dir="0" index="1" bw="63" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="F2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln581_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln581_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="12" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sub_ln581_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sh_amt_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="12" slack="0"/>
<pin id="358" dir="0" index="2" bw="12" slack="0"/>
<pin id="359" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln582_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln583_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="54" slack="0"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="12" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="0"/>
<pin id="377" dir="0" index="3" bw="5" slack="0"/>
<pin id="378" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln581_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln585_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="0" index="1" bw="12" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln603_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="1"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln586_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="54" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="bitcast_ln696_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="4"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln588_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln582_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="1"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln582_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln581_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln585_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln585_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln585_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln581_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="1"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln581_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln603_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln603_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln603_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="1"/>
<pin id="484" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln571_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="2"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln582_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="2"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln603_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_ln603_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln581_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="3"/>
<pin id="509" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln586_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="54" slack="1"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln581cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581cast/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shl_ln604_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="3"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln603_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="2"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln603_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="2"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="0" index="2" bw="4" slack="2"/>
<pin id="533" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="6"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="empty_124_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_124/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln203_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="4" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln203_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="4" slack="0"/>
<pin id="558" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln203_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="0"/>
<pin id="564" dir="0" index="2" bw="4" slack="0"/>
<pin id="565" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln203_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln603_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="2"/>
<pin id="577" dir="0" index="1" bw="4" slack="1"/>
<pin id="578" dir="0" index="2" bw="4" slack="0"/>
<pin id="579" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln203_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln203_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="4" slack="1"/>
<pin id="588" dir="0" index="2" bw="4" slack="1"/>
<pin id="589" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln203_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="4" slack="1"/>
<pin id="593" dir="0" index="2" bw="4" slack="1"/>
<pin id="594" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln203_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln203_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln203_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="1"/>
<pin id="605" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln203_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="0"/>
<pin id="608" dir="0" index="1" bw="4" slack="0"/>
<pin id="609" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_6_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="12" slack="0"/>
<pin id="614" dir="0" index="1" bw="12" slack="0"/>
<pin id="615" dir="0" index="2" bw="5" slack="0"/>
<pin id="616" dir="0" index="3" bw="1" slack="0"/>
<pin id="617" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln203_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="12" slack="0"/>
<pin id="625" dir="0" index="2" bw="12" slack="0"/>
<pin id="626" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="shl_ln203_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203_1/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="lshr_ln203_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="4" slack="0"/>
<pin id="638" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="and_ln203_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="0"/>
<pin id="643" dir="0" index="1" bw="12" slack="0"/>
<pin id="644" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln203_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="12" slack="0"/>
<pin id="649" dir="0" index="1" bw="12" slack="0"/>
<pin id="650" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="and_ln203_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="0" index="1" bw="12" slack="0"/>
<pin id="656" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_1/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="and_ln203_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="12" slack="0"/>
<pin id="661" dir="0" index="1" bw="12" slack="0"/>
<pin id="662" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_2/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ctype_data_V_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="0"/>
<pin id="667" dir="0" index="1" bw="12" slack="0"/>
<pin id="668" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ctype_data_V_1/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln20_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="12" slack="0"/>
<pin id="673" dir="0" index="1" bw="12" slack="9"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/10 "/>
</bind>
</comp>

<comp id="676" class="1005" name="is_last_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_last_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="ctype_data_V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="2"/>
<pin id="685" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="ctype_data_V "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="0"/>
<pin id="694" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="700" class="1005" name="j_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="705" class="1005" name="in_data_tmp_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="711" class="1005" name="trunc_ln556_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="63" slack="1"/>
<pin id="713" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln556 "/>
</bind>
</comp>

<comp id="716" class="1005" name="p_Result_s_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="721" class="1005" name="exp_tmp_V_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="1"/>
<pin id="723" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="726" class="1005" name="trunc_ln565_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="52" slack="1"/>
<pin id="728" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="731" class="1005" name="man_V_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="54" slack="1"/>
<pin id="733" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="icmp_ln571_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="742" class="1005" name="icmp_ln581_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="748" class="1005" name="sh_amt_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="1"/>
<pin id="750" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="755" class="1005" name="icmp_ln582_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="761" class="1005" name="trunc_ln583_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="1"/>
<pin id="763" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="1"/>
<pin id="769" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln586_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="54" slack="1"/>
<pin id="774" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln586 "/>
</bind>
</comp>

<comp id="777" class="1005" name="and_ln585_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln585 "/>
</bind>
</comp>

<comp id="782" class="1005" name="and_ln603_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2"/>
<pin id="784" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="787" class="1005" name="or_ln603_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln603_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="2"/>
<pin id="795" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="ashr_ln586_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="54" slack="1"/>
<pin id="800" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln586 "/>
</bind>
</comp>

<comp id="803" class="1005" name="or_ln603_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln603_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="1"/>
<pin id="810" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="shl_ln_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="819" class="1005" name="empty_124_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="1"/>
<pin id="821" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_124 "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln203_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="831" class="1005" name="sub_ln203_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="836" class="1005" name="sub_ln203_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="1"/>
<pin id="838" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="164" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="164" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="175" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="175" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="139" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="139" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="186" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="190" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="190" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="257"><net_src comp="247" pin="4"/><net_sink comp="147" pin=5"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="190" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="268"><net_src comp="258" pin="4"/><net_sink comp="147" pin=6"/></net>

<net id="272"><net_src comp="183" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="269" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="78" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="269" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="82" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="84" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="269" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="86" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="88" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="90" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="309" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="94" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="299" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="96" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="98" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="331" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="96" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="331" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="337" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="343" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="349" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="331" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="96" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="319" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="100" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="355" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="390"><net_src comp="102" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="104" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="383" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="413"><net_src comp="106" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="108" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="110" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="112" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="386" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="88" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="434" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="434" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="386" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="424" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="391" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="451" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="445" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="416" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="88" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="510" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="114" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="171" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="52" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="116" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="535" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="118" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="535" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="549" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="535" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="543" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="118" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="561" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="112" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="575" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="585" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="581" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="595" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="618"><net_src comp="120" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="20" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="627"><net_src comp="612" pin="4"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="606" pin="2"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="122" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="599" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="122" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="603" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="629" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="122" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="190" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="622" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="641" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="653" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="124" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="686"><net_src comp="128" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="695"><net_src comp="204" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="703"><net_src comp="216" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="708"><net_src comp="226" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="714"><net_src comp="273" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="719"><net_src comp="277" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="724"><net_src comp="285" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="729"><net_src comp="295" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="734"><net_src comp="319" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="739"><net_src comp="326" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="745"><net_src comp="337" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="751"><net_src comp="355" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="758"><net_src comp="363" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="764"><net_src comp="369" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="770"><net_src comp="373" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="775"><net_src comp="396" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="780"><net_src comp="445" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="785"><net_src comp="468" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="790"><net_src comp="474" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="796"><net_src comp="480" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="801"><net_src comp="400" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="806"><net_src comp="502" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="811"><net_src comp="529" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="816"><net_src comp="535" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="822"><net_src comp="543" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="827"><net_src comp="549" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="834"><net_src comp="555" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="839"><net_src comp="569" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="603" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_data_0_V | {3 }
	Port: in_local_V_data_1_V | {3 }
	Port: in_local_V_data_2_V | {3 }
	Port: in_last_V | {}
	Port: in_data | {}
	Port: is_last_0_i_out_out | {2 }
 - Input state : 
	Port: Loop_1_proc192 : in_last_V | {3 }
	Port: Loop_1_proc192 : in_data | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		write_ln8 : 1
	State 3
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		d_assign : 1
		is_last : 1
		store_ln20 : 1
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		write_ln24 : 2
	State 4
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		trunc_ln565 : 2
	State 6
		p_Result_9 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		sh_amt : 3
		icmp_ln582 : 2
		trunc_ln583 : 4
		tmp : 4
	State 7
		zext_ln586 : 1
		ashr_ln586 : 2
		tmp_5 : 1
		select_ln588 : 2
		xor_ln585 : 1
	State 8
	State 9
		trunc_ln581cast : 1
		shl_ln604 : 2
		select_ln603 : 3
		select_ln603_2 : 4
		empty_124 : 1
		icmp_ln203 : 1
		sub_ln203 : 1
		select_ln203 : 2
		sub_ln203_1 : 3
	State 10
		zext_ln203 : 1
		zext_ln203_1 : 1
		zext_ln203_2 : 1
		shl_ln203 : 2
		tmp_6 : 3
		select_ln203_3 : 4
		shl_ln203_1 : 2
		lshr_ln203 : 1
		and_ln203 : 3
		xor_ln203 : 3
		and_ln203_1 : 3
		and_ln203_2 : 5
		ctype_data_V_1 : 5
		store_ln20 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |        grp_fu_400       |    0    |   214   |   216   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_183       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln17_fu_198    |    0    |    0    |    13   |
|          |     icmp_ln20_fu_210    |    0    |    0    |    8    |
|          |    icmp_ln571_fu_326    |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_337    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_363    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_386    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_391    |    0    |    0    |    13   |
|          |    icmp_ln203_fu_549    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_1_fu_313     |    0    |    0    |    60   |
|          |        F2_fu_331        |    0    |    0    |    12   |
|    sub   |     sub_ln581_fu_349    |    0    |    0    |    12   |
|          |     sub_ln203_fu_555    |    0    |    0    |    13   |
|          |    sub_ln203_1_fu_569   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_2_fu_319     |    0    |    0    |    54   |
|          |      sh_amt_fu_355      |    0    |    0    |    12   |
|          |   select_ln588_fu_416   |    0    |    0    |    4    |
|          |  select_ln603_1_fu_480  |    0    |    0    |    4    |
|          |   select_ln603_fu_522   |    0    |    0    |    4    |
|  select  |  select_ln603_2_fu_529  |    0    |    0    |    4    |
|          |   select_ln203_fu_561   |    0    |    0    |    4    |
|          |  select_ln603_3_fu_575  |    0    |    0    |    4    |
|          |  select_ln203_1_fu_585  |    0    |    0    |    4    |
|          |  select_ln203_2_fu_590  |    0    |    0    |    4    |
|          |  select_ln203_3_fu_622  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln581_fu_434    |    0    |    0    |    2    |
|          |     and_ln585_fu_445    |    0    |    0    |    2    |
|          |    and_ln585_1_fu_451   |    0    |    0    |    2    |
|    and   |     and_ln603_fu_468    |    0    |    0    |    2    |
|          |     and_ln582_fu_492    |    0    |    0    |    2    |
|          |     and_ln203_fu_641    |    0    |    0    |    12   |
|          |    and_ln203_1_fu_653   |    0    |    0    |    12   |
|          |    and_ln203_2_fu_659   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_204        |    0    |    0    |    13   |
|    add   |         j_fu_216        |    0    |    0    |    10   |
|          |     add_ln581_fu_343    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln604_fu_517    |    0    |    0    |    11   |
|    shl   |     shl_ln203_fu_606    |    0    |    0    |    11   |
|          |    shl_ln203_1_fu_629   |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |      is_last_fu_231     |    0    |    0    |    2    |
|          |     or_ln582_fu_424     |    0    |    0    |    2    |
|          |     or_ln581_fu_457     |    0    |    0    |    2    |
|    or    |     or_ln603_fu_474     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_497    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_502    |    0    |    0    |    2    |
|          |     empty_124_fu_543    |    0    |    0    |    0    |
|          |  ctype_data_V_1_fu_665  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln582_fu_428    |    0    |    0    |    2    |
|          |     xor_ln585_fu_439    |    0    |    0    |    2    |
|    xor   |     xor_ln581_fu_462    |    0    |    0    |    2    |
|          |     xor_ln571_fu_487    |    0    |    0    |    2    |
|          |     xor_ln203_fu_647    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln203_fu_635    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln8_write_fu_132 |    0    |    0    |    0    |
|          | write_ln24_write_fu_147 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  empty_123_read_fu_139  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|   in_last_V_tmp_fu_222  |    0    |    0    |    0    |
|          |    in_data_tmp_fu_226   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_0_V_fu_242   |    0    |    0    |    0    |
|          |    trunc_ln556_fu_273   |    0    |    0    |    0    |
|          |    trunc_ln565_fu_295   |    0    |    0    |    0    |
|   trunc  |    trunc_ln583_fu_369   |    0    |    0    |    0    |
|          |    trunc_ln581_fu_507   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_510   |    0    |    0    |    0    |
|          |  trunc_ln581cast_fu_513 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_1_V_fu_247   |    0    |    0    |    0    |
|          |   tmp_data_2_V_fu_258   |    0    |    0    |    0    |
|partselect|     exp_tmp_V_fu_285    |    0    |    0    |    0    |
|          |        tmp_fu_373       |    0    |    0    |    0    |
|          |       tmp_6_fu_612      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_277    |    0    |    0    |    0    |
|          |       tmp_5_fu_408      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln461_fu_299    |    0    |    0    |    0    |
|          |    p_Result_9_fu_309    |    0    |    0    |    0    |
|          |    zext_ln586_fu_396    |    0    |    0    |    0    |
|   zext   |    zext_ln203_fu_581    |    0    |    0    |    0    |
|          |   zext_ln203_1_fu_595   |    0    |    0    |    0    |
|          |   zext_ln203_2_fu_599   |    0    |    0    |    0    |
|          |   zext_ln203_3_fu_603   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|     tmp_317_i_fu_302    |    0    |    0    |    0    |
|          |      shl_ln_fu_535      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_383    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   314   |   854   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln585_reg_777  |    1   |
|   and_ln603_reg_782  |    1   |
|  ashr_ln586_reg_798  |   54   |
| ctype_data_V_reg_683 |   12   |
|   empty_124_reg_819  |    4   |
|   exp_tmp_V_reg_721  |   11   |
|    i_0_i_i_reg_160   |   11   |
|       i_reg_692      |   11   |
|  icmp_ln203_reg_824  |    1   |
|  icmp_ln571_reg_736  |    1   |
|  icmp_ln581_reg_742  |    1   |
|  icmp_ln582_reg_755  |    1   |
|  in_data_tmp_reg_705 |   32   |
|   is_last_1_reg_676  |    1   |
|    j_0_i_i_reg_171   |    2   |
|       j_reg_700      |    2   |
|    man_V_2_reg_731   |   54   |
|  or_ln603_2_reg_803  |    1   |
|   or_ln603_reg_787   |    1   |
|  p_Result_s_reg_716  |    1   |
|select_ln603_1_reg_793|    4   |
|select_ln603_2_reg_808|    4   |
|    sh_amt_reg_748    |   12   |
|    shl_ln_reg_813    |    4   |
|  sub_ln203_1_reg_836 |    4   |
|   sub_ln203_reg_831  |    4   |
|      tmp_reg_767     |   10   |
|  trunc_ln556_reg_711 |   63   |
|  trunc_ln565_reg_726 |   52   |
|  trunc_ln583_reg_761 |    4   |
|  zext_ln586_reg_772  |   54   |
+----------------------+--------+
|         Total        |   418  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| j_0_i_i_reg_171 |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_183   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_400   |  p1  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   132  ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   314  |   854  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   418  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   732  |   881  |
+-----------+--------+--------+--------+--------+
