#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May  1 12:42:41 2024
# Process ID: 7848
# Current directory: C:/project/vivado/CH2/build/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13316 C:\project\vivado\CH2\build\project_2\project_2.xpr
# Log file: C:/project/vivado/CH2/build/project_2/vivado.log
# Journal file: C:/project/vivado/CH2/build/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/project/vivado/CH2/build/project_2/project_2.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/Bunakov' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Egor/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Bunakov' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Bunakov' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Egor/AppData/Roaming/Xilinx/Vivado/Egor/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Bunakov' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Egor/AppData/Roaming/Xilinx/Vivado/Egor/AppData/Roaming/Xilinx/Vivado/{C:/Users/Bunakov' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Bunakov' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Egor/AppData/Roaming/Xilinx/Vivado/Egor/AppData/Roaming/Xilinx/Vivado/Egor/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from '/home/fbruno/git/books/Learn-FPGA-Programming/CH2/build/project_2' since last save.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run synth_1_copy_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1_copy_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/project/vivado/CH2/build/.Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/home/fbruno/git/books/Learn-FPGA-Programming/CH2/build/.Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/project/vivado/CH2/build/.Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/home/fbruno/git/books/Learn-FPGA-Programming/CH2/build/.Xilinx/Vivado/2019.2/xhub/board_store'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/project/vivado/CH2/build/project_2/project_2.ip_user_files', nor could it be found using path 'C:/home/fbruno/git/books/Learn-FPGA-Programming/CH2/build/project_2/project_2.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:arty-a7-100:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
WARNING: [Project 1-231] Project 'project_2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 824.262 ; gain = 139.773
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
save_project_as project_3 C:/project/vivado/project_3 -force
set_property generic {SELECTOR=UNIQUE_CASE UNIQUE_CASE=TRUE TEST_CASE=LEADING_ONES} [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/num_ones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_ones
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/project_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_2
WARNING: [VRFC 10-3467] initial value of parameter 'SELECTOR' is omitted [C:/project/vivado/CH2/hdl/project_2.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/leading_ones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leading_ones
WARNING: [VRFC 10-3467] initial value of parameter 'SELECTOR' is omitted [C:/project/vivado/CH2/hdl/leading_ones.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
WARNING: [VRFC 10-3467] initial value of parameter 'SELECTOR' is omitted [C:/project/vivado/CH2/hdl/add_sub.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/tb/tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/project/vivado/CH2/tb/tb.sv:1]
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top "SELECTOR=UNIQUE_CASE" -generic_top "UNIQUE_CASE=TRUE" -generic_top "TEST_CASE=LEADING_ONES" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top SELECTOR=UNIQUE_CASE -generic_top UNIQUE_CASE=TRUE -generic_top TEST_CASE=LEADING_ONES -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3532] module 'glbl' does not have a parameter named 'SELECTOR' to override [C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim/glbl.v:6]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.leading_ones(SELECTOR="UNIQUE_CA...
Compiling module xil_defaultlib.add_sub(SELECTOR="UNIQUE_CASE")
Compiling module xil_defaultlib.num_ones
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.add_sub(SELECTOR="ADD")
Compiling module xil_defaultlib.add_sub(SELECTOR="SUB")
Compiling module xil_defaultlib.project_2(SELECTOR="UNIQUE_CASE"...
Compiling module xil_defaultlib.tb(SELECTOR="UNIQUE_CASE",UNIQUE...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May  1 13:11:21 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Timescale of (tb(SELECTOR="UNIQUE_CASE",UNIQUE_CASE="TRUE")) is 1ns/100ps.
Setting switches to 0010000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 0100000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 898.020 ; gain = 13.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top "SELECTOR=UNIQUE_CASE" -generic_top "UNIQUE_CASE=TRUE" -generic_top "TEST_CASE=LEADING_ONES" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top SELECTOR=UNIQUE_CASE -generic_top UNIQUE_CASE=TRUE -generic_top TEST_CASE=LEADING_ONES -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3532] module 'glbl' does not have a parameter named 'SELECTOR' to override [C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim/glbl.v:6]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Timescale of (tb(SELECTOR="UNIQUE_CASE",UNIQUE_CASE="TRUE")) is 1ns/100ps.
Setting switches to 0010000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 0100000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 898.020 ; gain = 0.000
add_bp {C:/project/vivado/CH2/hdl/leading_ones.sv} 22
remove_bps -file {C:/project/vivado/CH2/hdl/leading_ones.sv} -line 22
add_bp {C:/project/vivado/CH2/hdl/leading_ones.sv} 23
remove_bps -file {C:/project/vivado/CH2/hdl/leading_ones.sv} -line 23
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/num_ones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_ones
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/project_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_2
WARNING: [VRFC 10-3467] initial value of parameter 'SELECTOR' is omitted [C:/project/vivado/CH2/hdl/project_2.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/leading_ones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leading_ones
WARNING: [VRFC 10-3467] initial value of parameter 'SELECTOR' is omitted [C:/project/vivado/CH2/hdl/leading_ones.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/hdl/add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
WARNING: [VRFC 10-3467] initial value of parameter 'SELECTOR' is omitted [C:/project/vivado/CH2/hdl/add_sub.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/CH2/tb/tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/project/vivado/CH2/tb/tb.sv:1]
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top "SELECTOR=UNIQUE_CASE" -generic_top "UNIQUE_CASE=TRUE" -generic_top "TEST_CASE=LEADING_ONES" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top SELECTOR=UNIQUE_CASE -generic_top UNIQUE_CASE=TRUE -generic_top TEST_CASE=LEADING_ONES -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3532] module 'glbl' does not have a parameter named 'SELECTOR' to override [C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim/glbl.v:6]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.leading_ones(SELECTOR="UNIQUE_CA...
Compiling module xil_defaultlib.add_sub(SELECTOR="UNIQUE_CASE")
Compiling module xil_defaultlib.num_ones
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.add_sub(SELECTOR="ADD")
Compiling module xil_defaultlib.add_sub(SELECTOR="SUB")
Compiling module xil_defaultlib.project_2(SELECTOR="UNIQUE_CASE"...
Compiling module xil_defaultlib.tb(SELECTOR="UNIQUE_CASE",UNIQUE...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Timescale of (tb(SELECTOR="UNIQUE_CASE",UNIQUE_CASE="TRUE")) is 1ns/100ps.
Setting switches to 0010000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 0100000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
Setting switches to 0100000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
Setting switches to 1000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 898.039 ; gain = 0.000
set_property generic {SELECTOR=UNIQUE_CASE UNIQUE_CASE=FALSE TEST_CASE=LEADING_ONES} [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/project/vivado/CH2/hdl/leading_ones.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/project/vivado/CH2/hdl/project_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/project/vivado/CH2/tb/tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top "SELECTOR=UNIQUE_CASE" -generic_top "UNIQUE_CASE=FALSE" -generic_top "TEST_CASE=LEADING_ONES" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff6ac55971b946768df1bf977289280e --incr --debug typical --relax --mt 2 -generic_top SELECTOR=UNIQUE_CASE -generic_top UNIQUE_CASE=FALSE -generic_top TEST_CASE=LEADING_ONES -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3532] module 'glbl' does not have a parameter named 'SELECTOR' to override [C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim/glbl.v:6]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.leading_ones(SELECTOR="UNIQUE_CA...
Compiling module xil_defaultlib.add_sub(SELECTOR="UNIQUE_CASE")
Compiling module xil_defaultlib.num_ones
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.add_sub(SELECTOR="ADD")
Compiling module xil_defaultlib.add_sub(SELECTOR="SUB")
Compiling module xil_defaultlib.project_2(SELECTOR="UNIQUE_CASE"...
Compiling module xil_defaultlib.tb(SELECTOR="UNIQUE_CASE")
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/project/vivado/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Timescale of (tb(SELECTOR="UNIQUE_CASE")) is 1ns/100ps.
Setting switches to 0011010100100100
WARNING: 0ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:20
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 0ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:20
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 0101111010000001
WARNING: 100ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 100ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 1101011000001001
WARNING: 200ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 200ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 0101011001100011
WARNING: 300ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 300ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 0111101100001101
WARNING: 400ns : Multiple conditions true
	 condition at line:20 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 400ns : Multiple conditions true
	 condition at line:20 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 1001100110001101
WARNING: 500ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 500ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 1000010001100101
WARNING: 600ns : Multiple conditions true
	 condition at line:23 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 600ns : Multiple conditions true
	 condition at line:23 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 0101001000010010
WARNING: 700ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 700ns : Multiple conditions true
	 condition at line:21 conflicts with condtion at line:19
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 1110001100000001
WARNING: 800ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 800ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 1100110100001101
WARNING: 900ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 900ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
Setting switches to 1111000101110110
WARNING: 1000ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
WARNING: 1000ns : Multiple conditions true
	 condition at line:19 conflicts with condtion at line:18
	 for unique case from File:C:/project/vivado/CH2/hdl/leading_ones.sv:17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property generic {SELECTOR=UNIQUE_CASE UNIQUE_CASE=FALSE TEST_CASE=LEADING_ONES} [current_fileset]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  1 13:45:03 2024] Launched synth_1...
Run output will be captured here: C:/project/vivado/project_3/project_3.runs/synth_1/runme.log
[Wed May  1 13:45:03 2024] Launched impl_1...
Run output will be captured here: C:/project/vivado/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1892.121 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1892.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1892.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2093.961 ; gain = 1102.676
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292745376A
set_property PROGRAM.FILE {C:/project/vivado/project_3/project_3.runs/impl_1/project_2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  1 13:50:45 2024] Launched impl_1...
Run output will be captured here: C:/project/vivado/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/project/vivado/project_3/project_3.runs/impl_1/project_2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/project/vivado/project_3/project_3.runs/impl_1/project_2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292745376A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  1 16:05:19 2024...
