<module name="DDR16SS0_REGS_SS_CFG_SSCFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="REGS__SS_CFG__SSCFG_SS_ID_REV_REG" acronym="REGS__SS_CFG__SSCFG_SS_ID_REV_REG" offset="0x0" width="32" description="The Subsystem ID and Revision Register contains the module ID, major, and minor revisions for the subsystem.">
		<bitfield id="MOD_ID" width="16" begin="31" end="16" resetval="0x26627" description="Module ID" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJ_REV" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MIN_REV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_SS_CTL_REG" acronym="REGS__SS_CFG__SSCFG_SS_CTL_REG" offset="0x4" width="32" description="The Subsystem Control Register contains fields for control functions required for submodules in the subsystem.">
		<bitfield id="PHY_PLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="Cadence PHY De-Skew PLL bypass. Write 1 to bypass PLL." range="0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_CTL_REG" acronym="REGS__SS_CFG__SSCFG_V2A_CTL_REG" offset="0x20" width="32" description="The VBUSM2AXI Control register contains control functions required for the VBUSM2AXI submodule.">
		<bitfield id="SDRAM_3QT" width="1" begin="10" end="10" resetval="0x0" description="Setting this field to a 1 will modify SDRAM Index to be 3/4 its programmed value to support 3, 6, 12 and 24 GB sizes." range="10" rwaccess="R/W"/> 
		<bitfield id="SDRAM_IDX" width="5" begin="9" end="5" resetval="0x17" description="SDRAM Index = log2(connected SDRAM size) - 16. The sdram_idx describes the number of address bits minus 16 that are used to determine the mask used to detect memory rollover and prevent aliasing and false coherency issues. Max size supported is 8GB. A programmed value greater than 0x11 will result in this field being reset to 0x11." range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="REGION_IDX" width="5" begin="4" end="0" resetval="0x17" description="Region Index = log2(CBA region size) - 16. The region_idx describes the number of address bits minus 16 that are used to determine the mask used to detect memory rollover and prevent aliasing and false coherency issues. Max size supported is 8GB. A programmed value greater than 0x11 will result in this field being reset to 0x11." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_R1_MAT_REG" acronym="REGS__SS_CFG__SSCFG_V2A_R1_MAT_REG" offset="0x24" width="32" description="The Range 1 Match Register allows a single master to a range of masters to change their priority mapping. This allows selective masters to be increased or decreased in effective priority. Range 1 Match Register uses the associated Range 1 Priority Map Register. The highest Range Match Register will take priority and will be used in case of multiple range matches.">
		<bitfield id="RANGE1_RANGEEN_A" width="1" begin="31" end="31" resetval="0x0" description="The range1_rangeen_a enables the RouteID AND'd with range1_mask_a to match the range1_routeid_a" range="31" rwaccess="R/W"/> 
		<bitfield id="RANGE1_MASK_A" width="3" begin="30" end="28" resetval="0x0" description="The range1_mask_a allows a number of least significant bits to be ignored prior to the match of the routeid_a" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RANGE1_ROUTEID_A" width="12" begin="27" end="16" resetval="0x0" description="The range1_routeid_a is the value that is compared to the RouteID arriving on the command interface" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RANGE1_RANGEEN_B" width="1" begin="15" end="15" resetval="0x0" description="The range1_rangeen_b enables the RouteID AND'd with range1_mask_b to match the range1_routeid_b" range="15" rwaccess="R/W"/> 
		<bitfield id="RANGE1_MASK_B" width="3" begin="14" end="12" resetval="0x0" description="The range1_mask_b allows a number of least significant bits to be ignored prior to the match of the routeid_b" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE1_ROUTEID_B" width="12" begin="11" end="0" resetval="0x0" description="The range1_routeid_b is the value that is compared to the RouteID arriving on the command interface" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_R2_MAT_REG" acronym="REGS__SS_CFG__SSCFG_V2A_R2_MAT_REG" offset="0x28" width="32" description="The Range 2 Match Register allows a single master to a range of masters to change their priority mapping. This allows selective masters to be increased or decreased in effective priority. Range 2 Match Register uses the associated Range 2 Priority Map Register. The highest Range Match Register will take priority and will be used in case of multiple range matches.">
		<bitfield id="RANGE2_RANGEEN_A" width="1" begin="31" end="31" resetval="0x0" description="The range2_rangeen_a enables the RouteID AND'd with range2_mask_a to match the range2_routeid_a" range="31" rwaccess="R/W"/> 
		<bitfield id="RANGE2_MASK_A" width="3" begin="30" end="28" resetval="0x0" description="The range2_mask_a allows a number of least significant bits to be ignored prior to the match of the routeid_a" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RANGE2_ROUTEID_A" width="12" begin="27" end="16" resetval="0x0" description="The range2_routeid_a is the value that is compared to the RouteID arriving on the command interface" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RANGE2_RANGEEN_B" width="1" begin="15" end="15" resetval="0x0" description="The range2_rangeen_b enables the RouteID AND'd with range2_mask_b to match the range2_routeid_b" range="15" rwaccess="R/W"/> 
		<bitfield id="RANGE2_MASK_B" width="3" begin="14" end="12" resetval="0x0" description="The range2_mask_b allows a number of least significant bits to be ignored prior to the match of the routeid_b" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE2_ROUTEID_B" width="12" begin="11" end="0" resetval="0x0" description="The range2_routeid_b is the value that is compared to the RouteID arriving on the command interface" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_R3_MAT_REG" acronym="REGS__SS_CFG__SSCFG_V2A_R3_MAT_REG" offset="0x2C" width="32" description="The Range 3 Match Register allows a single master to a range of masters to change their priority mapping. This allows selective masters to be increased or decreased in effective priority. Range 3 Match Register uses the associated Range 3 Priority Map Register. The highest Range Match Register will take priority and will be used in case of multiple range matches.">
		<bitfield id="RANGE3_RANGEEN_A" width="1" begin="31" end="31" resetval="0x0" description="The range3_rangeen_a enables the RouteID AND'd with range3_mask_a to match the range3_routeid_a" range="31" rwaccess="R/W"/> 
		<bitfield id="RANGE3_MASK_A" width="3" begin="30" end="28" resetval="0x0" description="The range3_mask_a allows a number of least significant bits to be ignored prior to the match of the routeid_a" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RANGE3_ROUTEID_A" width="12" begin="27" end="16" resetval="0x0" description="The range3_routeid_a is the value that is compared to the RouteID arriving on the command interface" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RANGE3_RANGEEN_B" width="1" begin="15" end="15" resetval="0x0" description="The range3_rangeen_b enables the RouteID AND'd with range3_mask_b to match the range3_routeid_b" range="15" rwaccess="R/W"/> 
		<bitfield id="RANGE3_MASK_B" width="3" begin="14" end="12" resetval="0x0" description="The range3_mask_b allows a number of least significant bits to be ignored prior to the match of the routeid_b" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE3_ROUTEID_B" width="12" begin="11" end="0" resetval="0x0" description="The range3_routeid_b is the value that is compared to the RouteID arriving on the command interface" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_DEF_PRI_MAP_REG" acronym="REGS__SS_CFG__SSCFG_V2A_DEF_PRI_MAP_REG" offset="0x30" width="32" description="The Default Priority Mapping Register is the default map for the inbound VBUSM.C priority to AXI priority.">
		<bitfield id="PRIMAP0" width="3" begin="30" end="28" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 0. 0=highest priority. 7=lowest priority" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="PRIMAP1" width="3" begin="26" end="24" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 1. 0=highest priority. 7=lowest priority" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PRIMAP2" width="3" begin="22" end="20" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 2. 0=highest priority. 7=lowest priority" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PRIMAP3" width="3" begin="18" end="16" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 3. 0=highest priority. 7=lowest priority" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIMAP4" width="3" begin="14" end="12" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 4. 0=highest priority. 7=lowest priority" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PRIMAP5" width="3" begin="10" end="8" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 5. 0=highest priority. 7=lowest priority" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRIMAP6" width="3" begin="6" end="4" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 6. 0=highest priority. 7=lowest priority" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="PRIMAP7" width="3" begin="2" end="0" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 7. 0=highest priority. 7=lowest priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_R1_PRI_MAP_REG" acronym="REGS__SS_CFG__SSCFG_V2A_R1_PRI_MAP_REG" offset="0x34" width="32" description="The Range 1 Priority Mapping Register is used to map the inbound VBUSM.C priority to AXI priority when a RouteID match 1 occurs. This allows the priority level to be changed from the Default Priority Mapping value.">
		<bitfield id="RANGE1_PRIMAP0" width="3" begin="30" end="28" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 0 for range match 1. 0=highest priority. 7=lowest priority" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RANGE1_PRIMAP1" width="3" begin="26" end="24" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 1 for range match 1. 0=highest priority. 7=lowest priority" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE1_PRIMAP2" width="3" begin="22" end="20" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 2 for range match 1. 0=highest priority. 7=lowest priority" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE1_PRIMAP3" width="3" begin="18" end="16" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 3 for range match 1. 0=highest priority. 7=lowest priority" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RANGE1_PRIMAP4" width="3" begin="14" end="12" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 4 for range match 1. 0=highest priority. 7=lowest priority" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE1_PRIMAP5" width="3" begin="10" end="8" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 5 for range match 1. 0=highest priority. 7=lowest priority" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RANGE1_PRIMAP6" width="3" begin="6" end="4" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 6 for range match 1. 0=highest priority. 7=lowest priority" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RANGE1_PRIMAP7" width="3" begin="2" end="0" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 7 for range match 1. 0=highest priority. 7=lowest priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_R2_PRI_MAP_REG" acronym="REGS__SS_CFG__SSCFG_V2A_R2_PRI_MAP_REG" offset="0x38" width="32" description="The Range 2 Priority Mapping Register is used to map the inbound VBUSM.C priority to AXI priority when a RouteID match 2 occurs. This allows the priority level to be changed from the Default Priority Mapping value.">
		<bitfield id="RANGE2_PRIMAP0" width="3" begin="30" end="28" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 0 for range match 2. 0=highest priority. 7=lowest priority" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RANGE2_PRIMAP1" width="3" begin="26" end="24" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 1 for range match 2. 0=highest priority. 7=lowest priority" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE2_PRIMAP2" width="3" begin="22" end="20" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 2 for range match 2. 0=highest priority. 7=lowest priority" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE2_PRIMAP3" width="3" begin="18" end="16" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 3 for range match 2. 0=highest priority. 7=lowest priority" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RANGE2_PRIMAP4" width="3" begin="14" end="12" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 4 for range match 2. 0=highest priority. 7=lowest priority" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE2_PRIMAP5" width="3" begin="10" end="8" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 5 for range match 2. 0=highest priority. 7=lowest priority" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RANGE2_PRIMAP6" width="3" begin="6" end="4" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 6 for range match 2. 0=highest priority. 7=lowest priority" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RANGE2_PRIMAP7" width="3" begin="2" end="0" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 7 for range match 2. 0=highest priority. 7=lowest priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_R3_PRI_MAP_REG" acronym="REGS__SS_CFG__SSCFG_V2A_R3_PRI_MAP_REG" offset="0x3C" width="32" description="The Range 3 Priority Mapping Register is used to map the inbound VBUSM.C priority to AXI priority when a RouteID match 3 occurs. This allows the priority level to be changed from the Default Priority Mapping value.">
		<bitfield id="RANGE3_PRIMAP0" width="3" begin="30" end="28" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 0 for range match 3. 0=highest priority. 7=lowest priority" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RANGE3_PRIMAP1" width="3" begin="26" end="24" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 1 for range match 3. 0=highest priority. 7=lowest priority" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE3_PRIMAP2" width="3" begin="22" end="20" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 2 for range match 3. 0=highest priority. 7=lowest priority" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE3_PRIMAP3" width="3" begin="18" end="16" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 3 for range match 3. 0=highest priority. 7=lowest priority" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RANGE3_PRIMAP4" width="3" begin="14" end="12" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 4 for range match 3. 0=highest priority. 7=lowest priority" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE3_PRIMAP5" width="3" begin="10" end="8" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 5 for range match 3. 0=highest priority. 7=lowest priority" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RANGE3_PRIMAP6" width="3" begin="6" end="4" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 6 for range match 3. 0=highest priority. 7=lowest priority" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RANGE3_PRIMAP7" width="3" begin="2" end="0" resetval="0x0" description="The field contains AXI priority value for VBUSM.C priority 7 for range match 3. 0=highest priority. 7=lowest priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_AERR_LOG1_REG" acronym="REGS__SS_CFG__SSCFG_V2A_AERR_LOG1_REG" offset="0x70" width="32" description="The Address Error Log 1 register displays the RouteID and lsb of the address for the first VBUSM.C command that was outside the programmed addressing range. Writing a 0x1 will clear all fields. Writing any other value has no effect. The Address Error Log 2 register will also be cleared upon writing this register.">
		<bitfield id="AERR_ADDR_LSB" width="16" begin="31" end="16" resetval="0x0" description="Address[15:0] of the VBUSM.C command" range="31 - 16" rwaccess="R/W1TC"/> 
		<bitfield id="AERR_ROUTE_ID" width="12" begin="11" end="0" resetval="0x0" description="RouteID of the VBUSM.C write command" range="11 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_AERR_LOG2_REG" acronym="REGS__SS_CFG__SSCFG_V2A_AERR_LOG2_REG" offset="0x74" width="32" description="The Address Error Log 2 registers displays the msb of the address for the first VBUSM.C command that was outside the programmed addressing range. This register will be cleared upon writing the Address Error Log 1 register.">
		<bitfield id="AERR_ADDR_MSB" width="32" begin="31" end="0" resetval="0x0" description="Address[34:16] of the VBUSM.C command" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_BUS_TO" acronym="REGS__SS_CFG__SSCFG_V2A_BUS_TO" offset="0x9C" width="32" description="">
		<bitfield id="BUS_TIMER" width="24" begin="23" end="0" resetval="0x16777215" description="AXI bus timeout value. Number of DDR clock cycles after which the VBUSM2AXI bridge times out if a hang on the controller AXI interface is detected. A value of N will be equal to N x 16 clocks. Writing a 0 will disable the timeout feature." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_INT_RAW_REG" acronym="REGS__SS_CFG__SSCFG_V2A_INT_RAW_REG" offset="0xA0" width="32" description="">
		<bitfield id="ECCM1BERR" width="1" begin="5" end="5" resetval="0x0" description="Raw status of SDRAM ECC multi 1-bit errors in same SDRAM burst. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ECC2BERR" width="1" begin="4" end="4" resetval="0x0" description="Raw status of SDRAM ECC 2-bit error. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ECC1BERR" width="1" begin="3" end="3" resetval="0x0" description="Raw status of SDRAM ECC 1-bit error. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="TOERR" width="1" begin="2" end="2" resetval="0x0" description="Raw status of VBUSM2AXI interrupt for controller AXI interface timeout. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="AERR" width="1" begin="1" end="1" resetval="0x0" description="Raw status of VBUSM2AXI interrupt for VBUSM.C address outside the programmed range. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_INT_STAT_REG" acronym="REGS__SS_CFG__SSCFG_V2A_INT_STAT_REG" offset="0xA4" width="32" description="">
		<bitfield id="ECCM1BERR" width="1" begin="5" end="5" resetval="0x0" description="Enabled status of SDRAM ECC multi 1-bit errors in same SDRAM burst. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ECC2BERR" width="1" begin="4" end="4" resetval="0x0" description="Enabled status of SDRAM ECC 2-bit error. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ECC1BERR" width="1" begin="3" end="3" resetval="0x0" description="Enabled status of SDRAM ECC 1-bit error. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="TOERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled status of VBUSM2AXI interrupt for controller AXI interface timeout. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="AERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled status of VBUSM2AXI interrupt for VBUSM.C address outside the programmed range. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_INT_SET_REG" acronym="REGS__SS_CFG__SSCFG_V2A_INT_SET_REG" offset="0xA8" width="32" description="">
		<bitfield id="ECCM1BERR_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable set for SDRAM ECC multi 1-bit errors in same SDRAM burst. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ECC2BERR_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable set for SDRAM ECC 2-bit error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ECC1BERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable set for SDRAM ECC 1-bit error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="TOERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable set for VBUSM2AXI interrupt for controller AXI interface timeout. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="AERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable set for VBUSM2AXI interrupt for VBUSM.C address outside the programmed range. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_INT_CLR_REG" acronym="REGS__SS_CFG__SSCFG_V2A_INT_CLR_REG" offset="0xAC" width="32" description="">
		<bitfield id="ECCM1BERR_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable clear for SDRAM ECC multi 1-bit errors in same SDRAM burst. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ECC2BERR_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable clear for SDRAM ECC 2-bit error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ECC1BERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable clear for SDRAM ECC 1-bit error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="TOERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable clear for VBUSM2AXI interrupt for controller AXI interface timeout. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="AERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable clear for VBUSM2AXI interrupt for VBUSM.C address outside the programmed range. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_V2A_EOI_REG" acronym="REGS__SS_CFG__SSCFG_V2A_EOI_REG" offset="0xB0" width="32" description="">
		<bitfield id="EOI" width="2" begin="1" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control. Write 0 for aerr/toerr interrupt. Write 1 for ecc1b interrupt. Write 2 for ecc2b interrupt. This field always reads 0 (no EOI memory)." range="1 - 0" rwaccess="W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PERF_CNT_SEL_REG" acronym="REGS__SS_CFG__SSCFG_PERF_CNT_SEL_REG" offset="0x100" width="32" description="The Performance Counter Select register is used to select the statistic type to be counted in the corresponding Performance Counter register.">
		<bitfield id="CNT4_SEL" width="6" begin="29" end="24" resetval="0x3" description="Statistic select for Performance Counter 4 register.  0x0  = Counts every Write command.  0x1  = Counts every Read command.  0x2  = Counts every read as a result of a RMW command.  0x3  = Counts every Activate command.  0x4  = Counts every Precharge command.  0x5  = Counts every Precharge All command.  0x6  = Counts every Mode Register Read command.  0x7  = Counts every Mode Register Write command.  0x8  = Counts every Per Bank Refresh command.  0x9  = Counts every Auto Refresh command.  0xA  = Counts every ZQ Calib Long command.  0xB  = Counts every ZQ Calib Short command.  0xC  = Counts every Write-to-Read and Read-to-Write bus-turn-around.  0xD  = Counts every Write-to-Write address collision.  0xE  = Counts every Write-to-Read address collision.  0xF  = Counts every Read-to-Write address collision.  0x10 = Counts every Read-to-Read address collision.  0x11 = Counts every exit from Power-Down Self-Refresh mode.  0x12 = Counts every entry into Power-Down Self-Refresh mode.  0x13 = Counts every cycle for which the DDR Controller stays in Power-Down Self-Refresh mode.  0x14 = Counts every exit from Power-Down mode.  0x15 = Counts every entry into Power-Down mode.  0x16 = Counts every cycle for which the DDR Controller stays in Power-Down mode.  0x17 = Counts every exit from Self-Refresh mode.  0x18 = Counts every entry into Self-Refresh mode.  0x19 = Counts every cycle for which the DDR Controller stays in Self-Refresh mode.  0x1A = Reserved  0x1B = Reserved  0x1C = Counts every cycle for which the DDR Controller command queue is full.  0x1D = Counts every cycle for which the DDR Controller info FIFO is full.  0x1E = Counts every cycle for which the DDR Controller write latency FIFO is full.  0x1F = Counts every cycle for which the DDR Controller port command FIFO is full.  0x20 = Counts every cycle for which the DDR Controller write response FIFO is full.  0x21 = Counts every cycle for which the DDR Controller port write FIFO is full.  0x22 = Counts every cycle for which the DDR Controller core read FIFO is full.  0x23 = Counts every cycle for which the DDR Controller port read FIFO is full.  0x24-0x2F = Reserved" range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="CNT3_SEL" width="6" begin="21" end="16" resetval="0x2" description="Statistic select for Performance Counter 3 register.  0x0  = Counts every Write command.  0x1  = Counts every Read command.  0x2  = Counts every read as a result of a RMW command.  0x3  = Counts every Activate command.  0x4  = Counts every Precharge command.  0x5  = Counts every Precharge All command.  0x6  = Counts every Mode Register Read command.  0x7  = Counts every Mode Register Write command.  0x8  = Counts every Per Bank Refresh command.  0x9  = Counts every Auto Refresh command.  0xA  = Counts every ZQ Calib Long command.  0xB  = Counts every ZQ Calib Short command.  0xC  = Counts every Write-to-Read and Read-to-Write bus-turn-around.  0xD  = Counts every Write-to-Write address collision.  0xE  = Counts every Write-to-Read address collision.  0xF  = Counts every Read-to-Write address collision.  0x10 = Counts every Read-to-Read address collision.  0x11 = Counts every exit from Power-Down Self-Refresh mode.  0x12 = Counts every entry into Power-Down Self-Refresh mode.  0x13 = Counts every cycle for which the DDR Controller stays in Power-Down Self-Refresh mode.  0x14 = Counts every exit from Power-Down mode.  0x15 = Counts every entry into Power-Down mode.  0x16 = Counts every cycle for which the DDR Controller stays in Power-Down mode.  0x17 = Counts every exit from Self-Refresh mode.  0x18 = Counts every entry into Self-Refresh mode.  0x19 = Counts every cycle for which the DDR Controller stays in Self-Refresh mode.  0x1A = Reserved  0x1B = Reserved  0x1C = Counts every cycle for which the DDR Controller command queue is full.  0x1D = Counts every cycle for which the DDR Controller info FIFO is full.  0x1E = Counts every cycle for which the DDR Controller write latency FIFO is full.  0x1F = Counts every cycle for which the DDR Controller port command FIFO is full.  0x20 = Counts every cycle for which the DDR Controller write response FIFO is full.  0x21 = Counts every cycle for which the DDR Controller port write FIFO is full.  0x22 = Counts every cycle for which the DDR Controller core read FIFO is full.  0x23 = Counts every cycle for which the DDR Controller port read FIFO is full.  0x24-0x2F = Reserved" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="CNT2_SEL" width="6" begin="13" end="8" resetval="0x1" description="Statistic select for Performance Counter 2 register.  0x0  = Counts every Write command.  0x1  = Counts every Read command.  0x2  = Counts every read as a result of a RMW command.  0x3  = Counts every Activate command.  0x4  = Counts every Precharge command.  0x5  = Counts every Precharge All command.  0x6  = Counts every Mode Register Read command.  0x7  = Counts every Mode Register Write command.  0x8  = Counts every Per Bank Refresh command.  0x9  = Counts every Auto Refresh command.  0xA  = Counts every ZQ Calib Long command.  0xB  = Counts every ZQ Calib Short command.  0xC  = Counts every Write-to-Read and Read-to-Write bus-turn-around.  0xD  = Counts every Write-to-Write address collision.  0xE  = Counts every Write-to-Read address collision.  0xF  = Counts every Read-to-Write address collision.  0x10 = Counts every Read-to-Read address collision.  0x11 = Counts every exit from Power-Down Self-Refresh mode.  0x12 = Counts every entry into Power-Down Self-Refresh mode.  0x13 = Counts every cycle for which the DDR Controller stays in Power-Down Self-Refresh mode.  0x14 = Counts every exit from Power-Down mode.  0x15 = Counts every entry into Power-Down mode.  0x16 = Counts every cycle for which the DDR Controller stays in Power-Down mode.  0x17 = Counts every exit from Self-Refresh mode.  0x18 = Counts every entry into Self-Refresh mode.  0x19 = Counts every cycle for which the DDR Controller stays in Self-Refresh mode.  0x1A = Reserved  0x1B = Reserved  0x1C = Counts every cycle for which the DDR Controller command queue is full.  0x1D = Counts every cycle for which the DDR Controller info FIFO is full.  0x1E = Counts every cycle for which the DDR Controller write latency FIFO is full.  0x1F = Counts every cycle for which the DDR Controller port command FIFO is full.  0x20 = Counts every cycle for which the DDR Controller write response FIFO is full.  0x21 = Counts every cycle for which the DDR Controller port write FIFO is full.  0x22 = Counts every cycle for which the DDR Controller core read FIFO is full.  0x23 = Counts every cycle for which the DDR Controller port read FIFO is full.  0x24-0x2F = Reserved" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="CNT1_SEL" width="6" begin="5" end="0" resetval="0x0" description="Statistic select for Performance Counter 1 register.  0x0  = Counts every Write command.  0x1  = Counts every Read command.  0x2  = Counts every read as a result of a RMW command.  0x3  = Counts every Activate command.  0x4  = Counts every Precharge command.  0x5  = Counts every Precharge All command.  0x6  = Counts every Mode Register Read command.  0x7  = Counts every Mode Register Write command.  0x8  = Counts every Per Bank Refresh command.  0x9  = Counts every Auto Refresh command.  0xA  = Counts every ZQ Calib Long command.  0xB  = Counts every ZQ Calib Short command.  0xC  = Counts every Write-to-Read and Read-to-Write bus-turn-around.  0xD  = Counts every Write-to-Write address collision.  0xE  = Counts every Write-to-Read address collision.  0xF  = Counts every Read-to-Write address collision.  0x10 = Counts every Read-to-Read address collision.  0x11 = Counts every exit from Power-Down Self-Refresh mode.  0x12 = Counts every entry into Power-Down Self-Refresh mode.  0x13 = Counts every cycle for which the DDR Controller stays in Power-Down Self-Refresh mode.  0x14 = Counts every exit from Power-Down mode.  0x15 = Counts every entry into Power-Down mode.  0x16 = Counts every cycle for which the DDR Controller stays in Power-Down mode.  0x17 = Counts every exit from Self-Refresh mode.  0x18 = Counts every entry into Self-Refresh mode.  0x19 = Counts every cycle for which the DDR Controller stays in Self-Refresh mode.  0x1A = Reserved  0x1B = Reserved  0x1C = Counts every cycle for which the DDR Controller command queue is full.  0x1D = Counts every cycle for which the DDR Controller info FIFO is full.  0x1E = Counts every cycle for which the DDR Controller write latency FIFO is full.  0x1F = Counts every cycle for which the DDR Controller port command FIFO is full.  0x20 = Counts every cycle for which the DDR Controller write response FIFO is full.  0x21 = Counts every cycle for which the DDR Controller port write FIFO is full.  0x22 = Counts every cycle for which the DDR Controller core read FIFO is full.  0x23 = Counts every cycle for which the DDR Controller port read FIFO is full.  0x24-0x2F = Reserved" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PERF_CNT1_REG" acronym="REGS__SS_CFG__SSCFG_PERF_CNT1_REG" offset="0x104" width="32" description="">
		<bitfield id="CNT1" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PERF_CNT2_REG" acronym="REGS__SS_CFG__SSCFG_PERF_CNT2_REG" offset="0x108" width="32" description="">
		<bitfield id="CNT2" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PERF_CNT3_REG" acronym="REGS__SS_CFG__SSCFG_PERF_CNT3_REG" offset="0x10C" width="32" description="">
		<bitfield id="CNT3" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PERF_CNT4_REG" acronym="REGS__SS_CFG__SSCFG_PERF_CNT4_REG" offset="0x110" width="32" description="">
		<bitfield id="CNT4" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_CTRL_REG" acronym="REGS__SS_CFG__SSCFG_ECC_CTRL_REG" offset="0x120" width="32" description="">
		<bitfield id="COR_ECC_THRESH" width="3" begin="10" end="8" resetval="0x0" description="Threshold for 1-bit ECC errors in multiple data words in an SDRAM burst that create an uncorrected error fault indication. Value of 0/1 means 2 or more 1-bit errors in multiple data words will result in an uncorrected error fault indication, value of 2 means 3 or more 1-bit errors will result in an uncorrected error fault indication, and so on. Value of 4 or greater disables this feature. This field must always be kept at default, and only changed for debug." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="WR_ALLOC" width="1" begin="4" end="4" resetval="0x0" description="When set to 1, an unassigned ECC cache-line will be allocated for a write with routeID that do not match any of the mapped routeID's." range="4" rwaccess="R/W"/> 
		<bitfield id="ECC_CK" width="1" begin="2" end="2" resetval="0x0" description="Set 1 to enable ECC verification for read accesses when ecc_en=1. The value of this field is ignored when ecc_en=0. This bit must be set and kept static before using DDR." range="2" rwaccess="R/W"/> 
		<bitfield id="RMW_EN" width="1" begin="1" end="1" resetval="0x0" description="Read modify write enable. Set 1 to enable RMW functionality for sub-quanta accesses when ecc_en=1. This bit must be set to 1 if ecc_en is set to a 1 to ensure subquanta accesses to DRAM do not result in ECC errors. This bit must be set and kept static before using DDR." range="1" rwaccess="R/W"/> 
		<bitfield id="ECC_EN" width="1" begin="0" end="0" resetval="0x0" description="DRAM ECC enable. Setting a 1 causes ECC to be written to DRAM. This bit must be set and kept static before using DDR." range="0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_RID_INDX_REG" acronym="REGS__SS_CFG__SSCFG_ECC_RID_INDX_REG" offset="0x124" width="32" description="">
		<bitfield id="ECCRID_ADR" width="6" begin="5" end="0" resetval="0x0" description="This index specifies the ECC cache entry number that the eccrid_val is mapped to." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_RID_VAL_REG" acronym="REGS__SS_CFG__SSCFG_ECC_RID_VAL_REG" offset="0x128" width="32" description="">
		<bitfield id="ECCRID_VAL_VLD" width="1" begin="15" end="15" resetval="0x0" description="A 1 in this field indicates that value in eccrid_val is valid." range="15" rwaccess="R/W"/> 
		<bitfield id="ECCRID_VAL" width="12" begin="11" end="0" resetval="0x0" description="RouteID value written or read." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_R0_STR_ADDR_REG" acronym="REGS__SS_CFG__SSCFG_ECC_R0_STR_ADDR_REG" offset="0x130" width="32" description="">
		<bitfield id="ECC_STR_ADR_0" width="17" begin="16" end="0" resetval="0x65535" description="Start caddress[31:16] for ECC range 0. Setting the start address greater than the end address disables the range. The range is inclusive of the start and end addresses. This field must be set and kept static before using DDR." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_R0_END_ADDR_REG" acronym="REGS__SS_CFG__SSCFG_ECC_R0_END_ADDR_REG" offset="0x134" width="32" description="">
		<bitfield id="ECC_END_ADR_0" width="17" begin="16" end="0" resetval="0x0" description="End caddress[31:16] for ECC range 0. Setting the start address greater than the end address disables the range. The range is inclusive of the start and end addresses. This field must be set and kept static before using DDR." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_R1_STR_ADDR_REG" acronym="REGS__SS_CFG__SSCFG_ECC_R1_STR_ADDR_REG" offset="0x138" width="32" description="">
		<bitfield id="ECC_STR_ADR_1" width="17" begin="16" end="0" resetval="0x65535" description="Start caddress[31:16] for ECC range 1. Setting the start address greater than the end address disables the range. The range is inclusive of the start and end addresses. This field must be set and kept static before using DDR." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_R1_END_ADDR_REG" acronym="REGS__SS_CFG__SSCFG_ECC_R1_END_ADDR_REG" offset="0x13C" width="32" description="">
		<bitfield id="ECC_END_ADR_1" width="17" begin="16" end="0" resetval="0x0" description="End caddress[31:16] for ECC range 1. Setting the start address greater than the end address disables the range. The range is inclusive of the start and end addresses. This field must be set and kept static before using DDR." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_R2_STR_ADDR_REG" acronym="REGS__SS_CFG__SSCFG_ECC_R2_STR_ADDR_REG" offset="0x140" width="32" description="">
		<bitfield id="ECC_STR_ADR_2" width="17" begin="16" end="0" resetval="0x65535" description="Start caddress[31:16] for ECC range 2. Setting the start address greater than the end address disables the range. The range is inclusive of the start and end addresses. This field must be set and kept static before using DDR." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_R2_END_ADDR_REG" acronym="REGS__SS_CFG__SSCFG_ECC_R2_END_ADDR_REG" offset="0x144" width="32" description="">
		<bitfield id="ECC_END_ADR_2" width="17" begin="16" end="0" resetval="0x0" description="End caddress[31:16] for ECC range 2. Setting the start address greater than the end address disables the range. The range is inclusive of the start and end addresses. This field must be set and kept static before using DDR." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_1B_ERR_CNT_REG" acronym="REGS__SS_CFG__SSCFG_ECC_1B_ERR_CNT_REG" offset="0x150" width="32" description="">
		<bitfield id="ECC_1B_ERR_CNT" width="16" begin="15" end="0" resetval="0x0" description="16-bit counter that displays number of 1-bit ECC errors on SDRAM data. Writing a 0x1 will clear this count. Writing any other value has no effect." range="15 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_1B_ERR_THRSH_REG" acronym="REGS__SS_CFG__SSCFG_ECC_1B_ERR_THRSH_REG" offset="0x154" width="32" description="">
		<bitfield id="ECC_1B_ERR_THRSH" width="16" begin="15" end="0" resetval="0x0" description="ECC 1-bit error threshold. The bridge will generate an interrupt when the ECC 1-bit error count is equal to or greater than this threshold. A value of 0 will disable the generation of interrupt." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_1B_ERR_ADR_LOG_REG" acronym="REGS__SS_CFG__SSCFG_ECC_1B_ERR_ADR_LOG_REG" offset="0x158" width="32" description="">
		<bitfield id="ECC_1B_ERR_ADR" width="29" begin="28" end="0" resetval="0x0" description="ECC 1-bit error address. 16-byte aligned address that had the 1-bit ECC error. This field displays the first address logged in the 2 deep logging FIFO. Writing a 0x1 will pop the top element of the FIFO. Writing any other value has no effect." range="28 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_1B_ERR_MSK_LOG_REG" acronym="REGS__SS_CFG__SSCFG_ECC_1B_ERR_MSK_LOG_REG" offset="0x15C" width="32" description="">
		<bitfield id="ECC_1B_ERR_MSK" width="4" begin="3" end="0" resetval="0x0" description="ECC 1-bit error mask. Mask for the 32-byte data block that had the 1-bit ECC errors. Each bit represents an ECC quanta (8 bytes) in the 32-byte data block starting at address specified by ecc_1b_err_adr. Value of 1 on the bit represents an error in that particular 8 bytes. This field displays the first mask logged in the 2 deep logging FIFO along with the ecc_1b_err_adr. The same mechanism used to pop ecc_1b_err_adr is used to pop this field." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_2B_ERR_ADR_LOG_REG" acronym="REGS__SS_CFG__SSCFG_ECC_2B_ERR_ADR_LOG_REG" offset="0x160" width="32" description="">
		<bitfield id="ECC_2B_ERR_ADR" width="29" begin="28" end="0" resetval="0x0" description="ECC 2-bit error address. 16-byte aligned address that had the 2-bit ECC error. Writing a 0x1 will clear this field and the ecc_2b_err_msk field. Writing any other value has no effect." range="28 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_ECC_2B_ERR_MSK_LOG_REG" acronym="REGS__SS_CFG__SSCFG_ECC_2B_ERR_MSK_LOG_REG" offset="0x164" width="32" description="">
		<bitfield id="ECC_2B_ERR_MSK" width="4" begin="3" end="0" resetval="0x0" description="ECC 2-bit error mask. Mask for the 32-byte data block that had the 2-bit ECC errors. Each bit represents an ECC quanta (8 bytes) in the 32-byte data block starting at address specified by ecc_2b_err_adr. Value of 1 on the bit represents an error in that particular 8 bytes." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL1_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL1_REG" offset="0x184" width="32" description="">
		<bitfield id="JTAG_DATAOUT_TSEL_RD_SEL" width="8" begin="31" end="24" resetval="0x255" description="Controls jtag_dataout_tsel_rd_sel port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_TSEL_WR_SEL" width="8" begin="23" end="16" resetval="0x255" description="Controls jtag_dataout_tsel_wr_sel port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_TSEL_ADDR_SEL" width="8" begin="15" end="8" resetval="0x255" description="Controls jtag_dataout_tsel_addr_sel port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_TSEL_ADDR_EN" width="1" begin="7" end="7" resetval="0x1" description="Controls jtag_dataout_tsel_addr_en port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="7" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_TSEL_EN" width="1" begin="6" end="6" resetval="0x1" description="Controls jtag_dataout_tsel_en port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="6" rwaccess="R/W"/> 
		<bitfield id="JTAG_ENABLE_TERM" width="1" begin="5" end="5" resetval="0x0" description="Controls jtag_enable_term port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="5" rwaccess="R/W"/> 
		<bitfield id="JTAG_ENABLE_OE" width="1" begin="4" end="4" resetval="0x0" description="Controls jtag_enable_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="4" rwaccess="R/W"/> 
		<bitfield id="JTAG_ENABLE_IE" width="1" begin="3" end="3" resetval="0x0" description="Controls jtag_enable_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="3" rwaccess="R/W"/> 
		<bitfield id="JTAG_ENABLE_DRIVE" width="1" begin="2" end="2" resetval="0x0" description="Controls jtag_enable_drive port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="2" rwaccess="R/W"/> 
		<bitfield id="JTAG_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Controls jtag_enable port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="1" rwaccess="R/W"/> 
		<bitfield id="HVM_TEST_EN" width="1" begin="0" end="0" resetval="0x0" description="1=Enable HVM test functionality. 0=Disable HVM test functionality. Setting a 1 will enable control of PHY ports using PHY Test Control registers, and will enable 50 MHz clock to the jtag_dataout_pad_dslice_io_cfg[1], jtag_dataout_pad_acs_io_cfg[1], and jtag_dataout_pad_adr_io_cfg[1] ports on the PHY." range="0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL2_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL2_REG" offset="0x188" width="32" description="">
		<bitfield id="JTAG_DATAOUT_PAD_ADR_IO_CFG0" width="1" begin="31" end="31" resetval="0x0" description="Controls jtag_dataout_pad_adr_io_cfg[0] port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="31" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PAD_ACS_IO_CFG0" width="1" begin="30" end="30" resetval="0x0" description="Controls jtag_dataout_pad_acs_io_cfg[0] port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="30" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PAD_DSLICE_IO_CFG2" width="1" begin="29" end="29" resetval="0x1" description="Controls jtag_dataout_pad_dslice_io_cfg[2] port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="29" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PAD_DSLICE_IO_CFG0" width="1" begin="28" end="28" resetval="0x0" description="Controls jtag_dataout_pad_dslice_io_cfg[0] port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="28" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ATB_EN" width="1" begin="27" end="27" resetval="0x0" description="Controls jtag_dataout_atb_en port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="27" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_VREF_CTRL_DQ" width="12" begin="26" end="15" resetval="0x703" description="Controls jtag_dataout_vref_ctrl_dq port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="26 - 15" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PHY_RX_CAL_CODE" width="9" begin="14" end="6" resetval="0x256" description="Controls jtag_dataout_phy_rx_cal_code port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="14 - 6" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PHY_DSLICE_PAD_RX_CTLE_SETTING" width="6" begin="5" end="0" resetval="0x0" description="Controls jtag_dataout_phy_dslice_pad_rx_ctle_setting port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL3_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL3_REG" offset="0x18C" width="32" description="">
		<bitfield id="JTAG_DATAOUT_ATB_CTRL" width="16" begin="31" end="16" resetval="0x0" description="Controls jtag_dataout_atb_ctrl port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PAD_ATB_CTRL" width="16" begin="15" end="0" resetval="0x0" description="Controls jtag_dataout_pad_atb_ctrl port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL4_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL4_REG" offset="0x190" width="32" description="">
		<bitfield id="JTAG_DATAOUT_ERROR_N_OE" width="1" begin="31" end="31" resetval="0x0" description="Controls jtag_dataout_error_n_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="31" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PARITY_IN_OE" width="1" begin="30" end="30" resetval="0x0" description="Controls jtag_dataout_parity_in_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="30" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ODT_OE" width="2" begin="29" end="28" resetval="0x0" description="Controls jtag_dataout_odt_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ADDRESS_OE" width="14" begin="27" end="14" resetval="0x0" description="Controls jtag_dataout_address_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_BANK_OE" width="2" begin="13" end="12" resetval="0x0" description="Controls jtag_dataout_bank_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_BG_OE" width="2" begin="11" end="10" resetval="0x0" description="Controls jtag_dataout_bg_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_WE_N_OE" width="1" begin="9" end="9" resetval="0x0" description="Controls jtag_dataout_we_n_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="9" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CAS_N_OE" width="1" begin="8" end="8" resetval="0x0" description="Controls jtag_dataout_cas_n_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="8" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_RAS_N_OE" width="1" begin="7" end="7" resetval="0x0" description="Controls jtag_dataout_ras_n_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="7" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ACT_N_OE" width="1" begin="6" end="6" resetval="0x0" description="Controls jtag_dataout_act_n_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="6" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CS_N_OE" width="2" begin="5" end="4" resetval="0x0" description="Controls jtag_dataout_cs_n_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_MEM_CLK_0_OE" width="1" begin="3" end="3" resetval="0x0" description="Controls jtag_dataout_mem_clk_0_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="3" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CKE_OE" width="2" begin="2" end="1" resetval="0x0" description="Controls jtag_dataout_cke_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_RESET_N_OE" width="1" begin="0" end="0" resetval="0x0" description="Controls jtag_dataout_reset_n_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL5_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL5_REG" offset="0x194" width="32" description="">
		<bitfield id="JTAG_DATAOUT_DQS_OE" width="2" begin="21" end="20" resetval="0x0" description="Controls jtag_dataout_dqs_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_DM_OE" width="2" begin="17" end="16" resetval="0x0" description="Controls jtag_dataout_dm_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_DATA_OE" width="16" begin="15" end="0" resetval="0x0" description="Controls jtag_dataout_data_oe port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL6_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL6_REG" offset="0x198" width="32" description="">
		<bitfield id="JTAG_DATAOUT_ERROR_N" width="1" begin="31" end="31" resetval="0x0" description="Controls jtag_dataout_error_n port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="31" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PARITY_IN" width="1" begin="30" end="30" resetval="0x0" description="Controls jtag_dataout_parity_in port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="30" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ODT" width="2" begin="29" end="28" resetval="0x0" description="Controls jtag_dataout_odt port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ADDRESS" width="14" begin="27" end="14" resetval="0x0" description="Controls jtag_dataout_address port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_BANK" width="2" begin="13" end="12" resetval="0x0" description="Controls jtag_dataout_bank port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_BG" width="2" begin="11" end="10" resetval="0x0" description="Controls jtag_dataout_bg port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_WE_N" width="1" begin="9" end="9" resetval="0x0" description="Controls jtag_dataout_we_n port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="9" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CAS_N" width="1" begin="8" end="8" resetval="0x0" description="Controls jtag_dataout_cas_n port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="8" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_RAS_N" width="1" begin="7" end="7" resetval="0x0" description="Controls jtag_dataout_ras_n port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="7" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ACT_N" width="1" begin="6" end="6" resetval="0x0" description="Controls jtag_dataout_act_n port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="6" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CS_N" width="2" begin="5" end="4" resetval="0x0" description="Controls jtag_dataout_cs_n port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_MEM_CLK_0" width="1" begin="3" end="3" resetval="0x0" description="Controls jtag_dataout_mem_clk_0 port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="3" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CKE" width="2" begin="2" end="1" resetval="0x0" description="Controls jtag_dataout_cke port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_RESET_N" width="1" begin="0" end="0" resetval="0x0" description="Controls jtag_dataout_reset_n port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL7_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL7_REG" offset="0x19C" width="32" description="">
		<bitfield id="JTAG_DATAOUT_DQS" width="2" begin="21" end="20" resetval="0x0" description="Controls jtag_dataout_dqs port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_DM" width="2" begin="17" end="16" resetval="0x0" description="Controls jtag_dataout_dm port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_DATA" width="16" begin="15" end="0" resetval="0x0" description="Controls jtag_dataout_data port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL8_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL8_REG" offset="0x1A0" width="32" description="">
		<bitfield id="JTAG_DATAOUT_ERROR_N_IE" width="1" begin="31" end="31" resetval="0x1" description="Controls jtag_dataout_error_n_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="31" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_PARITY_IN_IE" width="1" begin="30" end="30" resetval="0x1" description="Controls jtag_dataout_parity_in_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="30" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ODT_IE" width="2" begin="29" end="28" resetval="0x3" description="Controls jtag_dataout_odt_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ADDRESS_IE" width="14" begin="27" end="14" resetval="0x16383" description="Controls jtag_dataout_address_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_BANK_IE" width="2" begin="13" end="12" resetval="0x3" description="Controls jtag_dataout_bank_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_BG_IE" width="2" begin="11" end="10" resetval="0x3" description="Controls jtag_dataout_bg_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_WE_N_IE" width="1" begin="9" end="9" resetval="0x1" description="Controls jtag_dataout_we_n_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="9" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CAS_N_IE" width="1" begin="8" end="8" resetval="0x1" description="Controls jtag_dataout_cas_n_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="8" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_RAS_N_IE" width="1" begin="7" end="7" resetval="0x1" description="Controls jtag_dataout_ras_n_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="7" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_ACT_N_IE" width="1" begin="6" end="6" resetval="0x1" description="Controls jtag_dataout_act_n_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="6" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CS_N_IE" width="2" begin="5" end="4" resetval="0x3" description="Controls jtag_dataout_cs_n_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_MEM_CLK_0_IE" width="1" begin="3" end="3" resetval="0x1" description="Controls jtag_dataout_mem_clk_0_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="3" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_CKE_IE" width="2" begin="2" end="1" resetval="0x3" description="Controls jtag_dataout_cke_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_RESET_N_IE" width="1" begin="0" end="0" resetval="0x1" description="Controls jtag_dataout_reset_n_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL9_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL9_REG" offset="0x1A4" width="32" description="">
		<bitfield id="JTAG_DATAOUT_DQS_IE" width="2" begin="21" end="20" resetval="0x3" description="Controls jtag_dataout_dqs_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_DM_IE" width="2" begin="17" end="16" resetval="0x3" description="Controls jtag_dataout_dm_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="JTAG_DATAOUT_DATA_IE" width="16" begin="15" end="0" resetval="0x65535" description="Controls jtag_dataout_data_ie port on the PHY when ddrss_bs_mode=0 and hvm_test_en=1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL10_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_CTRL10_REG" offset="0x1A8" width="32" description="">
		<bitfield id="HVM_CLK_DIV" width="8" begin="7" end="0" resetval="0x7" description="Divfactor to divide ddrss_ddr_pll_clk to generate PCLK for HVM tests when ddrss_bs_mode=0 and hvm_test_en=1. 0=div by 1, 1=div by 2, and so on." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_STAT1_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_STAT1_REG" offset="0x1C0" width="32" description="">
		<bitfield id="JTAG_DATAIN_ERROR_N" width="1" begin="31" end="31" resetval="0x0" description="Displays value of jtag_datain_error_n port on the PHY." range="31" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_PARITY_IN" width="1" begin="30" end="30" resetval="0x0" description="Displays value of jtag_datain_parity_in port on the PHY." range="30" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_ODT" width="2" begin="29" end="28" resetval="0x0" description="Displays value of jtag_datain_odt port on the PHY." range="29 - 28" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_ADDRESS" width="14" begin="27" end="14" resetval="0x0" description="Displays value of jtag_datain_address port on the PHY." range="27 - 14" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_BANK" width="2" begin="13" end="12" resetval="0x0" description="Displays value of jtag_datain_bank port on the PHY." range="13 - 12" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_BG" width="2" begin="11" end="10" resetval="0x0" description="Displays value of jtag_datain_bg port on the PHY." range="11 - 10" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_WE_N" width="1" begin="9" end="9" resetval="0x0" description="Displays value of jtag_datain_we_n port on the PHY." range="9" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_CAS_N" width="1" begin="8" end="8" resetval="0x0" description="Displays value of jtag_datain_cas_n port on the PHY." range="8" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_RAS_N" width="1" begin="7" end="7" resetval="0x0" description="Displays value of jtag_datain_ras_n port on the PHY." range="7" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_ACT_N" width="1" begin="6" end="6" resetval="0x0" description="Displays value of jtag_datain_act_n port on the PHY." range="6" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_CS_N" width="2" begin="5" end="4" resetval="0x0" description="Displays value of jtag_datain_cs_n port on the PHY." range="5 - 4" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_MEM_CLK_0" width="1" begin="3" end="3" resetval="0x0" description="Displays value of jtag_datain_mem_clk_0 port on the PHY." range="3" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_CKE" width="2" begin="2" end="1" resetval="0x0" description="Displays value of jtag_datain_cke port on the PHY." range="2 - 1" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_RESET_N" width="1" begin="0" end="0" resetval="0x0" description="Displays value of jtag_datain_reset_n port on the PHY." range="0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_TEST_STAT2_REG" acronym="REGS__SS_CFG__SSCFG_PHY_TEST_STAT2_REG" offset="0x1C4" width="32" description="">
		<bitfield id="JTAG_DATAIN_DQS" width="2" begin="21" end="20" resetval="0x0" description="Displays value of jtag_datain_dqs port on the PHY." range="21 - 20" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_DM" width="2" begin="17" end="16" resetval="0x0" description="Displays value of jtag_datain_dm port on the PHY." range="17 - 16" rwaccess="R"/> 
		<bitfield id="JTAG_DATAIN_DATA" width="16" begin="15" end="0" resetval="0x0" description="Displays value of jtag_datain_data port on the PHY." range="15 - 0" rwaccess="R"/>
	</register>
</module>